
---------- Begin Simulation Statistics ----------
final_tick                                 2452007500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  21069                       # Simulator instruction rate (inst/s)
host_mem_usage                                1018060                       # Number of bytes of host memory used
host_op_rate                                    32957                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   358.96                       # Real time elapsed on the host
host_tick_rate                                6830803                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7562950                       # Number of instructions simulated
sim_ops                                      11830311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002452                       # Number of seconds simulated
sim_ticks                                  2452007500                       # Number of ticks simulated
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups              51314                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect            2261                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted           49006                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits            21136                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups         51314                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses          30178                       # Number of indirect misses.
system.cpu00.branchPred.lookups                 57162                       # Number of BP lookups
system.cpu00.branchPred.usedRAS                  3465                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted         2004                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads                  141609                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 209269                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts            2376                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                    23658                       # Number of branches committed
system.cpu00.commit.bw_lim_events               23540                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls           569                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts        471119                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts             197592                       # Number of instructions committed
system.cpu00.commit.committedOps               323349                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples      3082505                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.104898                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     0.794707                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      3000890     97.35%     97.35% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        25998      0.84%     98.20% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        11965      0.39%     98.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         8670      0.28%     98.87% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         4788      0.16%     99.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         2953      0.10%     99.12% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          733      0.02%     99.14% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         2968      0.10%     99.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        23540      0.76%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      3082505                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                    62810                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls               2080                       # Number of function calls committed.
system.cpu00.commit.int_insts                  283533                       # Number of committed integer instructions.
system.cpu00.commit.loads                       60776                       # Number of loads committed
system.cpu00.commit.membars                       322                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass          374      0.12%      0.12% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         193988     59.99%     60.11% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          3263      1.01%     61.12% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv             21      0.01%     61.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd         9416      2.91%     64.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     64.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     64.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     64.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     64.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     64.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     64.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     64.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd            16      0.00%     64.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     64.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu         13424      4.15%     68.19% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     68.19% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt           342      0.11%     68.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc          393      0.12%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd         9375      2.90%     71.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     71.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     71.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt         6282      1.94%     73.26% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv           32      0.01%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     73.27% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         44765     13.84%     87.12% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        18148      5.61%     92.73% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead        16011      4.95%     97.68% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite         7499      2.32%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          323349                       # Class of committed instruction
system.cpu00.commit.refs                        86423                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                    197592                       # Number of Instructions Simulated
system.cpu00.committedOps                      323349                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                            24.818900                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                      24.818900                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles             2950840                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts               867746                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles                  65714                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles                  101723                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles                 5671                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles               20736                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                    181914                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                         244                       # TLB misses on read requests
system.cpu00.dtb.wrAccesses                     44582                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                         106                       # TLB misses on write requests
system.cpu00.fetch.Branches                     57162                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines                   72086                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                     2996286                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes                 781                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles        44779                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                       666225                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles               2473                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu00.fetch.PendingTrapStallCycles          724                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles                 11342                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.branchRate                0.011656                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles            94739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches            24601                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      0.135853                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples          3144684                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.325438                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.482179                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                2980289     94.77%     94.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   2721      0.09%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  16505      0.52%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16561      0.53%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   5673      0.18%     96.09% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  13105      0.42%     96.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   4611      0.15%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  19649      0.62%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  85570      2.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            3144684                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads                  146506                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 122696                       # number of floating regfile writes
system.cpu00.idleCycles                       1759332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts               3197                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches                  40760                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   0.143502                       # Inst execution rate
system.cpu00.iew.exec_refs                     214719                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                    44582                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles                435154                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts              173277                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts              556                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts             170                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts              59600                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts            802239                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts              170137                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            6121                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts              703734                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents                  900                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents             1472459                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles                 5671                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles             1474232                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked         2960                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads          22978                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads        14247                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads       112501                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores        33953                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect         3057                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect          140                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers                  677775                       # num instructions consuming a value
system.cpu00.iew.wb_count                      662322                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.706934                       # average fanout of values written-back
system.cpu00.iew.wb_producers                  479142                       # num instructions producing a value
system.cpu00.iew.wb_rate                     0.135057                       # insts written-back per cycle
system.cpu00.iew.wb_sent                       678018                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads                1030745                       # number of integer regfile reads
system.cpu00.int_regfile_writes                465919                       # number of integer regfile writes
system.cpu00.ipc                             0.040292                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.040292                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass            1184      0.17%      0.17% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              390069     54.95%     55.12% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              10355      1.46%     56.58% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                  24      0.00%     56.58% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             32387      4.56%     61.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     61.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     61.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     61.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     61.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     61.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     61.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     61.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                 16      0.00%     61.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     61.14% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu              33134      4.67%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     65.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                342      0.05%     65.86% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc               397      0.06%     65.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     65.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     65.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     65.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     65.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     65.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd         15164      2.14%     68.05% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.05% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.05% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt         10289      1.45%     69.50% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv            32      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     69.51% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             121700     17.14%     86.65% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             34503      4.86%     91.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead         49396      6.96%     98.47% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite        10863      1.53%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               709855                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses                152363                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads            304453                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses       133422                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes           341418                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                      5879                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.008282                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  3346     56.91%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     56.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                  102      1.73%     58.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     58.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    4      0.07%     58.72% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   3      0.05%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     58.77% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 1791     30.46%     89.23% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 421      7.16%     96.39% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead             181      3.08%     99.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite             31      0.53%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses               562187                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads          4266857                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses       528900                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes          939785                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded                   800835                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued                  709855                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded              1404                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined        478889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued            1037                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved          835                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined       386957                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples      3144684                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.225732                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.957660                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           2922984     92.95%     92.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             48118      1.53%     94.48% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             48753      1.55%     96.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             33745      1.07%     97.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             40885      1.30%     98.40% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             22777      0.72%     99.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             12957      0.41%     99.54% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7              7891      0.25%     99.79% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              6574      0.21%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       3144684                       # Number of insts issued each cycle
system.cpu00.iq.rate                         0.144750                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.wrAccesses                     72210                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         244                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads           38799                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          25153                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads             173277                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             59600                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads                299473                       # number of misc regfile reads
system.cpu00.numCycles                        4904016                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.rename.BlockCycles               1920078                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps              373614                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents                86750                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles                  76998                       # Number of cycles rename is idle
system.cpu00.rename.LQFullEvents               971790                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.ROBFullEvents                 121                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups             1946494                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts               831623                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands            974504                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles                  108186                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents                16284                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles                 5671                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles             1013088                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps                 600890                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups          243081                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups        1195789                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles        20663                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts              131                       # count of serializing insts renamed
system.cpu00.rename.skidInsts                  142496                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts          129                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                    3811482                       # The number of ROB reads
system.cpu00.rob.rob_writes                   1651256                       # The number of ROB writes
system.cpu00.timesIdled                          3017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                  86                       # Number of system calls
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups              38482                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect             108                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted           70467                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits            34961                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups         38482                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses           3521                       # Number of indirect misses.
system.cpu01.branchPred.lookups                 70882                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                   117                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted           51                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads                  268572                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 302291                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts             210                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                    50177                       # Number of branches committed
system.cpu01.commit.bw_lim_events               12581                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts        434669                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts             278852                       # Number of instructions committed
system.cpu01.commit.committedOps               441924                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples      4711442                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.093798                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     0.737687                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      4611796     97.89%     97.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        27568      0.59%     98.47% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3142      0.07%     98.54% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         3142      0.07%     98.60% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         6084      0.13%     98.73% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        28101      0.60%     99.33% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6           39      0.00%     99.33% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        18989      0.40%     99.73% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        12581      0.27%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      4711442                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                 10                       # Number of function calls committed.
system.cpu01.commit.int_insts                  382474                       # Number of committed integer instructions.
system.cpu01.commit.loads                       65780                       # Number of loads committed
system.cpu01.commit.membars                         6                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         322940     73.08%     73.08% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult          3127      0.71%     73.78% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              7      0.00%     73.79% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         9375      2.12%     75.91% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.91% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.91% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     75.91% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     75.91% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     75.91% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     75.91% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     75.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     75.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     75.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu         12500      2.83%     78.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     78.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     78.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     78.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     78.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     78.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     78.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     78.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     78.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     78.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd         9375      2.12%     80.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt         6250      1.41%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     82.27% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         50139     11.35%     93.62% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         6300      1.43%     95.04% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead        15641      3.54%     98.58% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite         6266      1.42%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          441924                       # Class of committed instruction
system.cpu01.commit.refs                        78346                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                    278852                       # Number of Instructions Simulated
system.cpu01.committedOps                      441924                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                            17.106842                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                      17.106842                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles             4582914                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts               896041                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles                  42910                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles                  125704                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles                 3475                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles               12556                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                    185219                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu01.dtb.wrAccesses                     32048                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu01.fetch.Branches                     70882                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines                   70810                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                     4688445                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes                  18                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                       707349                       # Number of instructions fetch has processed
system.cpu01.fetch.MiscStallCycles                105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          658                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles                  6950                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.branchRate                0.014859                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles            74859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches            35078                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      0.148283                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples          4767559                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.221021                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.211584                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                4584126     96.15%     96.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  12304      0.26%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  16110      0.34%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  19155      0.40%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  19270      0.40%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  12769      0.27%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   3297      0.07%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  13187      0.28%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  87341      1.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            4767559                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads                  198726                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                 158384                       # number of floating regfile writes
system.cpu01.idleCycles                          2718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts                246                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches                  63555                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   0.177121                       # Inst execution rate
system.cpu01.iew.exec_refs                     217276                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                    32048                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles                 53391                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts              173634                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts              42276                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts            876158                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts              185228                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             354                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts              844915                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents              214730                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles                 3475                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles              214570                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads          25231                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads        25228                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads       107853                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores        29710                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect          239                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers                  799984                       # num instructions consuming a value
system.cpu01.iew.wb_count                      819009                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.764778                       # average fanout of values written-back
system.cpu01.iew.wb_producers                  611810                       # num instructions producing a value
system.cpu01.iew.wb_rate                     0.171690                       # insts written-back per cycle
system.cpu01.iew.wb_sent                       819589                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads                1117568                       # number of integer regfile reads
system.cpu01.int_regfile_writes                553078                       # number of integer regfile writes
system.cpu01.ipc                             0.058456                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.058456                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass             140      0.02%      0.02% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              503959     59.62%     59.64% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult               9694      1.15%     60.78% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   7      0.00%     60.79% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd             32034      3.79%     64.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     64.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     64.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     64.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     64.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     64.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     64.57% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     64.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     64.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     64.57% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu              44380      5.25%     69.83% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     69.83% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     69.83% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     69.83% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     69.83% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     69.83% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     69.83% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.83% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     69.83% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     69.83% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd         22012      2.60%     72.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt         15666      1.85%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead             115808     13.70%     87.98% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             19463      2.30%     90.29% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead         69512      8.22%     98.51% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite        12598      1.49%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               845273                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses                196209                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads            392411                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses       170891                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes           388681                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                       234                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.000277                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                   211     90.17%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%     90.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                   10      4.27%     94.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   6      2.56%     97.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead               3      1.28%     98.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              4      1.71%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses               649158                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads          6065940                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses       648118                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes          921708                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded                   876133                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued                  845273                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined        434223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued              16                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined       163297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples      4767559                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.177297                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.862431                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4488917     94.16%     94.16% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1             89757      1.88%     96.04% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             54599      1.15%     97.18% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             34913      0.73%     97.92% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             22520      0.47%     98.39% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             35577      0.75%     99.13% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             15521      0.33%     99.46% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             25552      0.54%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               203      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       4767559                       # Number of insts issued each cycle
system.cpu01.iq.rate                         0.177196                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.wrAccesses                     70916                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                         115                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads           28946                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          25810                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads             173634                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             42276                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads                344554                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                        4770277                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.quiesceCycles                     133738                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles                276300                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps              545256                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents                 1819                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles                  49519                       # Number of cycles rename is idle
system.cpu01.rename.LQFullEvents              4309367                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.ROBFullEvents                 367                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups             2018390                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts               877530                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands           1063258                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles                  131600                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles                 3475                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles             4306415                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps                 517977                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups          281358                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups        1122848                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles          250                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu01.rename.skidInsts                   77784                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                    5533113                       # The number of ROB reads
system.cpu01.rob.rob_writes                   1809317                       # The number of ROB writes
system.cpu01.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups              35449                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect             107                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted           62607                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits            31036                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups         35449                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses           4413                       # Number of indirect misses.
system.cpu02.branchPred.lookups                 63039                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                   113                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads                  228690                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 279415                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts             222                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                    42076                       # Number of branches committed
system.cpu02.commit.bw_lim_events               12588                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts        438887                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts             250501                       # Number of instructions committed
system.cpu02.commit.committedOps               393322                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples      4712100                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.083471                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     0.694777                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      4620710     98.06%     98.06% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        27424      0.58%     98.64% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         3142      0.07%     98.71% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         3139      0.07%     98.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         6026      0.13%     98.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        24033      0.51%     99.41% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           42      0.00%     99.41% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        14996      0.32%     99.73% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        12588      0.27%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      4712100                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                 10                       # Number of function calls committed.
system.cpu02.commit.int_insts                  337922                       # Number of committed integer instructions.
system.cpu02.commit.loads                       61730                       # Number of loads committed
system.cpu02.commit.membars                         6                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         278388     70.78%     70.78% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          3127      0.80%     71.57% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              7      0.00%     71.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         9375      2.38%     73.96% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     73.96% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     73.96% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     73.96% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     73.96% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     73.96% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     73.96% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     73.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     73.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     73.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu         12500      3.18%     77.14% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     77.14% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     77.14% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     77.14% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     77.14% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     77.14% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     77.14% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     77.14% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     77.14% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     77.14% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd         9375      2.38%     79.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     79.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     79.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt         6250      1.59%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     81.11% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         46089     11.72%     92.83% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         6300      1.60%     94.43% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead        15641      3.98%     98.41% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite         6266      1.59%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          393322                       # Class of committed instruction
system.cpu02.commit.refs                        74296                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                    250501                       # Number of Instructions Simulated
system.cpu02.committedOps                      393322                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                            19.039393                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                      19.039393                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles             4591050                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts               852158                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles                  43383                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles                  118202                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles                 3515                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles               12595                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                    172420                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu02.dtb.wrAccesses                     32215                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu02.fetch.Branches                     63039                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines                   71147                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                     4688894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes                  19                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                       683111                       # Number of instructions fetch has processed
system.cpu02.fetch.MiscStallCycles                118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          734                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles                  7030                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.013217                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles            75467                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches            31149                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      0.143228                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples          4768745                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.212014                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.188393                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                4592522     96.30%     96.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  12233      0.26%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  16208      0.34%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  19231      0.40%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  15323      0.32%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  12803      0.27%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   3332      0.07%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  13343      0.28%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  83750      1.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            4768745                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads                  198875                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                 158662                       # number of floating regfile writes
system.cpu02.idleCycles                           642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts                275                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches                  55700                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   0.165730                       # Inst execution rate
system.cpu02.iew.exec_refs                     204645                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                    32215                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles                 53376                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts              170518                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts               13                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts              42617                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts            831732                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts              172430                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             353                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts              790430                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents              268579                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles                 3515                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles              268398                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads          25262                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads        15805                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads       108787                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores        30051                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect          269                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers                  754813                       # num instructions consuming a value
system.cpu02.iew.wb_count                      773933                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.765635                       # average fanout of values written-back
system.cpu02.iew.wb_producers                  577911                       # num instructions producing a value
system.cpu02.iew.wb_rate                     0.162271                       # insts written-back per cycle
system.cpu02.iew.wb_sent                       774521                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads                1055793                       # number of integer regfile reads
system.cpu02.int_regfile_writes                519536                       # number of integer regfile writes
system.cpu02.ipc                             0.052523                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.052523                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass             155      0.02%      0.02% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              461712     58.39%     58.41% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               9806      1.24%     59.65% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   7      0.00%     59.65% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd             32187      4.07%     63.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     63.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     63.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     63.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     63.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     63.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     63.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     63.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     63.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     63.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu              44467      5.62%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd         22011      2.78%     72.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt         15654      1.98%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     74.10% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead             112402     14.21%     88.32% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             19642      2.48%     90.80% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead         60141      7.61%     98.41% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite        12600      1.59%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               790784                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses                187067                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads            374127                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses       171157                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes           390677                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                       271                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.000343                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                   248     91.51%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%     91.51% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                   10      3.69%     95.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   6      2.21%     97.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead               3      1.11%     98.52% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              4      1.48%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses               603833                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads          5976471                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses       602776                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes          879461                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded                   831701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued                  790784                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded                31                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined        438400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued              15                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined       165268                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples      4768745                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.165826                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.830080                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4500553     94.38%     94.38% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1             89529      1.88%     96.25% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             58007      1.22%     97.47% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             29132      0.61%     98.08% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             22571      0.47%     98.55% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             31456      0.66%     99.21% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             15643      0.33%     99.54% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             18409      0.39%     99.93% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              3445      0.07%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       4768745                       # Number of insts issued each cycle
system.cpu02.iq.rate                         0.165804                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.wrAccesses                     71269                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                         131                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads           35734                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          26003                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads             170518                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             42617                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads                316186                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                        4769387                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.quiesceCycles                     134628                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles                328882                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps              484500                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents                 3177                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles                  50048                       # Number of cycles rename is idle
system.cpu02.rename.LQFullEvents              4264887                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.ROBFullEvents                  49                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups             1919128                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts               833254                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands           1007779                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles                  124083                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles                 3515                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles             4261942                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps                 523258                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups          282546                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups        1080808                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu02.rename.skidInsts                   78272                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                    5489003                       # The number of ROB reads
system.cpu02.rob.rob_writes                   1721075                       # The number of ROB writes
system.cpu02.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups              34495                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect             103                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted           60847                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits            30150                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups         34495                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses           4345                       # Number of indirect misses.
system.cpu03.branchPred.lookups                 61263                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                   108                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads                  219826                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 274095                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                    40331                       # Number of branches committed
system.cpu03.commit.bw_lim_events               12581                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts        438894                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts             244391                       # Number of instructions committed
system.cpu03.commit.committedOps               382848                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples      4710552                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.081275                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     0.685698                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      4621238     98.10%     98.10% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        27086      0.58%     98.68% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3141      0.07%     98.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         3138      0.07%     98.81% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         5920      0.13%     98.94% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        23179      0.49%     99.43% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           40      0.00%     99.43% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        14229      0.30%     99.73% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        12581      0.27%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      4710552                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                 10                       # Number of function calls committed.
system.cpu03.commit.int_insts                  328321                       # Number of committed integer instructions.
system.cpu03.commit.loads                       60857                       # Number of loads committed
system.cpu03.commit.membars                         6                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         268787     70.21%     70.21% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          3127      0.82%     71.03% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              7      0.00%     71.03% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         9375      2.45%     73.48% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     73.48% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     73.48% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     73.48% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     73.48% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     73.48% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     73.48% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     73.48% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     73.48% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     73.48% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu         12500      3.27%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     76.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd         9375      2.45%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt         6250      1.63%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     80.82% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         45216     11.81%     92.63% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         6300      1.65%     94.28% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead        15641      4.09%     98.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite         6266      1.64%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          382848                       # Class of committed instruction
system.cpu03.commit.refs                        73423                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                    244391                       # Number of Instructions Simulated
system.cpu03.committedOps                      382848                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                            19.512785                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                      19.512785                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles             4591896                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts               841671                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles                  42838                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles                  116353                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles                 3505                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles               12579                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                    171566                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu03.dtb.wrAccesses                     32178                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu03.fetch.Branches                     61263                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines                   70905                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                     4687896                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes                  18                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                       677121                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles                114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          704                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles                  7010                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.012847                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles            74935                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches            30258                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      0.141991                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples          4767171                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.209899                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.182937                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                4592805     96.34%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  12127      0.25%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  16232      0.34%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  19088      0.40%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  14537      0.30%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  12818      0.27%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   3321      0.07%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  13338      0.28%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  82905      1.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            4767171                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads                  199120                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                 158840                       # number of floating regfile writes
system.cpu03.idleCycles                          1578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts                261                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches                  53917                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   0.163541                       # Inst execution rate
system.cpu03.iew.exec_refs                     203754                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                    32178                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles                 53258                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts              169666                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts              42593                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts            821174                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts              171576                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             322                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts              779888                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents              253704                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles                 3505                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles              253503                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads          25273                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads        15776                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads       108808                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores        30027                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect          257                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers                  744502                       # num instructions consuming a value
system.cpu03.iew.wb_count                      763458                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.765798                       # average fanout of values written-back
system.cpu03.iew.wb_producers                  570138                       # num instructions producing a value
system.cpu03.iew.wb_rate                     0.160096                       # insts written-back per cycle
system.cpu03.iew.wb_sent                       764021                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads                1045059                       # number of integer regfile reads
system.cpu03.int_regfile_writes                511557                       # number of integer regfile writes
system.cpu03.ipc                             0.051248                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.051248                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass             150      0.02%      0.02% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              451945     57.93%     57.94% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               9782      1.25%     59.20% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   7      0.00%     59.20% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd             32207      4.13%     63.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     63.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     63.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     63.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     63.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     63.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     63.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     63.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     63.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     63.33% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu              44523      5.71%     69.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     69.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     69.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     69.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     69.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     69.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     69.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     69.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     69.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd         22034      2.82%     71.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt         15682      2.01%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead             111514     14.29%     88.16% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite             19595      2.51%     90.67% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead         60167      7.71%     98.38% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite        12608      1.62%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               780214                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses                187228                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads            374449                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses       171341                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes           391009                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                       258                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.000331                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   234     90.70%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%     90.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                   11      4.26%     94.96% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   6      2.33%     97.29% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead               3      1.16%     98.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              4      1.55%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses               593094                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads          5953420                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses       592117                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes          868486                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded                   821149                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued                  780214                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined        438315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued              16                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined       165173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples      4767171                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.163664                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.822805                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4501005     94.42%     94.42% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1             89338      1.87%     96.29% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             57976      1.22%     97.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             29082      0.61%     98.12% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             22438      0.47%     98.59% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             30577      0.64%     99.23% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             15679      0.33%     99.56% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             17641      0.37%     99.93% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              3435      0.07%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       4767171                       # Number of insts issued each cycle
system.cpu03.iq.rate                         0.163610                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.wrAccesses                     71021                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                         125                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads           35761                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          26019                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads             169666                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             42593                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads                311742                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                        4768749                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.quiesceCycles                     135266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles                311350                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps              471411                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents                 1973                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles                  49511                       # Number of cycles rename is idle
system.cpu03.rename.LQFullEvents              4283328                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.ROBFullEvents                 284                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups             1895362                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts               822682                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands            994562                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles                  122218                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles                 3505                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles             4280345                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps                 523126                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups          282772                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups        1070088                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles          242                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu03.rename.skidInsts                   78270                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                    5477008                       # The number of ROB reads
system.cpu03.rob.rob_writes                   1700117                       # The number of ROB writes
system.cpu03.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups              34615                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect             104                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted           61224                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits            30357                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups         34615                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses           4258                       # Number of indirect misses.
system.cpu04.branchPred.lookups                 61626                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                   108                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads                  221661                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 275220                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts             206                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                    40685                       # Number of branches committed
system.cpu04.commit.bw_lim_events               12583                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts        439699                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts             245630                       # Number of instructions committed
system.cpu04.commit.committedOps               384971                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples      4710206                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.081731                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     0.688880                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      4621306     98.11%     98.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        26319      0.56%     98.67% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         3140      0.07%     98.74% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         3139      0.07%     98.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         5664      0.12%     98.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        23355      0.50%     99.42% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           40      0.00%     99.42% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        14660      0.31%     99.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        12583      0.27%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      4710206                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                 10                       # Number of function calls committed.
system.cpu04.commit.int_insts                  330267                       # Number of committed integer instructions.
system.cpu04.commit.loads                       61034                       # Number of loads committed
system.cpu04.commit.membars                         6                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         270733     70.33%     70.33% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          3127      0.81%     71.14% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              7      0.00%     71.14% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         9375      2.44%     73.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     73.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     73.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     73.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     73.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     73.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     73.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu         12500      3.25%     76.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     76.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     76.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     76.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     76.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     76.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     76.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     76.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     76.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     76.82% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd         9375      2.44%     79.26% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     79.26% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     79.26% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt         6250      1.62%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     80.88% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         45393     11.79%     92.67% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         6300      1.64%     94.31% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead        15641      4.06%     98.37% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite         6266      1.63%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          384971                       # Class of committed instruction
system.cpu04.commit.refs                        73600                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                    245630                       # Number of Instructions Simulated
system.cpu04.committedOps                      384971                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                            19.410630                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                      19.410630                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles             4591754                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts               844591                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles                  42530                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles                  116576                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles                 3504                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles               12574                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                    171855                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu04.dtb.wrAccesses                     32211                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu04.fetch.Branches                     61626                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines                   70499                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                     4687848                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes                  17                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                       679143                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles                104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          653                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles                  7008                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.branchRate                0.012925                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles            74812                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches            30465                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      0.142443                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples          4766938                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.210573                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.184861                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                4592299     96.34%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  11871      0.25%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  16245      0.34%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  18863      0.40%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  14978      0.31%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  12835      0.27%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   3331      0.07%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  13362      0.28%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  83154      1.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            4766938                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads                  199094                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                 158847                       # number of floating regfile writes
system.cpu04.idleCycles                           895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts                255                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches                  54303                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   0.164089                       # Inst execution rate
system.cpu04.iew.exec_refs                     204075                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                    32211                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles                 53510                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts              170011                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts              42671                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts            824078                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts              171864                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             334                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts              782348                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents              267499                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles                 3504                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles              267288                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads          25274                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads        15772                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads       108976                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores        30105                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect          251                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers                  747079                       # num instructions consuming a value
system.cpu04.iew.wb_count                      765836                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.765493                       # average fanout of values written-back
system.cpu04.iew.wb_producers                  571884                       # num instructions producing a value
system.cpu04.iew.wb_rate                     0.160626                       # insts written-back per cycle
system.cpu04.iew.wb_sent                       766477                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads                1047616                       # number of integer regfile reads
system.cpu04.int_regfile_writes                513406                       # number of integer regfile writes
system.cpu04.ipc                             0.051518                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.051518                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass             141      0.02%      0.02% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              454068     58.01%     58.03% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               9795      1.25%     59.28% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   7      0.00%     59.28% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd             32236      4.12%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     63.40% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu              44529      5.69%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd         22028      2.81%     71.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt         15671      2.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     73.91% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead             111805     14.28%     88.19% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             19626      2.51%     90.70% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead         60167      7.69%     98.39% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite        12610      1.61%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               782683                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses                187248                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads            374489                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses       171355                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes           391375                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                       266                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.000340                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   242     90.98%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%     90.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                   11      4.14%     95.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   6      2.26%     97.37% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead               3      1.13%     98.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              4      1.50%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses               595560                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads          5958089                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses       594481                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes          871808                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded                   824053                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued                  782683                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined        439098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued               9                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined       166602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples      4766938                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.164190                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.825595                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4501102     94.42%     94.42% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1             88599      1.86%     96.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             57987      1.22%     97.50% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3             29010      0.61%     98.11% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4             22267      0.47%     98.57% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             30797      0.65%     99.22% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             15653      0.33%     99.55% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             18075      0.38%     99.93% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              3448      0.07%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       4766938                       # Number of insts issued each cycle
system.cpu04.iq.rate                         0.164159                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.wrAccesses                     70605                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                         115                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads           35766                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          25925                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads             170011                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             42671                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads                312840                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                        4767833                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.quiesceCycles                     136182                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles                325585                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps              474066                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents                 2197                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles                  49207                       # Number of cycles rename is idle
system.cpu04.rename.LQFullEvents              4268906                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.ROBFullEvents                 671                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups             1902041                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts               825612                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands            998197                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles                  122423                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles                 3504                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles             4265944                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps                 524116                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups          282986                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups        1073486                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu04.rename.skidInsts                   78328                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                    5479523                       # The number of ROB reads
system.cpu04.rob.rob_writes                   1706086                       # The number of ROB writes
system.cpu04.timesIdled                            13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups              34233                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect             104                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted           60415                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits            29949                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups         34233                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses           4284                       # Number of indirect misses.
system.cpu05.branchPred.lookups                 60823                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                   109                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads                  217220                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 272703                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts             217                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                    39804                       # Number of branches committed
system.cpu05.commit.bw_lim_events               12585                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts        440850                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts             242549                       # Number of instructions committed
system.cpu05.commit.committedOps               379690                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples      4708494                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.080639                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     0.684635                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      4620810     98.14%     98.14% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        25986      0.55%     98.69% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         3142      0.07%     98.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         3138      0.07%     98.82% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         5550      0.12%     98.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        22908      0.49%     99.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           39      0.00%     99.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        14336      0.30%     99.73% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        12585      0.27%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      4708494                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                 10                       # Number of function calls committed.
system.cpu05.commit.int_insts                  325426                       # Number of committed integer instructions.
system.cpu05.commit.loads                       60594                       # Number of loads committed
system.cpu05.commit.membars                         6                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         265892     70.03%     70.03% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          3127      0.82%     70.85% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              7      0.00%     70.86% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         9375      2.47%     73.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     73.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     73.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     73.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     73.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     73.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     73.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     73.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu         12500      3.29%     76.62% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     76.62% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     76.62% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     76.62% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     76.62% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     76.62% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     76.62% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     76.62% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd         9375      2.47%     79.09% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     79.09% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     79.09% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt         6250      1.65%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     80.73% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         44953     11.84%     92.57% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         6300      1.66%     94.23% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead        15641      4.12%     98.35% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite         6266      1.65%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          379690                       # Class of committed instruction
system.cpu05.commit.refs                        73160                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                    242549                       # Number of Instructions Simulated
system.cpu05.committedOps                      379690                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                            19.653472                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                      19.653472                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles             4591331                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts               840551                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles                  42161                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles                  115755                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles                 3521                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles               12588                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                    171586                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                          10                       # TLB misses on read requests
system.cpu05.dtb.wrAccesses                     32249                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu05.fetch.Branches                     60823                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines                   70388                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                     4686739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes                  17                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                       677146                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles                115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          714                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles                  7042                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.branchRate                0.012759                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles            74250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches            30058                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      0.142051                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples          4765356                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.209865                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.183101                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                4591460     96.35%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  11747      0.25%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  16266      0.34%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  18797      0.39%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  14670      0.31%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  12837      0.27%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   3339      0.07%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  13407      0.28%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  82833      1.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            4765356                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads                  199328                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                 159016                       # number of floating regfile writes
system.cpu05.idleCycles                          1574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts                261                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches                  53437                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   0.163153                       # Inst execution rate
system.cpu05.iew.exec_refs                     203845                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                    32249                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles                 53540                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts              169834                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts              42749                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts            819954                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts              171596                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             330                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts              777741                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents              282846                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles                 3521                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles              282646                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads          25287                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads        15743                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads       109239                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores        30183                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect          257                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers                  742604                       # num instructions consuming a value
system.cpu05.iew.wb_count                      761251                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.765545                       # average fanout of values written-back
system.cpu05.iew.wb_producers                  568497                       # num instructions producing a value
system.cpu05.iew.wb_rate                     0.159694                       # insts written-back per cycle
system.cpu05.iew.wb_sent                       761905                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads                1043067                       # number of integer regfile reads
system.cpu05.int_regfile_writes                509894                       # number of integer regfile writes
system.cpu05.ipc                             0.050882                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.050882                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass             152      0.02%      0.02% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              449540     57.78%     57.80% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               9790      1.26%     59.05% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   7      0.00%     59.05% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd             32278      4.15%     63.20% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     63.20% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     63.20% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     63.20% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     63.20% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     63.20% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     63.20% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     63.20% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     63.20% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     63.20% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu              44590      5.73%     68.93% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     68.93% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     68.93% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     68.93% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     68.93% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     68.93% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     68.93% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.93% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     68.93% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     68.93% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd         22052      2.83%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt         15685      2.02%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     73.78% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead             111548     14.34%     88.12% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite             19651      2.53%     90.65% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead         60157      7.73%     98.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite        12622      1.62%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               778072                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses                187391                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads            374775                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses       171548                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes           391967                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                       276                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.000355                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   252     91.30%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%     91.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                   11      3.99%     95.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   6      2.17%     97.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead               3      1.09%     98.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              4      1.45%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses               590805                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads          5947010                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses       589703                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes          868247                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded                   819929                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued                  778072                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined        440254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued              10                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined       167948                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples      4765356                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.163277                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.822602                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4500604     94.44%     94.44% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1             88120      1.85%     96.29% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             58194      1.22%     97.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3             29009      0.61%     98.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             22160      0.47%     98.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             30407      0.64%     99.23% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             15632      0.33%     99.55% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             17770      0.37%     99.93% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              3460      0.07%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       4765356                       # Number of insts issued each cycle
system.cpu05.iq.rate                         0.163223                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.wrAccesses                     70505                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                         126                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads           35898                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          26103                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads             169834                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             42749                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads                310913                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                        4766930                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.quiesceCycles                     137085                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles                342141                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps              467460                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents                 1762                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles                  48851                       # Number of cycles rename is idle
system.cpu05.rename.LQFullEvents              4251958                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.ROBFullEvents                 302                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups             1892802                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts               821482                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands            993048                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles                  121606                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles                 3521                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles             4249000                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps                 525567                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups          283347                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups        1069922                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles          237                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu05.rename.skidInsts                   78476                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                    5473575                       # The number of ROB reads
system.cpu05.rob.rob_writes                   1697955                       # The number of ROB writes
system.cpu05.timesIdled                            13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups              33800                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect             103                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted           59641                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits            29567                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups         33800                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses           4233                       # Number of indirect misses.
system.cpu06.branchPred.lookups                 60041                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                   108                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads                  213266                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 270774                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts             215                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                    38953                       # Number of branches committed
system.cpu06.commit.bw_lim_events               12589                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts        442253                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts             239569                       # Number of instructions committed
system.cpu06.commit.committedOps               374581                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples      4707580                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.079570                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     0.680793                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      4621297     98.17%     98.17% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        25437      0.54%     98.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         3145      0.07%     98.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         3138      0.07%     98.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         5369      0.11%     98.96% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        22472      0.48%     99.43% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           39      0.00%     99.43% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        14094      0.30%     99.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        12589      0.27%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      4707580                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                 10                       # Number of function calls committed.
system.cpu06.commit.int_insts                  320743                       # Number of committed integer instructions.
system.cpu06.commit.loads                       60168                       # Number of loads committed
system.cpu06.commit.membars                         6                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         261209     69.73%     69.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          3127      0.83%     70.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              7      0.00%     70.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         9375      2.50%     73.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     73.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     73.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     73.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     73.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     73.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     73.07% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     73.07% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     73.07% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     73.07% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu         12500      3.34%     76.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     76.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     76.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     76.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     76.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     76.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     76.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     76.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     76.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     76.41% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd         9375      2.50%     78.91% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     78.91% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     78.91% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt         6250      1.67%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     80.58% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         44527     11.89%     92.47% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         6300      1.68%     94.15% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead        15641      4.18%     98.33% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite         6266      1.67%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          374581                       # Class of committed instruction
system.cpu06.commit.refs                        72734                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                    239569                       # Number of Instructions Simulated
system.cpu06.committedOps                      374581                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                            19.894644                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                      19.894644                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles             4591695                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts               837076                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles                  41858                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles                  114965                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles                 3529                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles               12582                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                    171440                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu06.dtb.wrAccesses                     32298                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu06.fetch.Branches                     60041                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines                   70185                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                     4686263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                       675626                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles                115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          711                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles                  7058                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.branchRate                0.012597                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles            73994                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches            29675                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      0.141755                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples          4764629                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.209251                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.181645                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                4591438     96.37%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  11569      0.24%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                  16313      0.34%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  18635      0.39%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  14434      0.30%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  12855      0.27%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   3362      0.07%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  13464      0.28%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  82559      1.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            4764629                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads                  199148                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                 159040                       # number of floating regfile writes
system.cpu06.idleCycles                          1511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts                261                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches                  52678                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   0.162375                       # Inst execution rate
system.cpu06.iew.exec_refs                     203748                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                    32298                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles                 53616                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts              169712                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts              42859                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts            816189                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts              171450                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             324                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts              773900                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents              297395                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles                 3529                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles              297177                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads          25298                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads        15792                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads       109543                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores        30293                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect          257                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers                  738799                       # num instructions consuming a value
system.cpu06.iew.wb_count                      757368                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.765463                       # average fanout of values written-back
system.cpu06.iew.wb_producers                  565523                       # num instructions producing a value
system.cpu06.iew.wb_rate                     0.158906                       # insts written-back per cycle
system.cpu06.iew.wb_sent                       758001                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads                1040299                       # number of integer regfile reads
system.cpu06.int_regfile_writes                507176                       # number of integer regfile writes
system.cpu06.ipc                             0.050265                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.050265                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass             151      0.02%      0.02% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              445733     57.57%     57.59% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               9849      1.27%     58.86% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   7      0.00%     58.86% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd             32344      4.18%     63.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     63.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     63.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     63.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     63.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     63.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     63.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     63.04% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     63.04% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     63.04% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu              44581      5.76%     68.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     68.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     68.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     68.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     68.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     68.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     68.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     68.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     68.80% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd         22019      2.84%     71.64% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.64% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.64% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt         15663      2.02%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     73.67% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead             111314     14.38%     88.04% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             19719      2.55%     90.59% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead         60242      7.78%     98.37% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite        12603      1.63%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               774225                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses                187459                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads            374911                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses       171545                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes           392719                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                       289                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.000373                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                   264     91.35%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%     91.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                   12      4.15%     95.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   6      2.08%     97.58% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead               3      1.04%     98.62% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              4      1.38%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses               586904                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads          5938466                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses       585823                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes          865074                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded                   816164                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued                  774225                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined        441598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued              10                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined       168262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples      4764629                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.162494                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.820244                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4501018     94.47%     94.47% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1             87446      1.84%     96.30% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             58290      1.22%     97.53% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3             29153      0.61%     98.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             22024      0.46%     98.60% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             30037      0.63%     99.23% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             15645      0.33%     99.56% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             17539      0.37%     99.93% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              3477      0.07%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       4764629                       # Number of insts issued each cycle
system.cpu06.iq.rate                         0.162443                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.wrAccesses                     70302                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                         126                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads           35950                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          26152                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads             169712                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             42859                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads                309270                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                        4766140                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.quiesceCycles                     137875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles                355466                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps              461077                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents                 2493                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles                  48567                       # Number of cycles rename is idle
system.cpu06.rename.LQFullEvents              4238862                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.ROBFullEvents                1085                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups             1884588                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts               817795                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands            988394                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles                  120781                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles                 3529                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles             4235935                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps                 527290                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups          283764                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups        1066935                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles          351                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu06.rename.skidInsts                   78722                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                    5468834                       # The number of ROB reads
system.cpu06.rob.rob_writes                   1690737                       # The number of ROB writes
system.cpu06.timesIdled                            12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups              36431                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted           64602                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits            32057                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups         36431                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses           4374                       # Number of indirect misses.
system.cpu07.branchPred.lookups                 64989                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                   104                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads                  238865                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 285408                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts             202                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                    44133                       # Number of branches committed
system.cpu07.commit.bw_lim_events               12597                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts        438348                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts             257701                       # Number of instructions committed
system.cpu07.commit.committedOps               405665                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples      4707165                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.086180                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     0.710377                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      4616377     98.07%     98.07% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        24773      0.53%     98.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         3142      0.07%     98.66% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         3139      0.07%     98.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         5138      0.11%     98.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        25045      0.53%     99.37% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           40      0.00%     99.37% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        16914      0.36%     99.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        12597      0.27%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      4707165                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                 10                       # Number of function calls committed.
system.cpu07.commit.int_insts                  349236                       # Number of committed integer instructions.
system.cpu07.commit.loads                       62758                       # Number of loads committed
system.cpu07.commit.membars                         6                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         289703     71.41%     71.42% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          3127      0.77%     72.19% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              7      0.00%     72.19% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         9375      2.31%     74.50% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     74.50% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     74.50% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     74.50% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     74.50% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     74.50% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     74.50% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     74.50% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu         12500      3.08%     77.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     77.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     77.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     77.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     77.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     77.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     77.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     77.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd         9375      2.31%     79.89% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     79.89% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     79.89% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt         6250      1.54%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         47117     11.61%     93.05% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         6300      1.55%     94.60% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead        15641      3.86%     98.46% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite         6266      1.54%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          405665                       # Class of committed instruction
system.cpu07.commit.refs                        75324                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                    257701                       # Number of Instructions Simulated
system.cpu07.committedOps                      405665                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                            18.491147                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                      18.491147                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles             4587300                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts               863671                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles                  41055                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles                  119286                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles                 3489                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles               12557                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                    173309                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu07.dtb.wrAccesses                     32211                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu07.fetch.Branches                     64989                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines                   69307                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                     4686410                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                       689757                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles                104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles          650                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles                  6978                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.013638                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles            73017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches            32161                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      0.144749                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples          4763687                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.214611                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.195640                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                4586473     96.28%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  11328      0.24%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  16191      0.34%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  18331      0.38%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  17229      0.36%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  12779      0.27%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   3332      0.07%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  13356      0.28%     98.22% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  84668      1.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            4763687                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads                  198670                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                 158506                       # number of floating regfile writes
system.cpu07.idleCycles                          1500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts                250                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches                  57728                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   0.168342                       # Inst execution rate
system.cpu07.iew.exec_refs                     205529                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                    32211                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles                 53750                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts              171418                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts               1                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts              42590                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts            843503                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts              173318                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             320                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts              802181                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents              273045                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles                 3489                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles              272876                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads          25249                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads        15773                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads       108658                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores        30024                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect          246                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers                  767472                       # num instructions consuming a value
system.cpu07.iew.wb_count                      785737                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.764571                       # average fanout of values written-back
system.cpu07.iew.wb_producers                  586787                       # num instructions producing a value
system.cpu07.iew.wb_rate                     0.164891                       # insts written-back per cycle
system.cpu07.iew.wb_sent                       786318                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads                1067317                       # number of integer regfile reads
system.cpu07.int_regfile_writes                528450                       # number of integer regfile writes
system.cpu07.ipc                             0.054080                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.054080                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass             141      0.02%      0.02% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              472698     58.90%     58.92% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               9787      1.22%     60.14% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   7      0.00%     60.14% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd             32166      4.01%     64.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     64.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     64.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     64.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     64.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     64.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     64.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     64.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     64.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     64.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu              44422      5.54%     69.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     69.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     69.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     69.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     69.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     69.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     69.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     69.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     69.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd         21989      2.74%     72.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt         15635      1.95%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     74.37% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead             113368     14.13%     88.50% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             19646      2.45%     90.95% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead         60058      7.48%     98.43% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite        12589      1.57%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               802506                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses                186866                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads            373725                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses       170986                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes           390315                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                       272                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.000339                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                   250     91.91%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%     91.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                   10      3.68%     95.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   5      1.84%     97.43% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead               3      1.10%     98.53% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              4      1.47%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses               615771                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads          5995250                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses       614751                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes          891018                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded                   843481                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued                  802506                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined        437824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued               9                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined       165227                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples      4763687                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.168463                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.842717                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4496527     94.39%     94.39% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1             86469      1.82%     96.21% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             58081      1.22%     97.43% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             29070      0.61%     98.04% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             21652      0.45%     98.49% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             32508      0.68%     99.17% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             15600      0.33%     99.50% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             20323      0.43%     99.93% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              3457      0.07%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       4763687                       # Number of insts issued each cycle
system.cpu07.iq.rate                         0.168410                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.wrAccesses                     69413                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                         115                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads           35723                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          25968                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads             171418                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             42590                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads                321137                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                        4765187                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.quiesceCycles                     138828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles                332214                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps              499930                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents                 2464                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles                  47703                       # Number of cycles rename is idle
system.cpu07.rename.LQFullEvents              4257828                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.ROBFullEvents                1080                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups             1945417                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts               844928                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands           1022507                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles                  125147                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles                 3489                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles             4254889                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps                 522553                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups          282304                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups        1092340                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles          245                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu07.rename.skidInsts                   78116                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                    5495941                       # The number of ROB reads
system.cpu07.rob.rob_writes                   1744566                       # The number of ROB writes
system.cpu07.timesIdled                            13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups              33060                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect             100                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted           58418                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits            28958                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups         33060                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses           4102                       # Number of indirect misses.
system.cpu08.branchPred.lookups                 58810                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                   105                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads                  207219                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 267070                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts             200                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                    37753                       # Number of branches committed
system.cpu08.commit.bw_lim_events               12578                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts        442113                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts             235369                       # Number of instructions committed
system.cpu08.commit.committedOps               367381                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples      4705818                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.078070                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     0.675841                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      4621844     98.22%     98.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        24321      0.52%     98.73% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3142      0.07%     98.80% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         3139      0.07%     98.87% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         4998      0.11%     98.97% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        21895      0.47%     99.44% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6           39      0.00%     99.44% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        13862      0.29%     99.73% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        12578      0.27%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      4705818                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                 10                       # Number of function calls committed.
system.cpu08.commit.int_insts                  314143                       # Number of committed integer instructions.
system.cpu08.commit.loads                       59568                       # Number of loads committed
system.cpu08.commit.membars                         6                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         254609     69.30%     69.30% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          3127      0.85%     70.16% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              7      0.00%     70.16% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         9375      2.55%     72.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     72.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     72.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     72.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     72.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     72.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     72.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     72.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     72.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     72.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu         12500      3.40%     76.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     76.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     76.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     76.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd         9375      2.55%     78.66% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.66% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.66% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt         6250      1.70%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     80.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         43927     11.96%     92.32% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6300      1.71%     94.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead        15641      4.26%     98.29% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite         6266      1.71%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          367381                       # Class of committed instruction
system.cpu08.commit.refs                        72134                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                    235369                       # Number of Instructions Simulated
system.cpu08.committedOps                      367381                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                            20.243035                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                      20.243035                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles             4592360                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts               829614                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles                  41017                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles                  113356                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles                 3514                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles               12573                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                    170840                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu08.dtb.wrAccesses                     32258                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu08.fetch.Branches                     58810                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines                   69420                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                     4685327                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes                  15                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                       671322                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles                103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles          646                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles                  7028                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.012343                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles            73213                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches            29063                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      0.140898                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples          4762820                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.207769                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.177920                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                4591233     96.40%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  11202      0.24%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  16309      0.34%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  18266      0.38%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  14198      0.30%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  12867      0.27%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   3347      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  13443      0.28%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  81955      1.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            4762820                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads                  199367                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                 159169                       # number of floating regfile writes
system.cpu08.idleCycles                          1763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts                244                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches                  51457                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   0.160898                       # Inst execution rate
system.cpu08.iew.exec_refs                     203107                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                    32258                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles                 53535                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts              169116                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts              42834                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts            808863                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts              170849                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             312                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts              766611                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents              286010                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles                 3514                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles              285791                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads          25282                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads        15791                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads       109547                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores        30268                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect          240                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers                  731900                       # num instructions consuming a value
system.cpu08.iew.wb_count                      750088                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.765248                       # average fanout of values written-back
system.cpu08.iew.wb_producers                  560085                       # num instructions producing a value
system.cpu08.iew.wb_rate                     0.157430                       # insts written-back per cycle
system.cpu08.iew.wb_sent                       750728                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads                1032814                       # number of integer regfile reads
system.cpu08.int_regfile_writes                501641                       # number of integer regfile writes
system.cpu08.ipc                             0.049400                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.049400                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass             140      0.02%      0.02% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              438995     57.24%     57.26% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               9840      1.28%     58.54% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   7      0.00%     58.54% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd             32351      4.22%     62.76% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     62.76% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     62.76% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     62.76% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     62.76% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     62.76% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     62.76% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     62.76% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     62.76% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     62.76% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu              44633      5.82%     68.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     68.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     68.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     68.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     68.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     68.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     68.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     68.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     68.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd         22038      2.87%     71.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt         15685      2.05%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     73.50% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead             110688     14.43%     87.93% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             19665      2.56%     90.50% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead         60265      7.86%     98.35% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite        12617      1.65%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               766924                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses                187596                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads            375185                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses       171677                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes           392945                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                       281                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.000366                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                   257     91.46%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%     91.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                   11      3.91%     95.37% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   6      2.14%     97.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead               3      1.07%     98.58% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              4      1.42%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses               579469                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads          5921773                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses       578411                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes          857396                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded                   808841                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued                  766924                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined        441472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued              10                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined       168242                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples      4762820                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.161023                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.816347                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4501528     94.51%     94.51% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1             86400      1.81%     96.33% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             58178      1.22%     97.55% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             29230      0.61%     98.16% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4             21611      0.45%     98.62% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             29437      0.62%     99.23% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             15670      0.33%     99.56% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             17299      0.36%     99.93% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              3467      0.07%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       4762820                       # Number of insts issued each cycle
system.cpu08.iq.rate                         0.160964                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.wrAccesses                     69525                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                         114                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads           35963                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          26177                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads             169116                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             42834                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads                306188                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                        4764583                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.quiesceCycles                     139432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles                343783                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps              452077                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents                 2242                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles                  47721                       # Number of cycles rename is idle
system.cpu08.rename.LQFullEvents              4251299                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.ROBFullEvents                 300                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups             1868052                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts               810416                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands            979193                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles                  119176                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles                 3514                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles             4248340                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps                 527089                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups          283948                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups        1059364                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles          286                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu08.rename.skidInsts                   78596                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                    5459730                       # The number of ROB reads
system.cpu08.rob.rob_writes                   1676011                       # The number of ROB writes
system.cpu08.timesIdled                            12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups              32014                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect             102                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted           58366                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits            28909                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups         32014                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses           3105                       # Number of indirect misses.
system.cpu09.branchPred.lookups                 58783                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                   108                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads                  207021                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 266825                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts             202                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                    37725                       # Number of branches committed
system.cpu09.commit.bw_lim_events               12572                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts        441410                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts             235270                       # Number of instructions committed
system.cpu09.commit.committedOps               367211                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples      4703713                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.078068                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     0.677247                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      4620690     98.23%     98.23% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        23390      0.50%     98.73% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         3141      0.07%     98.80% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         3141      0.07%     98.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         4694      0.10%     98.97% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        21897      0.47%     99.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           37      0.00%     99.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        14151      0.30%     99.73% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        12572      0.27%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      4703713                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                 10                       # Number of function calls committed.
system.cpu09.commit.int_insts                  313987                       # Number of committed integer instructions.
system.cpu09.commit.loads                       59554                       # Number of loads committed
system.cpu09.commit.membars                         6                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         254453     69.29%     69.29% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          3127      0.85%     70.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              7      0.00%     70.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         9375      2.55%     72.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     72.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     72.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     72.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     72.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     72.70% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     72.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     72.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu         12500      3.40%     76.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     76.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     76.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     76.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd         9375      2.55%     78.66% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     78.66% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     78.66% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt         6250      1.70%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         43913     11.96%     92.32% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         6300      1.72%     94.03% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead        15641      4.26%     98.29% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite         6266      1.71%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          367211                       # Class of committed instruction
system.cpu09.commit.refs                        72120                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                    235270                       # Number of Instructions Simulated
system.cpu09.committedOps                      367211                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                            20.244481                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                      20.244481                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles             4591173                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts               828785                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles                  40464                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles                  112902                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles                 3512                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles               12587                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                    170789                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu09.dtb.wrAccesses                     32292                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu09.fetch.Branches                     58783                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines                   68729                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                     4683620                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                       670532                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles                102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          642                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles                  7024                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.branchRate                0.012342                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles            72745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches            29017                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      0.140782                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples          4760638                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.207657                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.177793                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                4589509     96.41%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  10918      0.23%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  16299      0.34%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  17928      0.38%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  14479      0.30%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  12869      0.27%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   3333      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  13401      0.28%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  81902      1.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            4760638                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads                  199529                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                 159247                       # number of floating regfile writes
system.cpu09.idleCycles                          2281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts                250                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches                  51401                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   0.160854                       # Inst execution rate
system.cpu09.iew.exec_refs                     203090                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                    32292                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles                 53643                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts              168961                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts              42781                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts            808057                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts              170798                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             329                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts              766136                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents              266787                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles                 3512                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles              266582                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads          25326                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads        15804                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads       109406                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores        30215                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect          246                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers                  731808                       # num instructions consuming a value
system.cpu09.iew.wb_count                      749638                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.764875                       # average fanout of values written-back
system.cpu09.iew.wb_producers                  559742                       # num instructions producing a value
system.cpu09.iew.wb_rate                     0.157390                       # insts written-back per cycle
system.cpu09.iew.wb_sent                       750239                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads                1032182                       # number of integer regfile reads
system.cpu09.int_regfile_writes                501098                       # number of integer regfile writes
system.cpu09.ipc                             0.049396                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.049396                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass             139      0.02%      0.02% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              438535     57.22%     57.23% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               9826      1.28%     58.52% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   7      0.00%     58.52% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd             32324      4.22%     62.73% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     62.73% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     62.73% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     62.73% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     62.73% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     62.73% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     62.73% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     62.73% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     62.73% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     62.73% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu              44649      5.83%     68.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     68.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     68.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     68.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     68.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     68.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     68.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     68.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     68.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd         22065      2.88%     71.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt         15704      2.05%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     73.49% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead             110588     14.43%     87.91% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             19689      2.57%     90.48% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead         60312      7.87%     98.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite        12628      1.65%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               766466                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses                187689                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads            375371                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses       171766                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes           392693                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                       268                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.000350                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                   244     91.04%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%     91.04% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                   11      4.10%     95.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   6      2.24%     97.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead               3      1.12%     98.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              4      1.49%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses               578906                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads          5918481                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses       577872                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes          856208                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded                   808032                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued                  766466                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined        440837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued              15                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined       167057                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples      4760638                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.161001                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.817398                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4500256     94.53%     94.53% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1             85664      1.80%     96.33% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             58164      1.22%     97.55% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3             29121      0.61%     98.16% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             21311      0.45%     98.61% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             29364      0.62%     99.23% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             15713      0.33%     99.56% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             17591      0.37%     99.93% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              3454      0.07%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       4760638                       # Number of insts issued each cycle
system.cpu09.iq.rate                         0.160924                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.wrAccesses                     68832                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                         112                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads           35901                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          26123                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads             168961                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             42781                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads                306044                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                        4762919                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.quiesceCycles                     141096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles                325909                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps              451866                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents                 2553                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles                  47160                       # Number of cycles rename is idle
system.cpu09.rename.LQFullEvents              4268055                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.ROBFullEvents                 987                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups             1866053                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts               809588                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands            978076                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles                  118740                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles                 3512                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles             4265097                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps                 526195                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups          283830                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups        1058066                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles          220                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu09.rename.skidInsts                   78525                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                    5456836                       # The number of ROB reads
system.cpu09.rob.rob_writes                   1674181                       # The number of ROB writes
system.cpu09.timesIdled                            12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups              34667                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted           61332                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits            30403                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups         34667                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses           4264                       # Number of indirect misses.
system.cpu10.branchPred.lookups                 61733                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                   105                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads                  222420                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 275360                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts             200                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                    40881                       # Number of branches committed
system.cpu10.commit.bw_lim_events               12576                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts        437894                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts             246319                       # Number of instructions committed
system.cpu10.commit.committedOps               386153                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples      4704056                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.082089                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     0.695666                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      4618394     98.18%     98.18% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        22878      0.49%     98.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         3142      0.07%     98.73% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         3140      0.07%     98.80% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         4518      0.10%     98.89% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        23463      0.50%     99.39% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           39      0.00%     99.39% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        15906      0.34%     99.73% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        12576      0.27%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      4704056                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                 10                       # Number of function calls committed.
system.cpu10.commit.int_insts                  331350                       # Number of committed integer instructions.
system.cpu10.commit.loads                       61132                       # Number of loads committed
system.cpu10.commit.membars                         6                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         271817     70.39%     70.39% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          3127      0.81%     71.20% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              7      0.00%     71.20% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         9375      2.43%     73.63% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     73.63% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     73.63% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     73.63% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     73.63% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     73.63% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     73.63% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     73.63% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     73.63% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     73.63% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu         12500      3.24%     76.87% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     76.87% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     76.87% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     76.87% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     76.87% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     76.87% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     76.87% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     76.87% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     76.87% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     76.87% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd         9375      2.43%     79.30% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     79.30% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     79.30% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt         6250      1.62%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     80.91% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         45491     11.78%     92.70% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         6300      1.63%     94.33% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead        15641      4.05%     98.38% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite         6266      1.62%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          386153                       # Class of committed instruction
system.cpu10.commit.refs                        73698                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                    246319                       # Number of Instructions Simulated
system.cpu10.committedOps                      386153                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                            19.333251                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                      19.333251                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles             4588926                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts               843791                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles                  40230                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles                  115322                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles                 3485                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles               12574                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                    171675                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu10.dtb.wrAccesses                     32174                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu10.fetch.Branches                     61733                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines                   67998                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                     4683814                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                       678039                       # Number of instructions fetch has processed
system.cpu10.fetch.MiscStallCycles                102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles          640                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles                  6970                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.branchRate                0.012963                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles            72479                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches            30508                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      0.142381                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples          4760537                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.210568                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.185401                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                4587257     96.36%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  10727      0.23%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                  16203      0.34%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  17666      0.37%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  16206      0.34%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  12812      0.27%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   3314      0.07%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  13300      0.28%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  83052      1.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            4760537                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads                  199239                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                 158838                       # number of floating regfile writes
system.cpu10.idleCycles                          1610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts                245                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches                  54412                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   0.164289                       # Inst execution rate
system.cpu10.iew.exec_refs                     203858                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                    32174                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles                 53408                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts              169736                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts              42518                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts            823519                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts              171684                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             319                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts              782368                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents              247041                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles                 3485                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles              246848                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads          25274                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads        15753                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads       108602                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores        29952                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect          241                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers                  748406                       # num instructions consuming a value
system.cpu10.iew.wb_count                      765947                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.764303                       # average fanout of values written-back
system.cpu10.iew.wb_producers                  572009                       # num instructions producing a value
system.cpu10.iew.wb_rate                     0.160841                       # insts written-back per cycle
system.cpu10.iew.wb_sent                       766529                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads                1046911                       # number of integer regfile reads
system.cpu10.int_regfile_writes                513277                       # number of integer regfile writes
system.cpu10.ipc                             0.051724                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.051724                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass             138      0.02%      0.02% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              454355     58.05%     58.07% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               9749      1.25%     59.31% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   7      0.00%     59.31% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd             32174      4.11%     63.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     63.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     63.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     63.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     63.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     63.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     63.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     63.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     63.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     63.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu              44528      5.69%     69.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     69.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     69.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     69.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     69.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     69.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     69.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     69.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     69.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd         22057      2.82%     71.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt         15696      2.01%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     73.94% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead             111658     14.27%     88.20% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             19579      2.50%     90.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead         60131      7.68%     98.39% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite        12620      1.61%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               782692                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses                187213                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads            374419                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses       171367                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes           390593                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                       251                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.000321                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                   227     90.44%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                   11      4.38%     94.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   6      2.39%     97.21% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead               3      1.20%     98.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              4      1.59%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses               595592                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads          5951764                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses       594580                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes          870284                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded                   823494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued                  782692                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined        437352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued              16                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined       164738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples      4760537                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.164413                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.830812                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4498343     94.49%     94.49% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1             84990      1.79%     96.28% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             57988      1.22%     97.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             28989      0.61%     98.10% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             20999      0.44%     98.55% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             30796      0.65%     99.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             15679      0.33%     99.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             19315      0.41%     99.93% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              3438      0.07%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       4760537                       # Number of insts issued each cycle
system.cpu10.iq.rate                         0.164357                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.wrAccesses                     68104                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                         115                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads           35715                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          25965                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads             169736                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             42518                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads                312847                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                        4762147                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.quiesceCycles                     141868                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles                306830                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps              475540                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents                 2247                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles                  46887                       # Number of cycles rename is idle
system.cpu10.rename.LQFullEvents              4284842                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.ROBFullEvents                 286                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups             1900522                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts               824989                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands            997495                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles                  121199                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles                 3485                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles             4281861                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps                 521931                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups          282532                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups        1071871                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu10.rename.skidInsts                   78110                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                    5472900                       # The number of ROB reads
system.cpu10.rob.rob_writes                   1704593                       # The number of ROB writes
system.cpu10.timesIdled                            12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups              42124                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect              88                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted           58638                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits            29105                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups         42124                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses          13019                       # Number of indirect misses.
system.cpu11.branchPred.lookups                 58963                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                    90                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads                  208670                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 267846                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts             200                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                    38056                       # Number of branches committed
system.cpu11.commit.bw_lim_events               12571                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts        441204                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts             236431                       # Number of instructions committed
system.cpu11.commit.committedOps               369202                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples      4701893                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.078522                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     0.680385                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      4619252     98.24%     98.24% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        22681      0.48%     98.72% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3141      0.07%     98.79% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         3141      0.07%     98.86% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         4448      0.09%     98.95% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        22065      0.47%     99.42% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           27      0.00%     99.42% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        14567      0.31%     99.73% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        12571      0.27%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      4701893                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                 10                       # Number of function calls committed.
system.cpu11.commit.int_insts                  315812                       # Number of committed integer instructions.
system.cpu11.commit.loads                       59720                       # Number of loads committed
system.cpu11.commit.membars                         6                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         256278     69.41%     69.42% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          3127      0.85%     70.26% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              7      0.00%     70.26% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         9375      2.54%     72.80% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     72.80% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     72.80% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     72.80% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     72.80% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     72.80% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     72.80% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     72.80% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     72.80% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu         12500      3.39%     76.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     76.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     76.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     76.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     76.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     76.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd         9375      2.54%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt         6250      1.69%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     80.42% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         44079     11.94%     92.36% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         6300      1.71%     94.07% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead        15641      4.24%     98.30% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite         6266      1.70%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          369202                       # Class of committed instruction
system.cpu11.commit.refs                        72286                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                    236431                       # Number of Instructions Simulated
system.cpu11.committedOps                      369202                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                            20.138400                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                      20.138400                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles             4589598                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts               830223                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles                  40172                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles                  112949                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles                 3511                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles               12578                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                    170924                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu11.dtb.wrAccesses                     32301                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu11.fetch.Branches                     58963                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines                   68235                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                     4682033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                       671533                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles                114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles          735                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles                  7022                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.012384                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles            72398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches            29195                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      0.141039                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples          4758808                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.208019                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.178813                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                4587681     96.40%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  10666      0.22%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  16296      0.34%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  17690      0.37%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  14878      0.31%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  12860      0.27%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   3347      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  13420      0.28%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  81970      1.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            4758808                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads                  199390                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                 159152                       # number of floating regfile writes
system.cpu11.idleCycles                          2534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts                239                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches                  51730                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   0.161312                       # Inst execution rate
system.cpu11.iew.exec_refs                     203235                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                    32301                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles                 53700                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts              169067                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts              42785                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts            809831                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts              170934                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             265                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts              768060                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents              275360                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles                 3511                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles              275154                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads          25314                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads        15818                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads       109346                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores        30219                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect          235                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers                  733883                       # num instructions consuming a value
system.cpu11.iew.wb_count                      751508                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.764581                       # average fanout of values written-back
system.cpu11.iew.wb_producers                  561113                       # num instructions producing a value
system.cpu11.iew.wb_rate                     0.157835                       # insts written-back per cycle
system.cpu11.iew.wb_sent                       752146                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads                1034212                       # number of integer regfile reads
system.cpu11.int_regfile_writes                502569                       # number of integer regfile writes
system.cpu11.ipc                             0.049656                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.049656                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass             154      0.02%      0.02% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              440300     57.31%     57.33% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               9839      1.28%     58.61% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   7      0.00%     58.61% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd             32328      4.21%     62.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     62.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     62.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     62.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     62.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     62.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     62.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     62.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     62.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     62.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu              44621      5.81%     68.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     68.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     68.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     68.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     68.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     68.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     68.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     68.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     68.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd         22050      2.87%     71.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.49% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt         15688      2.04%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     73.53% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead             110721     14.41%     87.95% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             19700      2.56%     90.51% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead         60296      7.85%     98.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite        12622      1.64%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               768326                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses                187612                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads            375217                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses       171670                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes           392621                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                       260                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.000338                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                   235     90.38%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%     90.38% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                   12      4.62%     95.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   6      2.31%     97.31% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead               3      1.15%     98.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              4      1.54%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses               580820                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads          5920512                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses       579838                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes          857837                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded                   809806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued                  768326                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined        440619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued              10                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined       166804                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples      4758808                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.161453                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.819840                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4498801     94.54%     94.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1             85030      1.79%     96.32% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             58085      1.22%     97.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             29122      0.61%     98.16% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             21102      0.44%     98.60% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             29550      0.62%     99.22% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             15677      0.33%     99.55% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             17988      0.38%     99.93% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              3453      0.07%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       4758808                       # Number of insts issued each cycle
system.cpu11.iq.rate                         0.161368                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.wrAccesses                     68353                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                         127                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads           35867                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          26036                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads             169067                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             42785                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads                306838                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                        4761342                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.quiesceCycles                     142673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles                334383                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps              454350                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents                 2046                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles                  46849                       # Number of cycles rename is idle
system.cpu11.rename.LQFullEvents              4257998                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.ROBFullEvents                  61                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups             1869649                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts               811189                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands            980262                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles                  118802                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles                 3511                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles             4255043                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps                 525891                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups          283750                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups        1059634                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles          220                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu11.rename.skidInsts                   78545                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                    5456789                       # The number of ROB reads
system.cpu11.rob.rob_writes                   1677740                       # The number of ROB writes
system.cpu11.timesIdled                            14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups              32375                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect             106                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted           56911                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits            28187                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups         32375                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses           4188                       # Number of indirect misses.
system.cpu12.branchPred.lookups                 57342                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                   113                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads                  200102                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 262195                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts             218                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                    36381                       # Number of branches committed
system.cpu12.commit.bw_lim_events               12598                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts        438979                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts             230566                       # Number of instructions committed
system.cpu12.commit.committedOps               359148                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples      4701477                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.076390                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     0.672074                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      4621193     98.29%     98.29% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        22022      0.47%     98.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3143      0.07%     98.83% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         3136      0.07%     98.89% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         4220      0.09%     98.98% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        21175      0.45%     99.43% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           37      0.00%     99.44% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        13953      0.30%     99.73% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        12598      0.27%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      4701477                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                 10                       # Number of function calls committed.
system.cpu12.commit.int_insts                  306596                       # Number of committed integer instructions.
system.cpu12.commit.loads                       58882                       # Number of loads committed
system.cpu12.commit.membars                         6                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         247062     68.79%     68.79% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          3127      0.87%     69.66% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              7      0.00%     69.66% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         9375      2.61%     72.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     72.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     72.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     72.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     72.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     72.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     72.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     72.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu         12500      3.48%     75.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     75.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd         9375      2.61%     78.37% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     78.37% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     78.37% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt         6250      1.74%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     80.11% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         43241     12.04%     92.15% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         6300      1.75%     93.90% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead        15641      4.36%     98.26% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite         6266      1.74%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          359148                       # Class of committed instruction
system.cpu12.commit.refs                        71448                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                    230566                       # Number of Instructions Simulated
system.cpu12.committedOps                      359148                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                            20.646366                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                      20.646366                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles             4591873                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts               818011                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles                  39447                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles                  110712                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles                 3508                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles               12581                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                    179024                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu12.dtb.wrAccesses                     32119                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu12.fetch.Branches                     57342                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines                   67524                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                     4682365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                       663155                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles                114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          717                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles                  7016                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.branchRate                0.012046                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles            71400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches            28300                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      0.139308                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples          4758121                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.205310                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.171679                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                4589422     96.45%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  10414      0.22%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  16194      0.34%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  17419      0.37%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  14286      0.30%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  12789      0.27%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   3338      0.07%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  13356      0.28%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  80903      1.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            4758121                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads                  198646                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                 158577                       # number of floating regfile writes
system.cpu12.idleCycles                          2229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts                264                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches                  49988                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   0.160795                       # Inst execution rate
system.cpu12.iew.exec_refs                     211153                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                    32119                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles                 53249                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts              167674                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts               12                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts               7                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts              42617                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts            797615                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts              179034                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             326                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts              765442                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents              275406                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles                 3508                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles              275222                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads          25223                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads        25251                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads       108791                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores        30051                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect          259                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers                  722178                       # num instructions consuming a value
system.cpu12.iew.wb_count                      739483                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.764583                       # average fanout of values written-back
system.cpu12.iew.wb_producers                  552165                       # num instructions producing a value
system.cpu12.iew.wb_rate                     0.155342                       # insts written-back per cycle
system.cpu12.iew.wb_sent                       740092                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads                1040025                       # number of integer regfile reads
system.cpu12.int_regfile_writes                493855                       # number of integer regfile writes
system.cpu12.ipc                             0.048435                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.048435                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass             155      0.02%      0.02% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              430302     56.19%     56.21% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               9788      1.28%     57.49% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   7      0.00%     57.49% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd             32192      4.20%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu              44435      5.80%     67.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     67.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     67.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     67.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     67.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     67.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     67.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     67.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     67.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd         21976      2.87%     70.37% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.37% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.37% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt         15632      2.04%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     72.41% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead             109531     14.30%     86.71% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             19560      2.55%     89.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead         69610      9.09%     98.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite        12584      1.64%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               765772                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses                196436                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads            392865                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses       171055                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes           390663                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                       271                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.000354                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                   250     92.25%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%     92.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    9      3.32%     95.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   5      1.85%     97.42% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead               3      1.11%     98.52% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              4      1.48%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses               569452                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads          5897085                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses       568428                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes          845415                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded                   797587                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued                  765772                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded                28                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined        438456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued              18                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined       166361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples      4758121                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.160940                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.811387                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4498026     94.53%     94.53% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1             84131      1.77%     96.30% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2             54794      1.15%     97.45% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             35127      0.74%     98.19% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4             20828      0.44%     98.63% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             28942      0.61%     99.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             15517      0.33%     99.56% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             20500      0.43%     99.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               256      0.01%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       4758121                       # Number of insts issued each cycle
system.cpu12.iq.rate                         0.160865                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.wrAccesses                     67641                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                         126                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads           29143                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          26034                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads             167674                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             42617                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads                311292                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                        4760350                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.quiesceCycles                     143665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles                333159                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps              441786                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents                 2121                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles                  46110                       # Number of cycles rename is idle
system.cpu12.rename.LQFullEvents              4261432                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.ROBFullEvents                 374                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups             1842334                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts               799153                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands            965179                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles                  116583                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles                 3508                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles             4258486                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps                 523368                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups          282510                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups        1046818                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu12.rename.skidInsts                   78277                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                    5444314                       # The number of ROB reads
system.cpu12.rob.rob_writes                   1652912                       # The number of ROB writes
system.cpu12.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups              32901                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect             102                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted           57971                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits            28721                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups         32901                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses           4180                       # Number of indirect misses.
system.cpu13.branchPred.lookups                 58377                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                   107                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads                  205330                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 265485                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts             212                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                    37419                       # Number of branches committed
system.cpu13.commit.bw_lim_events               12580                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts        439731                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts             234199                       # Number of instructions committed
system.cpu13.commit.committedOps               365376                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples      4701310                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.077718                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     0.678558                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      4620397     98.28%     98.28% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        21596      0.46%     98.74% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3142      0.07%     98.81% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         3139      0.07%     98.87% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         4089      0.09%     98.96% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        21723      0.46%     99.42% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           40      0.00%     99.42% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        14604      0.31%     99.73% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        12580      0.27%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      4701310                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                 10                       # Number of function calls committed.
system.cpu13.commit.int_insts                  312305                       # Number of committed integer instructions.
system.cpu13.commit.loads                       59401                       # Number of loads committed
system.cpu13.commit.membars                         6                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         252771     69.18%     69.18% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          3127      0.86%     70.04% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              7      0.00%     70.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         9375      2.57%     72.61% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     72.61% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     72.61% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     72.61% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     72.61% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     72.61% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     72.61% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     72.61% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     72.61% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     72.61% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu         12500      3.42%     76.03% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     76.03% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     76.03% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     76.03% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     76.03% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     76.03% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     76.03% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     76.03% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     76.03% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     76.03% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd         9375      2.57%     78.59% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     78.59% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     78.59% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt         6250      1.71%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     80.30% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         43760     11.98%     92.28% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         6300      1.72%     94.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead        15641      4.28%     98.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite         6266      1.71%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          365376                       # Class of committed instruction
system.cpu13.commit.refs                        71967                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                    234199                       # Number of Instructions Simulated
system.cpu13.committedOps                      365376                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                            20.323456                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                      20.323456                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles             4590860                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts               825041                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles                  39342                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles                  111745                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles                 3509                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles               12571                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                    170272                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu13.dtb.wrAccesses                     32243                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu13.fetch.Branches                     58377                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines                   67341                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                     4682128                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                       667713                       # Number of instructions fetch has processed
system.cpu13.fetch.MiscStallCycles                113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          700                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles                  7018                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.branchRate                0.012265                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles            71560                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches            28828                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      0.140284                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples          4758027                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.206850                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.175878                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                4588227     96.43%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  10293      0.22%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  16245      0.34%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  17299      0.36%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  14918      0.31%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  12830      0.27%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   3330      0.07%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  13365      0.28%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  81520      1.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            4758027                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads                  199284                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                 158963                       # number of floating regfile writes
system.cpu13.idleCycles                          1706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches                  51034                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   0.160301                       # Inst execution rate
system.cpu13.iew.exec_refs                     202525                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                    32243                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles                 53573                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts              168405                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts              42657                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts            804540                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts              170282                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             322                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts              762988                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents              267218                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles                 3509                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles              267014                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads          25289                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads        15780                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads       109003                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores        30091                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect          253                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers                  729321                       # num instructions consuming a value
system.cpu13.iew.wb_count                      746509                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.764267                       # average fanout of values written-back
system.cpu13.iew.wb_producers                  557396                       # num instructions producing a value
system.cpu13.iew.wb_rate                     0.156838                       # insts written-back per cycle
system.cpu13.iew.wb_sent                       747118                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads                1028339                       # number of integer regfile reads
system.cpu13.int_regfile_writes                498810                       # number of integer regfile writes
system.cpu13.ipc                             0.049204                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.049204                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass             149      0.02%      0.02% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              436160     57.14%     57.16% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               9796      1.28%     58.44% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   7      0.00%     58.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd             32243      4.22%     62.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     62.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     62.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     62.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     62.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     62.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     62.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     62.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     62.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     62.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu              44563      5.84%     68.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     68.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     68.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     68.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     68.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     68.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     68.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     68.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     68.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd         22055      2.89%     71.40% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.40% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.40% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt         15685      2.05%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     73.45% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead             110197     14.44%     87.89% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             19645      2.57%     90.46% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead         60191      7.89%     98.35% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite        12623      1.65%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               763314                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses                187367                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads            374727                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses       171484                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes           391501                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                       265                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.000347                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   241     90.94%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%     90.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                   11      4.15%     95.09% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   6      2.26%     97.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead               3      1.13%     98.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              4      1.51%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses               576063                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads          5910205                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses       575025                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes          852198                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded                   804515                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued                  763314                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined        439153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued              16                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined       166007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples      4758027                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.160427                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.817902                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4500215     94.58%     94.58% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1             83686      1.76%     96.34% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             58084      1.22%     97.56% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             29089      0.61%     98.17% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             20646      0.43%     98.61% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             29160      0.61%     99.22% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             15670      0.33%     99.55% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             18027      0.38%     99.93% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              3450      0.07%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       4758027                       # Number of insts issued each cycle
system.cpu13.iq.rate                         0.160369                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.wrAccesses                     67458                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                         126                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads           35813                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          26047                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads             168405                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             42657                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads                304754                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                        4759733                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.quiesceCycles                     144282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles                325984                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps              449571                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents                 2014                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles                  46020                       # Number of cycles rename is idle
system.cpu13.rename.LQFullEvents              4267666                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.ROBFullEvents                 307                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups             1858024                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts               806053                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands            973779                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles                  117588                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles                 3509                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles             4264706                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps                 524183                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups          283072                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups        1053857                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles          220                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu13.rename.skidInsts                   78321                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                    5451054                       # The number of ROB reads
system.cpu13.rob.rob_writes                   1666945                       # The number of ROB writes
system.cpu13.timesIdled                            13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups              33632                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect             107                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted           59340                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits            29408                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups         33632                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses           4224                       # Number of indirect misses.
system.cpu14.branchPred.lookups                 59757                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                   114                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads                  212446                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 269421                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts             216                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                    38867                       # Number of branches committed
system.cpu14.commit.bw_lim_events               12582                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts        438133                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts             239268                       # Number of instructions committed
system.cpu14.commit.committedOps               374065                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples      4701019                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.079571                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     0.687500                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      4619165     98.26%     98.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        21088      0.45%     98.71% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         3142      0.07%     98.77% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         3141      0.07%     98.84% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         3921      0.08%     98.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        22445      0.48%     99.40% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           40      0.00%     99.40% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        15495      0.33%     99.73% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        12582      0.27%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      4701019                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                 10                       # Number of function calls committed.
system.cpu14.commit.int_insts                  320270                       # Number of committed integer instructions.
system.cpu14.commit.loads                       60125                       # Number of loads committed
system.cpu14.commit.membars                         6                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         260736     69.70%     69.70% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          3127      0.84%     70.54% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              7      0.00%     70.54% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         9375      2.51%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu         12500      3.34%     76.39% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     76.39% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     76.39% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     76.39% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     76.39% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     76.39% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     76.39% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     76.39% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd         9375      2.51%     78.90% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     78.90% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     78.90% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt         6250      1.67%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     80.57% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         44484     11.89%     92.46% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         6300      1.68%     94.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead        15641      4.18%     98.32% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite         6266      1.68%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          374065                       # Class of committed instruction
system.cpu14.commit.refs                        72691                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                    239268                       # Number of Instructions Simulated
system.cpu14.committedOps                      374065                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                            19.889538                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                      19.889538                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles             4589778                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts               832011                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles                  38938                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles                  112771                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles                 3504                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles               12574                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                    170672                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu14.dtb.wrAccesses                     32164                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu14.fetch.Branches                     59757                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines                   66861                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                     4681891                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes                  18                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                       671189                       # Number of instructions fetch has processed
system.cpu14.fetch.MiscStallCycles                112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          696                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles                  7008                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.branchRate                0.012557                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles            71345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches            29522                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      0.141038                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples          4757565                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.208242                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.179582                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                4586825     96.41%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  10137      0.21%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                  16197      0.34%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  17088      0.36%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  15803      0.33%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  12816      0.27%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   3324      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  13305      0.28%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  82070      1.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            4757565                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads                  198901                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                 158689                       # number of floating regfile writes
system.cpu14.idleCycles                          1365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts                263                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches                  52422                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   0.161875                       # Inst execution rate
system.cpu14.iew.exec_refs                     202846                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                    32164                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles                 53281                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts              168774                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts              42542                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts            811708                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts              170682                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             341                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts              770352                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents              246710                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles                 3504                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles              246536                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads          25256                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads        15756                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads       108648                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores        29976                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect          257                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers                  736875                       # num instructions consuming a value
system.cpu14.iew.wb_count                      753919                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.763969                       # average fanout of values written-back
system.cpu14.iew.wb_producers                  562950                       # num instructions producing a value
system.cpu14.iew.wb_rate                     0.158422                       # insts written-back per cycle
system.cpu14.iew.wb_sent                       754492                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads                1035086                       # number of integer regfile reads
system.cpu14.int_regfile_writes                504381                       # number of integer regfile writes
system.cpu14.ipc                             0.050278                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.050278                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass             149      0.02%      0.02% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              443460     57.54%     57.56% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               9766      1.27%     58.83% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   7      0.00%     58.83% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd             32177      4.18%     63.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     63.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     63.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     63.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     63.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     63.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     63.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     63.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     63.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     63.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu              44474      5.77%     68.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     68.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     68.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     68.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     68.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     68.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     68.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     68.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     68.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd         22007      2.86%     71.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt         15669      2.03%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     73.66% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead             110685     14.36%     88.02% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             19594      2.54%     90.57% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead         60112      7.80%     98.37% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite        12594      1.63%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               770694                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses                187040                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads            374073                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses       171177                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes           390581                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                       254                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.000330                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   230     90.55%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%     90.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                   11      4.33%     94.88% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   6      2.36%     97.24% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead               3      1.18%     98.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              4      1.57%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses               583759                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads          5925144                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses       582742                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes          858767                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded                   811683                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued                  770694                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined        437633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued              11                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined       165288                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples      4757565                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.161993                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.824401                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4499142     94.57%     94.57% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1             83220      1.75%     96.32% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2             57998      1.22%     97.54% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             28942      0.61%     98.14% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4             20438      0.43%     98.57% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             29826      0.63%     99.20% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             15655      0.33%     99.53% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             18912      0.40%     99.93% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              3432      0.07%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       4757565                       # Number of insts issued each cycle
system.cpu14.iq.rate                         0.161947                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.wrAccesses                     66976                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                         124                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads           35711                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          25961                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads             168774                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             42542                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads                307849                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                        4758930                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.quiesceCycles                     145085                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles                306472                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps              460432                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents                 2907                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles                  45590                       # Number of cycles rename is idle
system.cpu14.rename.LQFullEvents              4286034                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.ROBFullEvents                1092                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups             1873983                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts               813212                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands            982721                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles                  118648                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles                 3504                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles             4283076                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps                 522262                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups          282503                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups        1060233                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu14.rename.skidInsts                   78089                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                    5457995                       # The number of ROB reads
system.cpu14.rob.rob_writes                   1680962                       # The number of ROB writes
system.cpu14.timesIdled                            11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups              32615                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect              96                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted           57554                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits            28527                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups         32615                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses           4088                       # Number of indirect misses.
system.cpu15.branchPred.lookups                 57941                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                   101                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads                  203480                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 264194                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts             195                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                    37076                       # Number of branches committed
system.cpu15.commit.bw_lim_events               12588                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts        438520                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts             233001                       # Number of instructions committed
system.cpu15.commit.committedOps               363322                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples      4699870                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.077305                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     0.678376                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      4620336     98.31%     98.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        20565      0.44%     98.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         3143      0.07%     98.81% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         3138      0.07%     98.88% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         3742      0.08%     98.96% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        21543      0.46%     99.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           35      0.00%     99.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        14780      0.31%     99.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        12588      0.27%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      4699870                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                 10                       # Number of function calls committed.
system.cpu15.commit.int_insts                  310422                       # Number of committed integer instructions.
system.cpu15.commit.loads                       59230                       # Number of loads committed
system.cpu15.commit.membars                         6                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         250888     69.05%     69.05% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          3127      0.86%     69.92% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              7      0.00%     69.92% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         9375      2.58%     72.50% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     72.50% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     72.50% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     72.50% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     72.50% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     72.50% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     72.50% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     72.50% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     72.50% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     72.50% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu         12500      3.44%     75.94% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.94% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.94% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.94% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.94% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.94% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.94% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.94% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     75.94% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.94% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd         9375      2.58%     78.52% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     78.52% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     78.52% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt         6250      1.72%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     80.24% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         43589     12.00%     92.24% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         6300      1.73%     93.97% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead        15641      4.30%     98.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite         6266      1.72%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          363322                       # Class of committed instruction
system.cpu15.commit.refs                        71796                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                    233001                       # Number of Instructions Simulated
system.cpu15.committedOps                      363322                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                            20.421277                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                      20.421277                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles             4591182                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts               821556                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles                  38347                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles                  110825                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles                 3484                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles               12581                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                    169807                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu15.dtb.wrAccesses                     32146                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu15.fetch.Branches                     57941                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines                   66513                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                     4681812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes                  15                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                       665219                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles                101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          652                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles                  6968                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.012177                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles            70353                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches            28628                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      0.139805                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples          4756419                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.206098                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.173989                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                4587606     96.45%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   9943      0.21%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  16203      0.34%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  16923      0.36%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  15097      0.32%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  12801      0.27%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   3332      0.07%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  13328      0.28%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  81186      1.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            4756419                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads                  198904                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                 158687                       # number of floating regfile writes
system.cpu15.idleCycles                          1759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts                239                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches                  50645                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   0.159698                       # Inst execution rate
system.cpu15.iew.exec_refs                     201962                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                    32146                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles                 53365                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts              167946                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts              42576                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts            801307                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts              169816                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             305                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts              759871                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents              261699                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles                 3484                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles              261511                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads          25238                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads        15749                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads       108715                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores        30010                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect          235                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers                  726599                       # num instructions consuming a value
system.cpu15.iew.wb_count                      743453                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.764018                       # average fanout of values written-back
system.cpu15.iew.wb_producers                  555135                       # num instructions producing a value
system.cpu15.iew.wb_rate                     0.156247                       # insts written-back per cycle
system.cpu15.iew.wb_sent                       744031                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads                1024774                       # number of integer regfile reads
system.cpu15.int_regfile_writes                496637                       # number of integer regfile writes
system.cpu15.ipc                             0.048969                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.048969                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass             139      0.02%      0.02% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              433835     57.07%     57.09% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               9768      1.28%     58.37% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   7      0.00%     58.37% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd             32194      4.24%     62.61% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     62.61% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     62.61% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     62.61% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     62.61% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     62.61% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     62.61% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     62.61% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     62.61% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     62.61% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu              44478      5.85%     68.46% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     68.46% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     68.46% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     68.46% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     68.46% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     68.46% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     68.46% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.46% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     68.46% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     68.46% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd         22008      2.90%     71.36% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.36% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.36% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt         15666      2.06%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     73.42% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead             109820     14.45%     87.86% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             19579      2.58%     90.44% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead         60091      7.90%     98.34% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite        12592      1.66%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               760177                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses                187036                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads            374065                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses       171175                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes           390739                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                       264                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.000347                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   240     90.91%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%     90.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                   11      4.17%     95.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   6      2.27%     97.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead               3      1.14%     98.48% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              4      1.52%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses               573266                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads          5902987                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses       572278                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes          848549                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded                   801282                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued                  760177                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined        437975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued              16                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined       165642                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples      4756419                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.159821                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.817253                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4500226     94.61%     94.61% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1             82761      1.74%     96.35% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2             57949      1.22%     97.57% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3             29001      0.61%     98.18% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             20247      0.43%     98.61% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             28959      0.61%     99.22% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             15649      0.33%     99.55% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             18178      0.38%     99.93% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              3449      0.07%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       4756419                       # Number of insts issued each cycle
system.cpu15.iq.rate                         0.159762                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.wrAccesses                     66617                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                         113                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads           35761                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          26006                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads             167946                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             42576                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads                303415                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                        4758178                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.quiesceCycles                     145837                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles                320588                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps              447000                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents                 2289                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles                  45000                       # Number of cycles rename is idle
system.cpu15.rename.LQFullEvents              4273373                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.ROBFullEvents                 317                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups             1850489                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts               802738                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands            969743                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles                  116716                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles                 3484                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles             4270400                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps                 522722                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups          282578                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups        1050035                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles          231                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu15.rename.skidInsts                   78156                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                    5446445                       # The number of ROB reads
system.cpu15.rob.rob_writes                   1660246                       # The number of ROB writes
system.cpu15.timesIdled                            13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu16.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu16.branchPred.BTBLookups              32564                       # Number of BTB lookups
system.cpu16.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu16.branchPred.condIncorrect             106                       # Number of conditional branches incorrect
system.cpu16.branchPred.condPredicted           57405                       # Number of conditional branches predicted
system.cpu16.branchPred.indirectHits            28421                       # Number of indirect target hits.
system.cpu16.branchPred.indirectLookups         32564                       # Number of indirect predictor lookups.
system.cpu16.branchPred.indirectMisses           4143                       # Number of indirect misses.
system.cpu16.branchPred.lookups                 57840                       # Number of BP lookups
system.cpu16.branchPred.usedRAS                   113                       # Number of times the RAS was used to get a target.
system.cpu16.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu16.cc_regfile_reads                  203015                       # number of cc regfile reads
system.cpu16.cc_regfile_writes                 263492                       # number of cc regfile writes
system.cpu16.commit.amos                            0                       # Number of atomic instructions committed
system.cpu16.commit.branchMispredicts             203                       # The number of times a branch was mispredicted
system.cpu16.commit.branches                    37019                       # Number of branches committed
system.cpu16.commit.bw_lim_events               12575                       # number cycles where commit BW limit reached
system.cpu16.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.commitSquashedInsts        436469                       # The number of squashed insts skipped by commit
system.cpu16.commit.committedInsts             232799                       # Number of instructions committed
system.cpu16.commit.committedOps               362975                       # Number of ops (including micro ops) committed
system.cpu16.commit.committed_per_cycle::samples      4698809                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.077248                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     0.678942                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0      4619884     98.32%     98.32% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1        20003      0.43%     98.75% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2         3143      0.07%     98.81% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3         3138      0.07%     98.88% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4         3561      0.08%     98.96% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5        21533      0.46%     99.41% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6           41      0.00%     99.41% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7        14931      0.32%     99.73% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        12575      0.27%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total      4698809                       # Number of insts commited each cycle
system.cpu16.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu16.commit.function_calls                 10                       # Number of function calls committed.
system.cpu16.commit.int_insts                  310104                       # Number of committed integer instructions.
system.cpu16.commit.loads                       59201                       # Number of loads committed
system.cpu16.commit.membars                         6                       # Number of memory barriers committed
system.cpu16.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu         250570     69.03%     69.03% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult          3127      0.86%     69.89% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              7      0.00%     69.90% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd         9375      2.58%     72.48% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     72.48% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     72.48% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     72.48% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMultAcc            0      0.00%     72.48% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     72.48% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMisc            0      0.00%     72.48% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     72.48% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     72.48% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     72.48% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu         12500      3.44%     75.92% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     75.92% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd         9375      2.58%     78.51% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     78.51% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     78.51% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt         6250      1.72%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAes             0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead         43560     12.00%     92.23% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite         6300      1.74%     93.96% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMemRead        15641      4.31%     98.27% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMemWrite         6266      1.73%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total          362975                       # Class of committed instruction
system.cpu16.commit.refs                        71767                       # Number of memory references committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu16.committedInsts                    232799                       # Number of Instructions Simulated
system.cpu16.committedOps                      362975                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                            20.435599                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                      20.435599                       # CPI: Total CPI of All Threads
system.cpu16.decode.BlockedCycles             4590857                       # Number of cycles decode is blocked
system.cpu16.decode.DecodedInsts               819118                       # Number of instructions handled by decode
system.cpu16.decode.IdleCycles                  37933                       # Number of cycles decode is idle
system.cpu16.decode.RunCycles                  110282                       # Number of cycles decode is running
system.cpu16.decode.SquashCycles                 3478                       # Number of cycles decode is squashing
system.cpu16.decode.UnblockCycles               12571                       # Number of cycles decode is unblocking
system.cpu16.dtb.rdAccesses                    179007                       # TLB accesses on read requests
system.cpu16.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu16.dtb.wrAccesses                     32092                       # TLB accesses on write requests
system.cpu16.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu16.fetch.Branches                     57840                       # Number of branches that fetch encountered
system.cpu16.fetch.CacheLines                   65929                       # Number of cache lines fetched
system.cpu16.fetch.Cycles                     4680871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.IcacheSquashes                  17                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu16.fetch.Insts                       663097                       # Number of instructions fetch has processed
system.cpu16.fetch.MiscStallCycles                100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.PendingTrapStallCycles          632                       # Number of stall cycles due to pending traps
system.cpu16.fetch.SquashCycles                  6956                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.branchRate                0.012158                       # Number of branch fetches per cycle
system.cpu16.fetch.icacheStallCycles            70023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.predictedBranches            28534                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.rate                      0.139383                       # Number of inst fetches per cycle
system.cpu16.fetch.rateDist::samples          4755121                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            0.205537                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.172553                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0                4586965     96.46%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                   9780      0.21%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                  16163      0.34%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                  16664      0.35%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::4                  15228      0.32%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::5                  12798      0.27%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::6                   3293      0.07%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::7                  13245      0.28%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::8                  80985      1.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total            4755121                       # Number of instructions fetched each cycle (Total)
system.cpu16.fp_regfile_reads                  199050                       # number of floating regfile reads
system.cpu16.fp_regfile_writes                 158684                       # number of floating regfile writes
system.cpu16.idleCycles                          2266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.iew.branchMispredicts                248                       # Number of branch mispredicts detected at execute
system.cpu16.iew.exec_branches                  50501                       # Number of branches executed
system.cpu16.iew.exec_nop                           0                       # number of nop insts executed
system.cpu16.iew.exec_rate                   0.161373                       # Inst execution rate
system.cpu16.iew.exec_refs                     211108                       # number of memory reference insts executed
system.cpu16.iew.exec_stores                    32092                       # Number of stores executed
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.iewBlockCycles                 53124                       # Number of cycles IEW is blocking
system.cpu16.iew.iewDispLoadInsts              167491                       # Number of dispatched load instructions
system.cpu16.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispStoreInsts              42401                       # Number of dispatched store instructions
system.cpu16.iew.iewDispatchedInsts            798955                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewExecLoadInsts              179016                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts             333                       # Number of squashed instructions skipped in execute
system.cpu16.iew.iewExecutedInsts              767713                       # Number of executed instructions
system.cpu16.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewLSQFullEvents              228626                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.iewSquashCycles                 3478                       # Number of cycles IEW is squashing
system.cpu16.iew.iewUnblockCycles              228446                       # Number of cycles IEW is unblocking
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.lsq.thread0.forwLoads          25253                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.rescheduledLoads        25253                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.squashedLoads       108289                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.squashedStores        29835                       # Number of stores squashed
system.cpu16.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu16.iew.predictedNotTakenIncorrect          243                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.wb_consumers                  725295                       # num instructions consuming a value
system.cpu16.iew.wb_count                      741839                       # cumulative count of insts written-back
system.cpu16.iew.wb_fanout                   0.763738                       # average fanout of values written-back
system.cpu16.iew.wb_producers                  553935                       # num instructions producing a value
system.cpu16.iew.wb_rate                     0.155934                       # insts written-back per cycle
system.cpu16.iew.wb_sent                       742373                       # cumulative count of insts sent to commit
system.cpu16.int_regfile_reads                1041352                       # number of integer regfile reads
system.cpu16.int_regfile_writes                495191                       # number of integer regfile writes
system.cpu16.ipc                             0.048934                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.048934                       # IPC: Total IPC of All Threads
system.cpu16.iq.FU_type_0::No_OpClass             137      0.02%      0.02% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu              432613     56.33%     56.34% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult               9732      1.27%     57.61% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   7      0.00%     57.61% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd             32112      4.18%     61.79% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     61.79% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     61.79% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     61.79% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMultAcc             0      0.00%     61.79% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     61.79% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMisc                0      0.00%     61.79% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     61.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     61.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     61.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu              44475      5.79%     67.58% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     67.58% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     67.58% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     67.58% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     67.58% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     67.58% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     67.58% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.58% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdDiv                  0      0.00%     67.58% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     67.58% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd         22038      2.87%     70.45% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.45% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.45% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt         15689      2.04%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAes                  0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAesMix               0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdPredAlu              0      0.00%     72.50% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead             109515     14.26%     86.75% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite             19509      2.54%     89.29% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMemRead         69612      9.06%     98.36% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMemWrite        12608      1.64%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total               768047                       # Type of FU issued
system.cpu16.iq.fp_alu_accesses                196541                       # Number of floating point alu accesses
system.cpu16.iq.fp_inst_queue_reads            393075                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_wakeup_accesses       171204                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_writes           389789                       # Number of floating instruction queue writes
system.cpu16.iq.fu_busy_cnt                       240                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.000312                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                   216     90.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMultAcc               0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMisc                  0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdDiv                    0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdReduceAdd              0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdReduceAlu              0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdReduceCmp              0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAes                    0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAesMix                 0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha1Hash               0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha1Hash2              0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha256Hash             0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha256Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShaSigma2              0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShaSigma3              0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdPredAlu                0      0.00%     90.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead                   11      4.58%     94.58% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite                   6      2.50%     97.08% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMemRead               3      1.25%     98.33% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMemWrite              4      1.67%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.int_alu_accesses               571609                       # Number of integer alu accesses
system.cpu16.iq.int_inst_queue_reads          5898396                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_wakeup_accesses       570635                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.int_inst_queue_writes          845144                       # Number of integer instruction queue writes
system.cpu16.iq.iqInstsAdded                   798933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqInstsIssued                  768047                       # Number of instructions issued
system.cpu16.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqSquashedInstsExamined        435971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedInstsIssued              17                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.iqSquashedOperandsExamined       163465                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.issued_per_cycle::samples      4755121                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.161520                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.816229                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0           4496677     94.56%     94.56% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1             82301      1.73%     96.30% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2             54684      1.15%     97.45% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3             35050      0.74%     98.18% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::4             20040      0.42%     98.60% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::5             29061      0.61%     99.22% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::6             15604      0.33%     99.54% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::7             21493      0.45%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::8               211      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total       4755121                       # Number of insts issued each cycle
system.cpu16.iq.rate                         0.161443                       # Inst issue rate
system.cpu16.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu16.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu16.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu16.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu16.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu16.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu16.itb.wrAccesses                     66031                       # TLB accesses on write requests
system.cpu16.itb.wrMisses                         111                       # TLB misses on write requests
system.cpu16.memDep0.conflictingLoads           29037                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores          25909                       # Number of conflicting stores.
system.cpu16.memDep0.insertedLoads             167491                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores             42401                       # Number of stores inserted to the mem dependence unit.
system.cpu16.misc_regfile_reads                312262                       # number of misc regfile reads
system.cpu16.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu16.numCycles                        4757387                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.quiesceCycles                     146628                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.rename.BlockCycles                287235                       # Number of cycles rename is blocking
system.cpu16.rename.CommittedMaps              446571                       # Number of HB maps that are committed
system.cpu16.rename.IQFullEvents                 2419                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.IdleCycles                  44576                       # Number of cycles rename is idle
system.cpu16.rename.LQFullEvents              4306366                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.ROBFullEvents                 342                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.RenameLookups             1845119                       # Number of register rename lookups that rename has made
system.cpu16.rename.RenamedInsts               800416                       # Number of instructions processed by rename
system.cpu16.rename.RenamedOperands            966790                       # Number of destination operands rename has renamed
system.cpu16.rename.RunCycles                  116172                       # Number of cycles rename is running
system.cpu16.rename.SquashCycles                 3478                       # Number of cycles rename is squashing
system.cpu16.rename.UnblockCycles             4303385                       # Number of cycles rename is unblocking
system.cpu16.rename.UndoneMaps                 520204                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.fp_rename_lookups          282056                       # Number of floating rename lookups
system.cpu16.rename.int_rename_lookups        1046595                       # Number of integer rename lookups
system.cpu16.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu16.rename.skidInsts                   77948                       # count of insts added to the skid buffer
system.cpu16.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu16.rob.rob_reads                    5443181                       # The number of ROB reads
system.cpu16.rob.rob_writes                   1655215                       # The number of ROB writes
system.cpu16.timesIdled                            14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu17.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu17.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu17.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu17.branchPred.BTBLookups              33202                       # Number of BTB lookups
system.cpu17.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu17.branchPred.condIncorrect             103                       # Number of conditional branches incorrect
system.cpu17.branchPred.condPredicted           58333                       # Number of conditional branches predicted
system.cpu17.branchPred.indirectHits            28915                       # Number of indirect target hits.
system.cpu17.branchPred.indirectLookups         33202                       # Number of indirect predictor lookups.
system.cpu17.branchPred.indirectMisses           4287                       # Number of indirect misses.
system.cpu17.branchPred.lookups                 58728                       # Number of BP lookups
system.cpu17.branchPred.usedRAS                   107                       # Number of times the RAS was used to get a target.
system.cpu17.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu17.cc_regfile_reads                  207170                       # number of cc regfile reads
system.cpu17.cc_regfile_writes                 266382                       # number of cc regfile writes
system.cpu17.commit.amos                            0                       # Number of atomic instructions committed
system.cpu17.commit.branchMispredicts             107                       # The number of times a branch was mispredicted
system.cpu17.commit.branches                    37811                       # Number of branches committed
system.cpu17.commit.bw_lim_events               12621                       # number cycles where commit BW limit reached
system.cpu17.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu17.commit.commitSquashedInsts        439168                       # The number of squashed insts skipped by commit
system.cpu17.commit.committedInsts             235571                       # Number of instructions committed
system.cpu17.commit.committedOps               367728                       # Number of ops (including micro ops) committed
system.cpu17.commit.committed_per_cycle::samples      4698727                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::mean     0.078261                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::stdev     0.683476                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::0      4618978     98.30%     98.30% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::1        20060      0.43%     98.73% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::2         3143      0.07%     98.80% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::3         3136      0.07%     98.86% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::4         3574      0.08%     98.94% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::5        21876      0.47%     99.40% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::6           43      0.00%     99.41% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::7        15296      0.33%     99.73% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::8        12621      0.27%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::total      4698727                       # Number of insts commited each cycle
system.cpu17.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu17.commit.function_calls                 10                       # Number of function calls committed.
system.cpu17.commit.int_insts                  314461                       # Number of committed integer instructions.
system.cpu17.commit.loads                       59597                       # Number of loads committed
system.cpu17.commit.membars                         6                       # Number of memory barriers committed
system.cpu17.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IntAlu         254927     69.32%     69.33% # Class of committed instruction
system.cpu17.commit.op_class_0::IntMult          3127      0.85%     70.18% # Class of committed instruction
system.cpu17.commit.op_class_0::IntDiv              7      0.00%     70.18% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatAdd         9375      2.55%     72.73% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatDiv            0      0.00%     72.73% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMisc            0      0.00%     72.73% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAdd             0      0.00%     72.73% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAlu         12500      3.40%     76.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCmp             0      0.00%     76.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCvt             0      0.00%     76.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMisc            0      0.00%     76.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMult            0      0.00%     76.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMultAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShift            0      0.00%     76.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShiftAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdDiv             0      0.00%     76.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSqrt            0      0.00%     76.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAdd         9375      2.55%     78.68% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAlu            0      0.00%     78.68% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCmp            0      0.00%     78.68% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCvt         6250      1.70%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatDiv            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMisc            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMult            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdReduceAdd            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdReduceAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdReduceCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAes             0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAesMix            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha1Hash            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha256Hash            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShaSigma2            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShaSigma3            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdPredAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu17.commit.op_class_0::MemRead         43956     11.95%     92.33% # Class of committed instruction
system.cpu17.commit.op_class_0::MemWrite         6300      1.71%     94.04% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMemRead        15641      4.25%     98.30% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMemWrite         6266      1.70%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::total          367728                       # Class of committed instruction
system.cpu17.commit.refs                        72163                       # Number of memory references committed
system.cpu17.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu17.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu17.committedInsts                    235571                       # Number of Instructions Simulated
system.cpu17.committedOps                      367728                       # Number of Ops (including micro ops) Simulated
system.cpu17.cpi                            20.191692                       # CPI: Cycles Per Instruction
system.cpu17.cpi_total                      20.191692                       # CPI: Total CPI of All Threads
system.cpu17.decode.BlockedCycles             4589953                       # Number of cycles decode is blocked
system.cpu17.decode.DecodedInsts               826744                       # Number of instructions handled by decode
system.cpu17.decode.IdleCycles                  37882                       # Number of cycles decode is idle
system.cpu17.decode.RunCycles                  111469                       # Number of cycles decode is running
system.cpu17.decode.SquashCycles                 3401                       # Number of cycles decode is squashing
system.cpu17.decode.UnblockCycles               12568                       # Number of cycles decode is unblocking
system.cpu17.dtb.rdAccesses                    170322                       # TLB accesses on read requests
system.cpu17.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu17.dtb.wrAccesses                     32203                       # TLB accesses on write requests
system.cpu17.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu17.fetch.Branches                     58728                       # Number of branches that fetch encountered
system.cpu17.fetch.CacheLines                   66313                       # Number of cache lines fetched
system.cpu17.fetch.Cycles                     4681072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu17.fetch.IcacheSquashes                  14                       # Number of outstanding Icache misses that were squashed
system.cpu17.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu17.fetch.Insts                       668607                       # Number of instructions fetch has processed
system.cpu17.fetch.MiscStallCycles                  6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu17.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.cpu17.fetch.SquashCycles                  6802                       # Number of cycles fetch has spent squashing
system.cpu17.fetch.branchRate                0.012347                       # Number of branch fetches per cycle
system.cpu17.fetch.icacheStallCycles            70721                       # Number of cycles fetch is stalled on an Icache miss
system.cpu17.fetch.predictedBranches            29022                       # Number of branches that fetch has predicted taken
system.cpu17.fetch.rate                      0.140565                       # Number of inst fetches per cycle
system.cpu17.fetch.rateDist::samples          4755273                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::mean            0.207314                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::stdev           1.177356                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::0                4585693     96.43%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::1                   9793      0.21%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::2                  16231      0.34%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::3                  16790      0.35%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::4                  15612      0.33%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::5                  12810      0.27%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::6                   3335      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::7                  13368      0.28%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::8                  81641      1.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::total            4755273                       # Number of instructions fetched each cycle (Total)
system.cpu17.fp_regfile_reads                  198923                       # number of floating regfile reads
system.cpu17.fp_regfile_writes                 158712                       # number of floating regfile writes
system.cpu17.idleCycles                          1304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu17.iew.branchMispredicts                153                       # Number of branch mispredicts detected at execute
system.cpu17.iew.exec_branches                  51401                       # Number of branches executed
system.cpu17.iew.exec_nop                           0                       # number of nop insts executed
system.cpu17.iew.exec_rate                   0.160726                       # Inst execution rate
system.cpu17.iew.exec_refs                     202533                       # number of memory reference insts executed
system.cpu17.iew.exec_stores                    32203                       # Number of stores executed
system.cpu17.iew.exec_swp                           0                       # number of swp insts executed
system.cpu17.iew.iewBlockCycles                 53716                       # Number of cycles IEW is blocking
system.cpu17.iew.iewDispLoadInsts              168474                       # Number of dispatched load instructions
system.cpu17.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu17.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu17.iew.iewDispStoreInsts              42643                       # Number of dispatched store instructions
system.cpu17.iew.iewDispatchedInsts            806337                       # Number of instructions dispatched to IQ
system.cpu17.iew.iewExecLoadInsts              170330                       # Number of load instructions executed
system.cpu17.iew.iewExecSquashedInsts             319                       # Number of squashed instructions skipped in execute
system.cpu17.iew.iewExecutedInsts              764507                       # Number of executed instructions
system.cpu17.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu17.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu17.iew.iewLSQFullEvents              271323                       # Number of times the LSQ has become full, causing a stall
system.cpu17.iew.iewSquashCycles                 3401                       # Number of cycles IEW is squashing
system.cpu17.iew.iewUnblockCycles              271131                       # Number of cycles IEW is unblocking
system.cpu17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu17.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu17.iew.lsq.thread0.forwLoads          25254                       # Number of loads that had data forwarded from stores
system.cpu17.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu17.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu17.iew.lsq.thread0.rescheduledLoads        15775                       # Number of loads that were rescheduled
system.cpu17.iew.lsq.thread0.squashedLoads       108876                       # Number of loads squashed
system.cpu17.iew.lsq.thread0.squashedStores        30077                       # Number of stores squashed
system.cpu17.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu17.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.cpu17.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu17.iew.wb_consumers                  731397                       # num instructions consuming a value
system.cpu17.iew.wb_count                      748106                       # cumulative count of insts written-back
system.cpu17.iew.wb_fanout                   0.763740                       # average fanout of values written-back
system.cpu17.iew.wb_producers                  558597                       # num instructions producing a value
system.cpu17.iew.wb_rate                     0.157278                       # insts written-back per cycle
system.cpu17.iew.wb_sent                       748636                       # cumulative count of insts sent to commit
system.cpu17.int_regfile_reads                1029571                       # number of integer regfile reads
system.cpu17.int_regfile_writes                500118                       # number of integer regfile writes
system.cpu17.ipc                             0.049525                       # IPC: Instructions Per Cycle
system.cpu17.ipc_total                       0.049525                       # IPC: Total IPC of All Threads
system.cpu17.iq.FU_type_0::No_OpClass              43      0.01%      0.01% # Type of FU issued
system.cpu17.iq.FU_type_0::IntAlu              437970     57.26%     57.27% # Type of FU issued
system.cpu17.iq.FU_type_0::IntMult               9777      1.28%     58.55% # Type of FU issued
system.cpu17.iq.FU_type_0::IntDiv                   7      0.00%     58.55% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatAdd             32212      4.21%     62.76% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCmp                 0      0.00%     62.76% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCvt                 0      0.00%     62.76% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMult                0      0.00%     62.76% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMultAcc             0      0.00%     62.76% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatDiv                 0      0.00%     62.76% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMisc                0      0.00%     62.76% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatSqrt                0      0.00%     62.76% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAdd                  0      0.00%     62.76% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAddAcc               0      0.00%     62.76% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAlu              44487      5.82%     68.58% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCmp                  0      0.00%     68.58% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCvt                  0      0.00%     68.58% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMisc                 0      0.00%     68.58% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMult                 0      0.00%     68.58% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMultAcc              0      0.00%     68.58% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShift                0      0.00%     68.58% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.58% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdDiv                  0      0.00%     68.58% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSqrt                 0      0.00%     68.58% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAdd         22012      2.88%     71.45% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.45% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.45% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCvt         15656      2.05%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAes                  0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAesMix               0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdPredAlu              0      0.00%     73.50% # Type of FU issued
system.cpu17.iq.FU_type_0::MemRead             110318     14.42%     87.93% # Type of FU issued
system.cpu17.iq.FU_type_0::MemWrite             19628      2.57%     90.49% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMemRead         60119      7.86%     98.35% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMemWrite        12601      1.65%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::total               764830                       # Type of FU issued
system.cpu17.iq.fp_alu_accesses                187094                       # Number of floating point alu accesses
system.cpu17.iq.fp_inst_queue_reads            374181                       # Number of floating instruction queue reads
system.cpu17.iq.fp_inst_queue_wakeup_accesses       171211                       # Number of floating instruction queue wakeup accesses
system.cpu17.iq.fp_inst_queue_writes           390987                       # Number of floating instruction queue writes
system.cpu17.iq.fu_busy_cnt                       275                       # FU busy when requested
system.cpu17.iq.fu_busy_rate                 0.000360                       # FU busy rate (busy events/executed inst)
system.cpu17.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntAlu                   253     92.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntMult                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntDiv                     0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatAdd                   0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCmp                   0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCvt                   0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMult                  0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMultAcc               0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatDiv                   0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMisc                  0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatSqrt                  0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAdd                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAddAcc                 0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAlu                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCmp                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCvt                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMisc                   0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMult                   0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMultAcc                0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShift                  0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShiftAcc               0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdDiv                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSqrt                   0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAdd               0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAlu               0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCmp               0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCvt               0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatDiv               0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMisc              0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMult              0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatSqrt              0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdReduceAdd              0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdReduceAlu              0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdReduceCmp              0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAes                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAesMix                 0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha1Hash               0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha1Hash2              0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha256Hash             0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha256Hash2            0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShaSigma2              0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShaSigma3              0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdPredAlu                0      0.00%     92.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemRead                    9      3.27%     95.27% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemWrite                   6      2.18%     97.45% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMemRead               3      1.09%     98.55% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMemWrite              4      1.45%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.int_alu_accesses               577968                       # Number of integer alu accesses
system.cpu17.iq.int_inst_queue_reads          5911041                       # Number of integer instruction queue reads
system.cpu17.iq.int_inst_queue_wakeup_accesses       576895                       # Number of integer instruction queue wakeup accesses
system.cpu17.iq.int_inst_queue_writes          853954                       # Number of integer instruction queue writes
system.cpu17.iq.iqInstsAdded                   806312                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu17.iq.iqInstsIssued                  764830                       # Number of instructions issued
system.cpu17.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu17.iq.iqSquashedInstsExamined        438598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu17.iq.iqSquashedInstsIssued              18                       # Number of squashed instructions issued
system.cpu17.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu17.iq.iqSquashedOperandsExamined       166873                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu17.iq.issued_per_cycle::samples      4755273                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::mean       0.160838                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::stdev      0.821394                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::0           4498895     94.61%     94.61% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::1             82035      1.73%     96.33% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::2             57979      1.22%     97.55% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::3             29123      0.61%     98.17% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::4             20118      0.42%     98.59% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::5             29352      0.62%     99.21% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::6             15616      0.33%     99.53% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::7             18700      0.39%     99.93% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::8              3455      0.07%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::total       4755273                       # Number of insts issued each cycle
system.cpu17.iq.rate                         0.160794                       # Inst issue rate
system.cpu17.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu17.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu17.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu17.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu17.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu17.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu17.itb.wrAccesses                     66323                       # TLB accesses on write requests
system.cpu17.itb.wrMisses                          19                       # TLB misses on write requests
system.cpu17.memDep0.conflictingLoads           35785                       # Number of conflicting loads.
system.cpu17.memDep0.conflictingStores          26031                       # Number of conflicting stores.
system.cpu17.memDep0.insertedLoads             168474                       # Number of loads inserted to the mem dependence unit.
system.cpu17.memDep0.insertedStores             42643                       # Number of stores inserted to the mem dependence unit.
system.cpu17.misc_regfile_reads                305512                       # number of misc regfile reads
system.cpu17.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu17.numCycles                        4756577                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.quiesceCycles                     147438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu17.rename.BlockCycles                331070                       # Number of cycles rename is blocking
system.cpu17.rename.CommittedMaps              452511                       # Number of HB maps that are committed
system.cpu17.rename.IQFullEvents                 2541                       # Number of times rename has blocked due to IQ full
system.cpu17.rename.IdleCycles                  44554                       # Number of cycles rename is idle
system.cpu17.rename.LQFullEvents              4261634                       # Number of times rename has blocked due to LQ full
system.cpu17.rename.ROBFullEvents                1079                       # Number of times rename has blocked due to ROB full
system.cpu17.rename.RenameLookups             1862243                       # Number of register rename lookups that rename has made
system.cpu17.rename.RenamedInsts               807831                       # Number of instructions processed by rename
system.cpu17.rename.RenamedOperands            976209                       # Number of destination operands rename has renamed
system.cpu17.rename.RunCycles                  117316                       # Number of cycles rename is running
system.cpu17.rename.SquashCycles                 3401                       # Number of cycles rename is squashing
system.cpu17.rename.UnblockCycles             4258700                       # Number of cycles rename is unblocking
system.cpu17.rename.UndoneMaps                 523673                       # Number of HB maps that are undone due to squashing
system.cpu17.rename.fp_rename_lookups          282732                       # Number of floating rename lookups
system.cpu17.rename.int_rename_lookups        1055679                       # Number of integer rename lookups
system.cpu17.rename.serializeStallCycles          232                       # count of cycles rename stalled for serializing inst
system.cpu17.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu17.rename.skidInsts                   78316                       # count of insts added to the skid buffer
system.cpu17.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu17.rob.rob_reads                    5450271                       # The number of ROB reads
system.cpu17.rob.rob_writes                   1670352                       # The number of ROB writes
system.cpu17.timesIdled                            12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu18.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu18.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu18.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu18.branchPred.BTBLookups              33308                       # Number of BTB lookups
system.cpu18.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu18.branchPred.condIncorrect              98                       # Number of conditional branches incorrect
system.cpu18.branchPred.condPredicted           58850                       # Number of conditional branches predicted
system.cpu18.branchPred.indirectHits            29167                       # Number of indirect target hits.
system.cpu18.branchPred.indirectLookups         33308                       # Number of indirect predictor lookups.
system.cpu18.branchPred.indirectMisses           4141                       # Number of indirect misses.
system.cpu18.branchPred.lookups                 59240                       # Number of BP lookups
system.cpu18.branchPred.usedRAS                   103                       # Number of times the RAS was used to get a target.
system.cpu18.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.cpu18.cc_regfile_reads                  209826                       # number of cc regfile reads
system.cpu18.cc_regfile_writes                 268327                       # number of cc regfile writes
system.cpu18.commit.amos                            0                       # Number of atomic instructions committed
system.cpu18.commit.branchMispredicts             196                       # The number of times a branch was mispredicted
system.cpu18.commit.branches                    38309                       # Number of branches committed
system.cpu18.commit.bw_lim_events               12577                       # number cycles where commit BW limit reached
system.cpu18.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu18.commit.commitSquashedInsts        439610                       # The number of squashed insts skipped by commit
system.cpu18.commit.committedInsts             237314                       # Number of instructions committed
system.cpu18.commit.committedOps               370716                       # Number of ops (including micro ops) committed
system.cpu18.commit.committed_per_cycle::samples      4697726                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::mean     0.078914                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::stdev     0.687703                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::0      4618434     98.31%     98.31% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::1        19080      0.41%     98.72% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::2         3141      0.07%     98.79% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::3         3138      0.07%     98.85% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::4         3255      0.07%     98.92% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::5        22184      0.47%     99.39% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::6           35      0.00%     99.39% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::7        15882      0.34%     99.73% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::8        12577      0.27%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::total      4697726                       # Number of insts commited each cycle
system.cpu18.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu18.commit.function_calls                 10                       # Number of function calls committed.
system.cpu18.commit.int_insts                  317200                       # Number of committed integer instructions.
system.cpu18.commit.loads                       59846                       # Number of loads committed
system.cpu18.commit.membars                         6                       # Number of memory barriers committed
system.cpu18.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IntAlu         257666     69.50%     69.51% # Class of committed instruction
system.cpu18.commit.op_class_0::IntMult          3127      0.84%     70.35% # Class of committed instruction
system.cpu18.commit.op_class_0::IntDiv              7      0.00%     70.35% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatAdd         9375      2.53%     72.88% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCmp            0      0.00%     72.88% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCvt            0      0.00%     72.88% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMult            0      0.00%     72.88% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMultAcc            0      0.00%     72.88% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatDiv            0      0.00%     72.88% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMisc            0      0.00%     72.88% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatSqrt            0      0.00%     72.88% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAdd             0      0.00%     72.88% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAddAcc            0      0.00%     72.88% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAlu         12500      3.37%     76.25% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCmp             0      0.00%     76.25% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCvt             0      0.00%     76.25% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMisc            0      0.00%     76.25% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMult            0      0.00%     76.25% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMultAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShift            0      0.00%     76.25% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShiftAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdDiv             0      0.00%     76.25% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSqrt            0      0.00%     76.25% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAdd         9375      2.53%     78.78% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAlu            0      0.00%     78.78% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCmp            0      0.00%     78.78% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCvt         6250      1.69%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatDiv            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMisc            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMult            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdReduceAdd            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdReduceAlu            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdReduceCmp            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAes             0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAesMix            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha1Hash            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha256Hash            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShaSigma2            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShaSigma3            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdPredAlu            0      0.00%     80.47% # Class of committed instruction
system.cpu18.commit.op_class_0::MemRead         44205     11.92%     92.39% # Class of committed instruction
system.cpu18.commit.op_class_0::MemWrite         6300      1.70%     94.09% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMemRead        15641      4.22%     98.31% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMemWrite         6266      1.69%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::total          370716                       # Class of committed instruction
system.cpu18.commit.refs                        72412                       # Number of memory references committed
system.cpu18.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu18.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu18.committedInsts                    237314                       # Number of Instructions Simulated
system.cpu18.committedOps                      370716                       # Number of Ops (including micro ops) Simulated
system.cpu18.cpi                            20.040196                       # CPI: Cycles Per Instruction
system.cpu18.cpi_total                      20.040196                       # CPI: Total CPI of All Threads
system.cpu18.decode.BlockedCycles             4588834                       # Number of cycles decode is blocked
system.cpu18.decode.DecodedInsts               830278                       # Number of instructions handled by decode
system.cpu18.decode.IdleCycles                  37766                       # Number of cycles decode is idle
system.cpu18.decode.RunCycles                  111773                       # Number of cycles decode is running
system.cpu18.decode.SquashCycles                 3495                       # Number of cycles decode is squashing
system.cpu18.decode.UnblockCycles               12567                       # Number of cycles decode is unblocking
system.cpu18.dtb.rdAccesses                    170748                       # TLB accesses on read requests
system.cpu18.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu18.dtb.wrAccesses                     32241                       # TLB accesses on write requests
system.cpu18.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu18.fetch.Branches                     59240                       # Number of branches that fetch encountered
system.cpu18.fetch.CacheLines                   65669                       # Number of cache lines fetched
system.cpu18.fetch.Cycles                     4680084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu18.fetch.IcacheSquashes                  19                       # Number of outstanding Icache misses that were squashed
system.cpu18.fetch.Insts                       670811                       # Number of instructions fetch has processed
system.cpu18.fetch.MiscStallCycles                100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu18.fetch.PendingTrapStallCycles          643                       # Number of stall cycles due to pending traps
system.cpu18.fetch.SquashCycles                  6990                       # Number of cycles fetch has spent squashing
system.cpu18.fetch.branchRate                0.012456                       # Number of branch fetches per cycle
system.cpu18.fetch.icacheStallCycles            70113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu18.fetch.predictedBranches            29270                       # Number of branches that fetch has predicted taken
system.cpu18.fetch.rate                      0.141051                       # Number of inst fetches per cycle
system.cpu18.fetch.rateDist::samples          4754435                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::mean            0.208111                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::stdev           1.179682                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::0                4584579     96.43%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::1                   9477      0.20%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::2                  16254      0.34%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::3                  16450      0.35%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::4                  16186      0.34%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::5                  12850      0.27%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::6                   3320      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::7                  13352      0.28%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::8                  81967      1.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::total            4754435                       # Number of instructions fetched each cycle (Total)
system.cpu18.fp_regfile_reads                  199520                       # number of floating regfile reads
system.cpu18.fp_regfile_writes                 159104                       # number of floating regfile writes
system.cpu18.idleCycles                          1384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu18.iew.branchMispredicts                247                       # Number of branch mispredicts detected at execute
system.cpu18.iew.exec_branches                  51927                       # Number of branches executed
system.cpu18.iew.exec_nop                           0                       # number of nop insts executed
system.cpu18.iew.exec_rate                   0.161613                       # Inst execution rate
system.cpu18.iew.exec_refs                     202998                       # number of memory reference insts executed
system.cpu18.iew.exec_stores                    32241                       # Number of stores executed
system.cpu18.iew.exec_swp                           0                       # number of swp insts executed
system.cpu18.iew.iewBlockCycles                 53653                       # Number of cycles IEW is blocking
system.cpu18.iew.iewDispLoadInsts              168846                       # Number of dispatched load instructions
system.cpu18.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu18.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu18.iew.iewDispStoreInsts              42651                       # Number of dispatched store instructions
system.cpu18.iew.iewDispatchedInsts            809828                       # Number of instructions dispatched to IQ
system.cpu18.iew.iewExecLoadInsts              170757                       # Number of load instructions executed
system.cpu18.iew.iewExecSquashedInsts             327                       # Number of squashed instructions skipped in execute
system.cpu18.iew.iewExecutedInsts              768601                       # Number of executed instructions
system.cpu18.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu18.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu18.iew.iewLSQFullEvents              256312                       # Number of times the LSQ has become full, causing a stall
system.cpu18.iew.iewSquashCycles                 3495                       # Number of cycles IEW is squashing
system.cpu18.iew.iewUnblockCycles              256115                       # Number of cycles IEW is unblocking
system.cpu18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu18.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu18.iew.lsq.thread0.forwLoads          25308                       # Number of loads that had data forwarded from stores
system.cpu18.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu18.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu18.iew.lsq.thread0.rescheduledLoads        15785                       # Number of loads that were rescheduled
system.cpu18.iew.lsq.thread0.squashedLoads       108999                       # Number of loads squashed
system.cpu18.iew.lsq.thread0.squashedStores        30085                       # Number of stores squashed
system.cpu18.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu18.iew.predictedNotTakenIncorrect          238                       # Number of branches that were predicted not taken incorrectly
system.cpu18.iew.predictedTakenIncorrect            9                       # Number of branches that were predicted taken incorrectly
system.cpu18.iew.wb_consumers                  735900                       # num instructions consuming a value
system.cpu18.iew.wb_count                      752172                       # cumulative count of insts written-back
system.cpu18.iew.wb_fanout                   0.763238                       # average fanout of values written-back
system.cpu18.iew.wb_producers                  561667                       # num instructions producing a value
system.cpu18.iew.wb_rate                     0.158158                       # insts written-back per cycle
system.cpu18.iew.wb_sent                       752734                       # cumulative count of insts sent to commit
system.cpu18.int_regfile_reads                1034189                       # number of integer regfile reads
system.cpu18.int_regfile_writes                502954                       # number of integer regfile writes
system.cpu18.ipc                             0.049900                       # IPC: Instructions Per Cycle
system.cpu18.ipc_total                       0.049900                       # IPC: Total IPC of All Threads
system.cpu18.iq.FU_type_0::No_OpClass             137      0.02%      0.02% # Type of FU issued
system.cpu18.iq.FU_type_0::IntAlu              441213     57.38%     57.40% # Type of FU issued
system.cpu18.iq.FU_type_0::IntMult               9802      1.27%     58.67% # Type of FU issued
system.cpu18.iq.FU_type_0::IntDiv                   7      0.00%     58.67% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatAdd             32246      4.19%     62.87% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCmp                 0      0.00%     62.87% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCvt                 0      0.00%     62.87% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMult                0      0.00%     62.87% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMultAcc             0      0.00%     62.87% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatDiv                 0      0.00%     62.87% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMisc                0      0.00%     62.87% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatSqrt                0      0.00%     62.87% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAdd                  0      0.00%     62.87% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAddAcc               0      0.00%     62.87% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAlu              44605      5.80%     68.67% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCmp                  0      0.00%     68.67% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCvt                  0      0.00%     68.67% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMisc                 0      0.00%     68.67% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMult                 0      0.00%     68.67% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMultAcc              0      0.00%     68.67% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShift                0      0.00%     68.67% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.67% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdDiv                  0      0.00%     68.67% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSqrt                 0      0.00%     68.67% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAdd         22084      2.87%     71.54% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.54% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.54% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCvt         15714      2.04%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMult            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAes                  0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAesMix               0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdPredAlu              0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::MemRead             110626     14.39%     87.97% # Type of FU issued
system.cpu18.iq.FU_type_0::MemWrite             19636      2.55%     90.52% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMemRead         60232      7.83%     98.36% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMemWrite        12630      1.64%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::total               768932                       # Type of FU issued
system.cpu18.iq.fp_alu_accesses                187518                       # Number of floating point alu accesses
system.cpu18.iq.fp_inst_queue_reads            375029                       # Number of floating instruction queue reads
system.cpu18.iq.fp_inst_queue_wakeup_accesses       171647                       # Number of floating instruction queue wakeup accesses
system.cpu18.iq.fp_inst_queue_writes           391639                       # Number of floating instruction queue writes
system.cpu18.iq.fu_busy_cnt                       260                       # FU busy when requested
system.cpu18.iq.fu_busy_rate                 0.000338                       # FU busy rate (busy events/executed inst)
system.cpu18.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntAlu                   236     90.77%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntMult                    0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntDiv                     0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatAdd                   0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCmp                   0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCvt                   0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMult                  0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMultAcc               0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatDiv                   0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMisc                  0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatSqrt                  0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAdd                    0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAddAcc                 0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAlu                    0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCmp                    0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCvt                    0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMisc                   0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMult                   0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMultAcc                0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShift                  0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShiftAcc               0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdDiv                    0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSqrt                   0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAdd               0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAlu               0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCmp               0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCvt               0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatDiv               0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMisc              0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMult              0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatSqrt              0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdReduceAdd              0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdReduceAlu              0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdReduceCmp              0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAes                    0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAesMix                 0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha1Hash               0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha1Hash2              0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha256Hash             0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha256Hash2            0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShaSigma2              0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShaSigma3              0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdPredAlu                0      0.00%     90.77% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemRead                   11      4.23%     95.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemWrite                   6      2.31%     97.31% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMemRead               3      1.15%     98.46% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMemWrite              4      1.54%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.int_alu_accesses               581537                       # Number of integer alu accesses
system.cpu18.iq.int_inst_queue_reads          5917543                       # Number of integer instruction queue reads
system.cpu18.iq.int_inst_queue_wakeup_accesses       580525                       # Number of integer instruction queue wakeup accesses
system.cpu18.iq.int_inst_queue_writes          857296                       # Number of integer instruction queue writes
system.cpu18.iq.iqInstsAdded                   809803                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu18.iq.iqInstsIssued                  768932                       # Number of instructions issued
system.cpu18.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu18.iq.iqSquashedInstsExamined        439101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu18.iq.iqSquashedInstsIssued              17                       # Number of squashed instructions issued
system.cpu18.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu18.iq.iqSquashedOperandsExamined       164984                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu18.iq.issued_per_cycle::samples      4754435                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::mean       0.161729                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::stdev      0.825546                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::0           4498126     94.61%     94.61% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::1             81253      1.71%     96.32% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::2             58125      1.22%     97.54% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::3             29012      0.61%     98.15% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::4             19865      0.42%     98.57% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::5             29587      0.62%     99.19% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::6             15720      0.33%     99.52% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::7             19298      0.41%     99.93% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::8              3449      0.07%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::total       4754435                       # Number of insts issued each cycle
system.cpu18.iq.rate                         0.161682                       # Inst issue rate
system.cpu18.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu18.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu18.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu18.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu18.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu18.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu18.itb.wrAccesses                     65772                       # TLB accesses on write requests
system.cpu18.itb.wrMisses                         112                       # TLB misses on write requests
system.cpu18.memDep0.conflictingLoads           35762                       # Number of conflicting loads.
system.cpu18.memDep0.conflictingStores          25918                       # Number of conflicting stores.
system.cpu18.memDep0.insertedLoads             168846                       # Number of loads inserted to the mem dependence unit.
system.cpu18.memDep0.insertedStores             42651                       # Number of stores inserted to the mem dependence unit.
system.cpu18.misc_regfile_reads                306993                       # number of misc regfile reads
system.cpu18.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu18.numCycles                        4755819                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.quiesceCycles                     148196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu18.rename.BlockCycles                317495                       # Number of cycles rename is blocking
system.cpu18.rename.CommittedMaps              456246                       # Number of HB maps that are committed
system.cpu18.rename.IQFullEvents                 1839                       # Number of times rename has blocked due to IQ full
system.cpu18.rename.IdleCycles                  44437                       # Number of cycles rename is idle
system.cpu18.rename.LQFullEvents              4274078                       # Number of times rename has blocked due to LQ full
system.cpu18.rename.ROBFullEvents                  55                       # Number of times rename has blocked due to ROB full
system.cpu18.rename.RenameLookups             1869782                       # Number of register rename lookups that rename has made
system.cpu18.rename.RenamedInsts               811283                       # Number of instructions processed by rename
system.cpu18.rename.RenamedOperands            980323                       # Number of destination operands rename has renamed
system.cpu18.rename.RunCycles                  117623                       # Number of cycles rename is running
system.cpu18.rename.SquashCycles                 3495                       # Number of cycles rename is squashing
system.cpu18.rename.UnblockCycles             4271110                       # Number of cycles rename is unblocking
system.cpu18.rename.UndoneMaps                 524052                       # Number of HB maps that are undone due to squashing
system.cpu18.rename.fp_rename_lookups          283185                       # Number of floating rename lookups
system.cpu18.rename.int_rename_lookups        1058950                       # Number of integer rename lookups
system.cpu18.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu18.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu18.rename.skidInsts                   78303                       # count of insts added to the skid buffer
system.cpu18.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu18.rob.rob_reads                    5452666                       # The number of ROB reads
system.cpu18.rob.rob_writes                   1677374                       # The number of ROB writes
system.cpu18.timesIdled                            12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu19.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu19.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu19.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu19.branchPred.BTBLookups              32525                       # Number of BTB lookups
system.cpu19.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu19.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu19.branchPred.condPredicted           57314                       # Number of conditional branches predicted
system.cpu19.branchPred.indirectHits            28398                       # Number of indirect target hits.
system.cpu19.branchPred.indirectLookups         32525                       # Number of indirect predictor lookups.
system.cpu19.branchPred.indirectMisses           4127                       # Number of indirect misses.
system.cpu19.branchPred.lookups                 57710                       # Number of BP lookups
system.cpu19.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu19.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu19.cc_regfile_reads                  202120                       # number of cc regfile reads
system.cpu19.cc_regfile_writes                 263575                       # number of cc regfile writes
system.cpu19.commit.amos                            0                       # Number of atomic instructions committed
system.cpu19.commit.branchMispredicts             210                       # The number of times a branch was mispredicted
system.cpu19.commit.branches                    36784                       # Number of branches committed
system.cpu19.commit.bw_lim_events               12569                       # number cycles where commit BW limit reached
system.cpu19.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu19.commit.commitSquashedInsts        439568                       # The number of squashed insts skipped by commit
system.cpu19.commit.committedInsts             231979                       # Number of instructions committed
system.cpu19.commit.committedOps               361570                       # Number of ops (including micro ops) committed
system.cpu19.commit.committed_per_cycle::samples      4696807                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::mean     0.076982                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::stdev     0.679545                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::0      4619269     98.35%     98.35% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::1        18844      0.40%     98.75% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::2         3143      0.07%     98.82% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::3         3140      0.07%     98.88% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::4         3177      0.07%     98.95% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::5        21428      0.46%     99.41% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::6           39      0.00%     99.41% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::7        15198      0.32%     99.73% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::8        12569      0.27%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::total      4696807                       # Number of insts commited each cycle
system.cpu19.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu19.commit.function_calls                 10                       # Number of function calls committed.
system.cpu19.commit.int_insts                  308816                       # Number of committed integer instructions.
system.cpu19.commit.loads                       59084                       # Number of loads committed
system.cpu19.commit.membars                         6                       # Number of memory barriers committed
system.cpu19.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IntAlu         249282     68.94%     68.95% # Class of committed instruction
system.cpu19.commit.op_class_0::IntMult          3127      0.86%     69.81% # Class of committed instruction
system.cpu19.commit.op_class_0::IntDiv              7      0.00%     69.81% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatAdd         9375      2.59%     72.41% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCmp            0      0.00%     72.41% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCvt            0      0.00%     72.41% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMult            0      0.00%     72.41% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMultAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatDiv            0      0.00%     72.41% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMisc            0      0.00%     72.41% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatSqrt            0      0.00%     72.41% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAdd             0      0.00%     72.41% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAddAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAlu         12500      3.46%     75.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCmp             0      0.00%     75.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCvt             0      0.00%     75.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMisc            0      0.00%     75.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMult            0      0.00%     75.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMultAcc            0      0.00%     75.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShift            0      0.00%     75.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShiftAcc            0      0.00%     75.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdDiv             0      0.00%     75.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSqrt            0      0.00%     75.86% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAdd         9375      2.59%     78.46% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAlu            0      0.00%     78.46% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCmp            0      0.00%     78.46% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCvt         6250      1.73%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatDiv            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMisc            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMult            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdReduceAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdReduceAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdReduceCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAes             0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAesMix            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha1Hash            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha256Hash            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShaSigma2            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShaSigma3            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdPredAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu19.commit.op_class_0::MemRead         43443     12.02%     92.20% # Class of committed instruction
system.cpu19.commit.op_class_0::MemWrite         6300      1.74%     93.94% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMemRead        15641      4.33%     98.27% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMemWrite         6266      1.73%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::total          361570                       # Class of committed instruction
system.cpu19.commit.refs                        71650                       # Number of memory references committed
system.cpu19.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu19.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu19.committedInsts                    231979                       # Number of Instructions Simulated
system.cpu19.committedOps                      361570                       # Number of Ops (including micro ops) Simulated
system.cpu19.cpi                            20.498420                       # CPI: Cycles Per Instruction
system.cpu19.cpi_total                      20.498420                       # CPI: Total CPI of All Threads
system.cpu19.decode.BlockedCycles             4589739                       # Number of cycles decode is blocked
system.cpu19.decode.DecodedInsts               821045                       # Number of instructions handled by decode
system.cpu19.decode.IdleCycles                  37518                       # Number of cycles decode is idle
system.cpu19.decode.RunCycles                  110165                       # Number of cycles decode is running
system.cpu19.decode.SquashCycles                 3507                       # Number of cycles decode is squashing
system.cpu19.decode.UnblockCycles               12573                       # Number of cycles decode is unblocking
system.cpu19.dtb.rdAccesses                    169988                       # TLB accesses on read requests
system.cpu19.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu19.dtb.wrAccesses                     32211                       # TLB accesses on write requests
system.cpu19.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu19.fetch.Branches                     57710                       # Number of branches that fetch encountered
system.cpu19.fetch.CacheLines                   65502                       # Number of cache lines fetched
system.cpu19.fetch.Cycles                     4679485                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu19.fetch.IcacheSquashes                  15                       # Number of outstanding Icache misses that were squashed
system.cpu19.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu19.fetch.Insts                       665428                       # Number of instructions fetch has processed
system.cpu19.fetch.MiscStallCycles                111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu19.fetch.PendingTrapStallCycles          691                       # Number of stall cycles due to pending traps
system.cpu19.fetch.SquashCycles                  7014                       # Number of cycles fetch has spent squashing
system.cpu19.fetch.branchRate                0.012136                       # Number of branch fetches per cycle
system.cpu19.fetch.icacheStallCycles            69691                       # Number of cycles fetch is stalled on an Icache miss
system.cpu19.fetch.predictedBranches            28504                       # Number of branches that fetch has predicted taken
system.cpu19.fetch.rate                      0.139937                       # Number of inst fetches per cycle
system.cpu19.fetch.rateDist::samples          4753502                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::mean            0.206212                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::stdev           1.174688                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::0                4585263     96.46%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::1                   9395      0.20%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::2                  16257      0.34%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::3                  16366      0.34%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::4                  15504      0.33%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::5                  12851      0.27%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::6                   3316      0.07%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::7                  13345      0.28%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::8                  81205      1.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::total            4753502                       # Number of instructions fetched each cycle (Total)
system.cpu19.fp_regfile_reads                  199535                       # number of floating regfile reads
system.cpu19.fp_regfile_writes                 159132                       # number of floating regfile writes
system.cpu19.idleCycles                          1701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu19.iew.branchMispredicts                254                       # Number of branch mispredicts detected at execute
system.cpu19.iew.exec_branches                  50381                       # Number of branches executed
system.cpu19.iew.exec_nop                           0                       # number of nop insts executed
system.cpu19.iew.exec_rate                   0.159668                       # Inst execution rate
system.cpu19.iew.exec_refs                     202208                       # number of memory reference insts executed
system.cpu19.iew.exec_stores                    32211                       # Number of stores executed
system.cpu19.iew.exec_swp                           0                       # number of swp insts executed
system.cpu19.iew.iewBlockCycles                 53701                       # Number of cycles IEW is blocking
system.cpu19.iew.iewDispLoadInsts              168080                       # Number of dispatched load instructions
system.cpu19.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu19.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu19.iew.iewDispStoreInsts              42637                       # Number of dispatched store instructions
system.cpu19.iew.iewDispatchedInsts            800594                       # Number of instructions dispatched to IQ
system.cpu19.iew.iewExecLoadInsts              169997                       # Number of load instructions executed
system.cpu19.iew.iewExecSquashedInsts             315                       # Number of squashed instructions skipped in execute
system.cpu19.iew.iewExecutedInsts              759255                       # Number of executed instructions
system.cpu19.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu19.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu19.iew.iewLSQFullEvents              251292                       # Number of times the LSQ has become full, causing a stall
system.cpu19.iew.iewSquashCycles                 3507                       # Number of cycles IEW is squashing
system.cpu19.iew.iewUnblockCycles              251089                       # Number of cycles IEW is unblocking
system.cpu19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu19.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu19.iew.lsq.thread0.forwLoads          25309                       # Number of loads that had data forwarded from stores
system.cpu19.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu19.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu19.iew.lsq.thread0.rescheduledLoads        15791                       # Number of loads that were rescheduled
system.cpu19.iew.lsq.thread0.squashedLoads       108995                       # Number of loads squashed
system.cpu19.iew.lsq.thread0.squashedStores        30071                       # Number of stores squashed
system.cpu19.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu19.iew.predictedNotTakenIncorrect          250                       # Number of branches that were predicted not taken incorrectly
system.cpu19.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu19.iew.wb_consumers                  726598                       # num instructions consuming a value
system.cpu19.iew.wb_count                      742830                       # cumulative count of insts written-back
system.cpu19.iew.wb_fanout                   0.763377                       # average fanout of values written-back
system.cpu19.iew.wb_producers                  554668                       # num instructions producing a value
system.cpu19.iew.wb_rate                     0.156214                       # insts written-back per cycle
system.cpu19.iew.wb_sent                       743378                       # cumulative count of insts sent to commit
system.cpu19.int_regfile_reads                1024579                       # number of integer regfile reads
system.cpu19.int_regfile_writes                495912                       # number of integer regfile writes
system.cpu19.ipc                             0.048784                       # IPC: Instructions Per Cycle
system.cpu19.ipc_total                       0.048784                       # IPC: Total IPC of All Threads
system.cpu19.iq.FU_type_0::No_OpClass             148      0.02%      0.02% # Type of FU issued
system.cpu19.iq.FU_type_0::IntAlu              432637     56.96%     56.98% # Type of FU issued
system.cpu19.iq.FU_type_0::IntMult               9789      1.29%     58.27% # Type of FU issued
system.cpu19.iq.FU_type_0::IntDiv                   7      0.00%     58.27% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatAdd             32248      4.25%     62.51% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCmp                 0      0.00%     62.51% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCvt                 0      0.00%     62.51% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMult                0      0.00%     62.51% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMultAcc             0      0.00%     62.51% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatDiv                 0      0.00%     62.51% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMisc                0      0.00%     62.51% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatSqrt                0      0.00%     62.51% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAdd                  0      0.00%     62.51% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAddAcc               0      0.00%     62.51% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAlu              44610      5.87%     68.39% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCmp                  0      0.00%     68.39% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCvt                  0      0.00%     68.39% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMisc                 0      0.00%     68.39% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMult                 0      0.00%     68.39% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMultAcc              0      0.00%     68.39% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShift                0      0.00%     68.39% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.39% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdDiv                  0      0.00%     68.39% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSqrt                 0      0.00%     68.39% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAdd         22086      2.91%     71.29% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.29% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.29% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCvt         15710      2.07%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMult            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAes                  0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAesMix               0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdPredAlu              0      0.00%     73.36% # Type of FU issued
system.cpu19.iq.FU_type_0::MemRead             109841     14.46%     87.82% # Type of FU issued
system.cpu19.iq.FU_type_0::MemWrite             19598      2.58%     90.40% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMemRead         60260      7.93%     98.34% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMemWrite        12637      1.66%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::total               759571                       # Type of FU issued
system.cpu19.iq.fp_alu_accesses                187558                       # Number of floating point alu accesses
system.cpu19.iq.fp_inst_queue_reads            375109                       # Number of floating instruction queue reads
system.cpu19.iq.fp_inst_queue_wakeup_accesses       171668                       # Number of floating instruction queue wakeup accesses
system.cpu19.iq.fp_inst_queue_writes           391675                       # Number of floating instruction queue writes
system.cpu19.iq.fu_busy_cnt                       255                       # FU busy when requested
system.cpu19.iq.fu_busy_rate                 0.000336                       # FU busy rate (busy events/executed inst)
system.cpu19.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntAlu                   232     90.98%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntMult                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntDiv                     0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatAdd                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCmp                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCvt                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMult                  0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMultAcc               0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatDiv                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMisc                  0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatSqrt                  0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAdd                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAddAcc                 0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAlu                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCmp                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCvt                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMisc                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMult                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMultAcc                0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShift                  0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShiftAcc               0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdDiv                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSqrt                   0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAdd               0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAlu               0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCmp               0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCvt               0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatDiv               0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMisc              0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMult              0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatSqrt              0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdReduceAdd              0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdReduceAlu              0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdReduceCmp              0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAes                    0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAesMix                 0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha1Hash               0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha1Hash2              0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha256Hash             0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha256Hash2            0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShaSigma2              0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShaSigma3              0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdPredAlu                0      0.00%     90.98% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemRead                   11      4.31%     95.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemWrite                   5      1.96%     97.25% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMemRead               3      1.18%     98.43% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMemWrite              4      1.57%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.int_alu_accesses               572120                       # Number of integer alu accesses
system.cpu19.iq.int_inst_queue_reads          5897799                       # Number of integer instruction queue reads
system.cpu19.iq.int_inst_queue_wakeup_accesses       571162                       # Number of integer instruction queue wakeup accesses
system.cpu19.iq.int_inst_queue_writes          847939                       # Number of integer instruction queue writes
system.cpu19.iq.iqInstsAdded                   800569                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu19.iq.iqInstsIssued                  759571                       # Number of instructions issued
system.cpu19.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu19.iq.iqSquashedInstsExamined        439014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu19.iq.iqSquashedInstsIssued              10                       # Number of squashed instructions issued
system.cpu19.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu19.iq.iqSquashedOperandsExamined       165321                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu19.iq.issued_per_cycle::samples      4753502                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::mean       0.159792                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::stdev      0.818811                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::0           4498867     94.64%     94.64% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::1             81165      1.71%     96.35% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::2             58067      1.22%     97.57% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::3             29135      0.61%     98.19% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::4             19698      0.41%     98.60% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::5             28822      0.61%     99.21% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::6             15705      0.33%     99.54% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::7             18609      0.39%     99.93% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::8              3434      0.07%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::total       4753502                       # Number of insts issued each cycle
system.cpu19.iq.rate                         0.159735                       # Inst issue rate
system.cpu19.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu19.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu19.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu19.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu19.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu19.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu19.itb.wrAccesses                     65615                       # TLB accesses on write requests
system.cpu19.itb.wrMisses                         122                       # TLB misses on write requests
system.cpu19.memDep0.conflictingLoads           35811                       # Number of conflicting loads.
system.cpu19.memDep0.conflictingStores          26055                       # Number of conflicting stores.
system.cpu19.memDep0.insertedLoads             168080                       # Number of loads inserted to the mem dependence unit.
system.cpu19.memDep0.insertedStores             42637                       # Number of stores inserted to the mem dependence unit.
system.cpu19.misc_regfile_reads                303127                       # number of misc regfile reads
system.cpu19.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu19.numCycles                        4755203                       # number of cpu cycles simulated
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.quiesceCycles                     148812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu19.rename.BlockCycles                310153                       # Number of cycles rename is blocking
system.cpu19.rename.CommittedMaps              444810                       # Number of HB maps that are committed
system.cpu19.rename.IQFullEvents                 1984                       # Number of times rename has blocked due to IQ full
system.cpu19.rename.IdleCycles                  44194                       # Number of cycles rename is idle
system.cpu19.rename.LQFullEvents              4282391                       # Number of times rename has blocked due to LQ full
system.cpu19.rename.ROBFullEvents                 460                       # Number of times rename has blocked due to ROB full
system.cpu19.rename.RenameLookups             1849059                       # Number of register rename lookups that rename has made
system.cpu19.rename.RenamedInsts               802060                       # Number of instructions processed by rename
system.cpu19.rename.RenamedOperands            968768                       # Number of destination operands rename has renamed
system.cpu19.rename.RunCycles                  116022                       # Number of cycles rename is running
system.cpu19.rename.SquashCycles                 3507                       # Number of cycles rename is squashing
system.cpu19.rename.UnblockCycles             4279406                       # Number of cycles rename is unblocking
system.cpu19.rename.UndoneMaps                 523937                       # Number of HB maps that are undone due to squashing
system.cpu19.rename.fp_rename_lookups          283218                       # Number of floating rename lookups
system.cpu19.rename.int_rename_lookups        1049669                       # Number of integer rename lookups
system.cpu19.rename.serializeStallCycles          220                       # count of cycles rename stalled for serializing inst
system.cpu19.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu19.rename.skidInsts                   78294                       # count of insts added to the skid buffer
system.cpu19.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu19.rob.rob_reads                    5442593                       # The number of ROB reads
system.cpu19.rob.rob_writes                   1658984                       # The number of ROB writes
system.cpu19.timesIdled                            12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu20.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu20.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu20.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu20.branchPred.BTBLookups              31510                       # Number of BTB lookups
system.cpu20.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu20.branchPred.condIncorrect             104                       # Number of conditional branches incorrect
system.cpu20.branchPred.condPredicted           57449                       # Number of conditional branches predicted
system.cpu20.branchPred.indirectHits            28449                       # Number of indirect target hits.
system.cpu20.branchPred.indirectLookups         31510                       # Number of indirect predictor lookups.
system.cpu20.branchPred.indirectMisses           3061                       # Number of indirect misses.
system.cpu20.branchPred.lookups                 57865                       # Number of BP lookups
system.cpu20.branchPred.usedRAS                   107                       # Number of times the RAS was used to get a target.
system.cpu20.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu20.cc_regfile_reads                  202641                       # number of cc regfile reads
system.cpu20.cc_regfile_writes                 264022                       # number of cc regfile writes
system.cpu20.commit.amos                            0                       # Number of atomic instructions committed
system.cpu20.commit.branchMispredicts             212                       # The number of times a branch was mispredicted
system.cpu20.commit.branches                    36859                       # Number of branches committed
system.cpu20.commit.bw_lim_events               12576                       # number cycles where commit BW limit reached
system.cpu20.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu20.commit.commitSquashedInsts        440125                       # The number of squashed insts skipped by commit
system.cpu20.commit.committedInsts             232242                       # Number of instructions committed
system.cpu20.commit.committedOps               362021                       # Number of ops (including micro ops) committed
system.cpu20.commit.committed_per_cycle::samples      4696288                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::mean     0.077087                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::stdev     0.680774                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::0      4619153     98.36%     98.36% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::1        18371      0.39%     98.75% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::2         3141      0.07%     98.82% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::3         3140      0.07%     98.88% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::4         3019      0.06%     98.95% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::5        21458      0.46%     99.40% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::6           36      0.00%     99.40% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::7        15394      0.33%     99.73% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::8        12576      0.27%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::total      4696288                       # Number of insts commited each cycle
system.cpu20.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu20.commit.function_calls                 10                       # Number of function calls committed.
system.cpu20.commit.int_insts                  309229                       # Number of committed integer instructions.
system.cpu20.commit.loads                       59121                       # Number of loads committed
system.cpu20.commit.membars                         6                       # Number of memory barriers committed
system.cpu20.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IntAlu         249696     68.97%     68.97% # Class of committed instruction
system.cpu20.commit.op_class_0::IntMult          3127      0.86%     69.84% # Class of committed instruction
system.cpu20.commit.op_class_0::IntDiv              7      0.00%     69.84% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatAdd         9375      2.59%     72.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCmp            0      0.00%     72.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCvt            0      0.00%     72.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMult            0      0.00%     72.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMultAcc            0      0.00%     72.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatDiv            0      0.00%     72.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMisc            0      0.00%     72.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatSqrt            0      0.00%     72.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAdd             0      0.00%     72.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAddAcc            0      0.00%     72.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAlu         12500      3.45%     75.88% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCmp             0      0.00%     75.88% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCvt             0      0.00%     75.88% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMisc            0      0.00%     75.88% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMult            0      0.00%     75.88% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMultAcc            0      0.00%     75.88% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShift            0      0.00%     75.88% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShiftAcc            0      0.00%     75.88% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdDiv             0      0.00%     75.88% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSqrt            0      0.00%     75.88% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAdd         9375      2.59%     78.47% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAlu            0      0.00%     78.47% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCmp            0      0.00%     78.47% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCvt         6250      1.73%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatDiv            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMisc            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMult            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdReduceAdd            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdReduceAlu            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdReduceCmp            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAes             0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAesMix            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha1Hash            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha256Hash            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShaSigma2            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShaSigma3            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdPredAlu            0      0.00%     80.20% # Class of committed instruction
system.cpu20.commit.op_class_0::MemRead         43480     12.01%     92.21% # Class of committed instruction
system.cpu20.commit.op_class_0::MemWrite         6300      1.74%     93.95% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMemRead        15641      4.32%     98.27% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMemWrite         6266      1.73%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::total          362021                       # Class of committed instruction
system.cpu20.commit.refs                        71687                       # Number of memory references committed
system.cpu20.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu20.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu20.committedInsts                    232242                       # Number of Instructions Simulated
system.cpu20.committedOps                      362021                       # Number of Ops (including micro ops) Simulated
system.cpu20.cpi                            20.471680                       # CPI: Cycles Per Instruction
system.cpu20.cpi_total                      20.471680                       # CPI: Total CPI of All Threads
system.cpu20.decode.BlockedCycles             4589470                       # Number of cycles decode is blocked
system.cpu20.decode.DecodedInsts               822265                       # Number of instructions handled by decode
system.cpu20.decode.IdleCycles                  37339                       # Number of cycles decode is idle
system.cpu20.decode.RunCycles                  110182                       # Number of cycles decode is running
system.cpu20.decode.SquashCycles                 3513                       # Number of cycles decode is squashing
system.cpu20.decode.UnblockCycles               12576                       # Number of cycles decode is unblocking
system.cpu20.dtb.rdAccesses                    170092                       # TLB accesses on read requests
system.cpu20.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu20.dtb.wrAccesses                     32226                       # TLB accesses on write requests
system.cpu20.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu20.fetch.Branches                     57865                       # Number of branches that fetch encountered
system.cpu20.fetch.CacheLines                   65253                       # Number of cache lines fetched
system.cpu20.fetch.Cycles                     4679170                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu20.fetch.IcacheSquashes                  22                       # Number of outstanding Icache misses that were squashed
system.cpu20.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu20.fetch.Insts                       666276                       # Number of instructions fetch has processed
system.cpu20.fetch.MiscStallCycles                111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu20.fetch.PendingTrapStallCycles          686                       # Number of stall cycles due to pending traps
system.cpu20.fetch.SquashCycles                  7026                       # Number of cycles fetch has spent squashing
system.cpu20.fetch.branchRate                0.012171                       # Number of branch fetches per cycle
system.cpu20.fetch.icacheStallCycles            69599                       # Number of cycles fetch is stalled on an Icache miss
system.cpu20.fetch.predictedBranches            28556                       # Number of branches that fetch has predicted taken
system.cpu20.fetch.rate                      0.140139                       # Number of inst fetches per cycle
system.cpu20.fetch.rateDist::samples          4753080                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::mean            0.206530                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::stdev           1.175670                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::0                4584773     96.46%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::1                   9242      0.19%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::2                  16265      0.34%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::3                  16221      0.34%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::4                  15711      0.33%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::5                  12854      0.27%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::6                   3321      0.07%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::7                  13365      0.28%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::8                  81328      1.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::total            4753080                       # Number of instructions fetched each cycle (Total)
system.cpu20.fp_regfile_reads                  199405                       # number of floating regfile reads
system.cpu20.fp_regfile_writes                 159075                       # number of floating regfile writes
system.cpu20.idleCycles                          1304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu20.iew.branchMispredicts                267                       # Number of branch mispredicts detected at execute
system.cpu20.iew.exec_branches                  50507                       # Number of branches executed
system.cpu20.iew.exec_nop                           0                       # number of nop insts executed
system.cpu20.iew.exec_rate                   0.159883                       # Inst execution rate
system.cpu20.iew.exec_refs                     202327                       # number of memory reference insts executed
system.cpu20.iew.exec_stores                    32226                       # Number of stores executed
system.cpu20.iew.exec_swp                           0                       # number of swp insts executed
system.cpu20.iew.iewBlockCycles                 53617                       # Number of cycles IEW is blocking
system.cpu20.iew.iewDispLoadInsts              168227                       # Number of dispatched load instructions
system.cpu20.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu20.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu20.iew.iewDispStoreInsts              42690                       # Number of dispatched store instructions
system.cpu20.iew.iewDispatchedInsts            801681                       # Number of instructions dispatched to IQ
system.cpu20.iew.iewExecLoadInsts              170101                       # Number of load instructions executed
system.cpu20.iew.iewExecSquashedInsts             349                       # Number of squashed instructions skipped in execute
system.cpu20.iew.iewExecutedInsts              760145                       # Number of executed instructions
system.cpu20.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu20.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu20.iew.iewLSQFullEvents              259384                       # Number of times the LSQ has become full, causing a stall
system.cpu20.iew.iewSquashCycles                 3513                       # Number of cycles IEW is squashing
system.cpu20.iew.iewUnblockCycles              259179                       # Number of cycles IEW is unblocking
system.cpu20.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu20.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu20.iew.lsq.thread0.forwLoads          25295                       # Number of loads that had data forwarded from stores
system.cpu20.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu20.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu20.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu20.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu20.iew.lsq.thread0.rescheduledLoads        15789                       # Number of loads that were rescheduled
system.cpu20.iew.lsq.thread0.squashedLoads       109104                       # Number of loads squashed
system.cpu20.iew.lsq.thread0.squashedStores        30124                       # Number of stores squashed
system.cpu20.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu20.iew.predictedNotTakenIncorrect          261                       # Number of branches that were predicted not taken incorrectly
system.cpu20.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly
system.cpu20.iew.wb_consumers                  727595                       # num instructions consuming a value
system.cpu20.iew.wb_count                      743668                       # cumulative count of insts written-back
system.cpu20.iew.wb_fanout                   0.763161                       # average fanout of values written-back
system.cpu20.iew.wb_producers                  555272                       # num instructions producing a value
system.cpu20.iew.wb_rate                     0.156417                       # insts written-back per cycle
system.cpu20.iew.wb_sent                       744260                       # cumulative count of insts sent to commit
system.cpu20.int_regfile_reads                1025802                       # number of integer regfile reads
system.cpu20.int_regfile_writes                496667                       # number of integer regfile writes
system.cpu20.ipc                             0.048848                       # IPC: Instructions Per Cycle
system.cpu20.ipc_total                       0.048848                       # IPC: Total IPC of All Threads
system.cpu20.iq.FU_type_0::No_OpClass             148      0.02%      0.02% # Type of FU issued
system.cpu20.iq.FU_type_0::IntAlu              433452     57.00%     57.02% # Type of FU issued
system.cpu20.iq.FU_type_0::IntMult               9809      1.29%     58.31% # Type of FU issued
system.cpu20.iq.FU_type_0::IntDiv                   7      0.00%     58.31% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatAdd             32263      4.24%     62.55% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCmp                 0      0.00%     62.55% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCvt                 0      0.00%     62.55% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMult                0      0.00%     62.55% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMultAcc             0      0.00%     62.55% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatDiv                 0      0.00%     62.55% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMisc                0      0.00%     62.55% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatSqrt                0      0.00%     62.55% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAdd                  0      0.00%     62.55% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAddAcc               0      0.00%     62.55% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAlu              44597      5.86%     68.41% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCmp                  0      0.00%     68.41% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCvt                  0      0.00%     68.41% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMisc                 0      0.00%     68.41% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMult                 0      0.00%     68.41% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMultAcc              0      0.00%     68.41% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShift                0      0.00%     68.41% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.41% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdDiv                  0      0.00%     68.41% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSqrt                 0      0.00%     68.41% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAdd         22062      2.90%     71.31% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.31% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.31% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCvt         15700      2.06%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMult            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAes                  0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAesMix               0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdPredAlu              0      0.00%     73.38% # Type of FU issued
system.cpu20.iq.FU_type_0::MemRead             109964     14.46%     87.84% # Type of FU issued
system.cpu20.iq.FU_type_0::MemWrite             19627      2.58%     90.42% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMemRead         60245      7.92%     98.34% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMemWrite        12625      1.66%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::total               760499                       # Type of FU issued
system.cpu20.iq.fp_alu_accesses                187499                       # Number of floating point alu accesses
system.cpu20.iq.fp_inst_queue_reads            374991                       # Number of floating instruction queue reads
system.cpu20.iq.fp_inst_queue_wakeup_accesses       171601                       # Number of floating instruction queue wakeup accesses
system.cpu20.iq.fp_inst_queue_writes           391833                       # Number of floating instruction queue writes
system.cpu20.iq.fu_busy_cnt                       265                       # FU busy when requested
system.cpu20.iq.fu_busy_rate                 0.000348                       # FU busy rate (busy events/executed inst)
system.cpu20.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntAlu                   241     90.94%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntMult                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntDiv                     0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatAdd                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCmp                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCvt                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMult                  0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMultAcc               0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatDiv                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMisc                  0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatSqrt                  0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAdd                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAddAcc                 0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAlu                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCmp                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCvt                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMisc                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMult                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMultAcc                0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShift                  0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShiftAcc               0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdDiv                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSqrt                   0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAdd               0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAlu               0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCmp               0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCvt               0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatDiv               0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMisc              0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMult              0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatSqrt              0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdReduceAdd              0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdReduceAlu              0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdReduceCmp              0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAes                    0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAesMix                 0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha1Hash               0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha1Hash2              0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha256Hash             0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha256Hash2            0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShaSigma2              0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShaSigma3              0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdPredAlu                0      0.00%     90.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemRead                   11      4.15%     95.09% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemWrite                   6      2.26%     97.36% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMemRead               3      1.13%     98.49% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMemWrite              4      1.51%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.int_alu_accesses               573117                       # Number of integer alu accesses
system.cpu20.iq.int_inst_queue_reads          5899364                       # Number of integer instruction queue reads
system.cpu20.iq.int_inst_queue_wakeup_accesses       572067                       # Number of integer instruction queue wakeup accesses
system.cpu20.iq.int_inst_queue_writes          849500                       # Number of integer instruction queue writes
system.cpu20.iq.iqInstsAdded                   801656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu20.iq.iqInstsIssued                  760499                       # Number of instructions issued
system.cpu20.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu20.iq.iqSquashedInstsExamined        439646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu20.iq.iqSquashedInstsIssued              17                       # Number of squashed instructions issued
system.cpu20.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu20.iq.iqSquashedOperandsExamined       165919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu20.iq.issued_per_cycle::samples      4753080                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::mean       0.160001                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::stdev      0.820156                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::0           4498747     94.65%     94.65% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::1             80769      1.70%     96.35% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::2             58004      1.22%     97.57% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::3             29063      0.61%     98.18% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::4             19631      0.41%     98.59% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::5             28895      0.61%     99.20% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::6             15707      0.33%     99.53% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::7             18820      0.40%     99.93% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::8              3444      0.07%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::total       4753080                       # Number of insts issued each cycle
system.cpu20.iq.rate                         0.159957                       # Inst issue rate
system.cpu20.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu20.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu20.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu20.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu20.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu20.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu20.itb.wrAccesses                     65365                       # TLB accesses on write requests
system.cpu20.itb.wrMisses                         121                       # TLB misses on write requests
system.cpu20.memDep0.conflictingLoads           35780                       # Number of conflicting loads.
system.cpu20.memDep0.conflictingStores          25941                       # Number of conflicting stores.
system.cpu20.memDep0.insertedLoads             168227                       # Number of loads inserted to the mem dependence unit.
system.cpu20.memDep0.insertedStores             42690                       # Number of stores inserted to the mem dependence unit.
system.cpu20.misc_regfile_reads                303485                       # number of misc regfile reads
system.cpu20.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu20.numCycles                        4754384                       # number of cpu cycles simulated
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.quiesceCycles                     149631                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu20.rename.BlockCycles                320010                       # Number of cycles rename is blocking
system.cpu20.rename.CommittedMaps              445375                       # Number of HB maps that are committed
system.cpu20.rename.IQFullEvents                 1834                       # Number of times rename has blocked due to IQ full
system.cpu20.rename.IdleCycles                  44019                       # Number of cycles rename is idle
system.cpu20.rename.LQFullEvents              4272195                       # Number of times rename has blocked due to LQ full
system.cpu20.rename.ROBFullEvents                  67                       # Number of times rename has blocked due to ROB full
system.cpu20.rename.RenameLookups             1851564                       # Number of register rename lookups that rename has made
system.cpu20.rename.RenamedInsts               803203                       # Number of instructions processed by rename
system.cpu20.rename.RenamedOperands            970115                       # Number of destination operands rename has renamed
system.cpu20.rename.RunCycles                  116028                       # Number of cycles rename is running
system.cpu20.rename.SquashCycles                 3513                       # Number of cycles rename is squashing
system.cpu20.rename.UnblockCycles             4269235                       # Number of cycles rename is unblocking
system.cpu20.rename.UndoneMaps                 524716                       # Number of HB maps that are undone due to squashing
system.cpu20.rename.fp_rename_lookups          283293                       # Number of floating rename lookups
system.cpu20.rename.int_rename_lookups        1051148                       # Number of integer rename lookups
system.cpu20.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu20.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu20.rename.skidInsts                   78382                       # count of insts added to the skid buffer
system.cpu20.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu20.rob.rob_reads                    5443023                       # The number of ROB reads
system.cpu20.rob.rob_writes                   1661101                       # The number of ROB writes
system.cpu20.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu21.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu21.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu21.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu21.branchPred.BTBLookups              31826                       # Number of BTB lookups
system.cpu21.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu21.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu21.branchPred.condPredicted           55822                       # Number of conditional branches predicted
system.cpu21.branchPred.indirectHits            27661                       # Number of indirect target hits.
system.cpu21.branchPred.indirectLookups         31826                       # Number of indirect predictor lookups.
system.cpu21.branchPred.indirectMisses           4165                       # Number of indirect misses.
system.cpu21.branchPred.lookups                 56211                       # Number of BP lookups
system.cpu21.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu21.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu21.cc_regfile_reads                  194389                       # number of cc regfile reads
system.cpu21.cc_regfile_writes                 259218                       # number of cc regfile writes
system.cpu21.commit.amos                            0                       # Number of atomic instructions committed
system.cpu21.commit.branchMispredicts             105                       # The number of times a branch was mispredicted
system.cpu21.commit.branches                    35211                       # Number of branches committed
system.cpu21.commit.bw_lim_events               12613                       # number cycles where commit BW limit reached
system.cpu21.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu21.commit.commitSquashedInsts        440742                       # The number of squashed insts skipped by commit
system.cpu21.commit.committedInsts             226474                       # Number of instructions committed
system.cpu21.commit.committedOps               352133                       # Number of ops (including micro ops) committed
system.cpu21.commit.committed_per_cycle::samples      4695206                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::mean     0.074998                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::stdev     0.671783                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::0      4619857     98.40%     98.40% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::1        18248      0.39%     98.78% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::2         3143      0.07%     98.85% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::3         3140      0.07%     98.92% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::4         2975      0.06%     98.98% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::5        20597      0.44%     99.42% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::6           41      0.00%     99.42% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::7        14592      0.31%     99.73% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::8        12613      0.27%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::total      4695206                       # Number of insts commited each cycle
system.cpu21.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu21.commit.function_calls                 10                       # Number of function calls committed.
system.cpu21.commit.int_insts                  300165                       # Number of committed integer instructions.
system.cpu21.commit.loads                       58297                       # Number of loads committed
system.cpu21.commit.membars                         6                       # Number of memory barriers committed
system.cpu21.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IntAlu         240632     68.34%     68.34% # Class of committed instruction
system.cpu21.commit.op_class_0::IntMult          3127      0.89%     69.22% # Class of committed instruction
system.cpu21.commit.op_class_0::IntDiv              7      0.00%     69.23% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatAdd         9375      2.66%     71.89% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCmp            0      0.00%     71.89% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCvt            0      0.00%     71.89% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMult            0      0.00%     71.89% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMultAcc            0      0.00%     71.89% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatDiv            0      0.00%     71.89% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMisc            0      0.00%     71.89% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatSqrt            0      0.00%     71.89% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAdd             0      0.00%     71.89% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAddAcc            0      0.00%     71.89% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAlu         12500      3.55%     75.44% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCmp             0      0.00%     75.44% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCvt             0      0.00%     75.44% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMisc            0      0.00%     75.44% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMult            0      0.00%     75.44% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMultAcc            0      0.00%     75.44% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShift            0      0.00%     75.44% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShiftAcc            0      0.00%     75.44% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdDiv             0      0.00%     75.44% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSqrt            0      0.00%     75.44% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAdd         9375      2.66%     78.10% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAlu            0      0.00%     78.10% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCmp            0      0.00%     78.10% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCvt         6250      1.77%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatDiv            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMisc            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMult            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdReduceAlu            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAes             0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAesMix            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha1Hash            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha256Hash            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShaSigma2            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShaSigma3            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdPredAlu            0      0.00%     79.88% # Class of committed instruction
system.cpu21.commit.op_class_0::MemRead         42656     12.11%     91.99% # Class of committed instruction
system.cpu21.commit.op_class_0::MemWrite         6300      1.79%     93.78% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMemRead        15641      4.44%     98.22% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMemWrite         6266      1.78%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::total          352133                       # Class of committed instruction
system.cpu21.commit.refs                        70863                       # Number of memory references committed
system.cpu21.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu21.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu21.committedInsts                    226474                       # Number of Instructions Simulated
system.cpu21.committedOps                      352133                       # Number of Ops (including micro ops) Simulated
system.cpu21.cpi                            20.989685                       # CPI: Cycles Per Instruction
system.cpu21.cpi_total                      20.989685                       # CPI: Total CPI of All Threads
system.cpu21.decode.BlockedCycles             4590846                       # Number of cycles decode is blocked
system.cpu21.decode.DecodedInsts               812926                       # Number of instructions handled by decode
system.cpu21.decode.IdleCycles                  36583                       # Number of cycles decode is idle
system.cpu21.decode.RunCycles                  108520                       # Number of cycles decode is running
system.cpu21.decode.SquashCycles                 3411                       # Number of cycles decode is squashing
system.cpu21.decode.UnblockCycles               12576                       # Number of cycles decode is unblocking
system.cpu21.dtb.rdAccesses                    169326                       # TLB accesses on read requests
system.cpu21.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu21.dtb.wrAccesses                     32210                       # TLB accesses on write requests
system.cpu21.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu21.fetch.Branches                     56211                       # Number of branches that fetch encountered
system.cpu21.fetch.CacheLines                   65295                       # Number of cache lines fetched
system.cpu21.fetch.Cycles                     4678939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu21.fetch.IcacheSquashes                  14                       # Number of outstanding Icache misses that were squashed
system.cpu21.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu21.fetch.Insts                       661117                       # Number of instructions fetch has processed
system.cpu21.fetch.MiscStallCycles                  6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu21.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.cpu21.fetch.SquashCycles                  6822                       # Number of cycles fetch has spent squashing
system.cpu21.fetch.branchRate                0.011825                       # Number of branch fetches per cycle
system.cpu21.fetch.icacheStallCycles            69511                       # Number of cycles fetch is stalled on an Icache miss
system.cpu21.fetch.predictedBranches            27767                       # Number of branches that fetch has predicted taken
system.cpu21.fetch.rate                      0.139077                       # Number of inst fetches per cycle
system.cpu21.fetch.rateDist::samples          4751936                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::mean            0.204649                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::stdev           1.170646                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::0                4585164     96.49%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::1                   9217      0.19%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::2                  16290      0.34%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::3                  16229      0.34%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::4                  14913      0.31%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::5                  12852      0.27%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::6                   3342      0.07%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::7                  13399      0.28%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::8                  80530      1.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::total            4751936                       # Number of instructions fetched each cycle (Total)
system.cpu21.fp_regfile_reads                  199370                       # number of floating regfile reads
system.cpu21.fp_regfile_writes                 159098                       # number of floating regfile writes
system.cpu21.idleCycles                          1682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu21.iew.branchMispredicts                149                       # Number of branch mispredicts detected at execute
system.cpu21.iew.exec_branches                  48865                       # Number of branches executed
system.cpu21.iew.exec_nop                           0                       # number of nop insts executed
system.cpu21.iew.exec_rate                   0.157872                       # Inst execution rate
system.cpu21.iew.exec_refs                     201546                       # number of memory reference insts executed
system.cpu21.iew.exec_stores                    32210                       # Number of stores executed
system.cpu21.iew.exec_swp                           0                       # number of swp insts executed
system.cpu21.iew.iewBlockCycles                 53690                       # Number of cycles IEW is blocking
system.cpu21.iew.iewDispLoadInsts              167564                       # Number of dispatched load instructions
system.cpu21.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu21.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu21.iew.iewDispStoreInsts              42736                       # Number of dispatched store instructions
system.cpu21.iew.iewDispatchedInsts            792327                       # Number of instructions dispatched to IQ
system.cpu21.iew.iewExecLoadInsts              169336                       # Number of load instructions executed
system.cpu21.iew.iewExecSquashedInsts             319                       # Number of squashed instructions skipped in execute
system.cpu21.iew.iewExecutedInsts              750461                       # Number of executed instructions
system.cpu21.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu21.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu21.iew.iewLSQFullEvents              272642                       # Number of times the LSQ has become full, causing a stall
system.cpu21.iew.iewSquashCycles                 3411                       # Number of cycles IEW is squashing
system.cpu21.iew.iewUnblockCycles              272440                       # Number of cycles IEW is unblocking
system.cpu21.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu21.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu21.iew.lsq.thread0.forwLoads          25298                       # Number of loads that had data forwarded from stores
system.cpu21.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu21.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu21.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu21.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu21.iew.lsq.thread0.rescheduledLoads        15743                       # Number of loads that were rescheduled
system.cpu21.iew.lsq.thread0.squashedLoads       109265                       # Number of loads squashed
system.cpu21.iew.lsq.thread0.squashedStores        30170                       # Number of stores squashed
system.cpu21.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu21.iew.predictedNotTakenIncorrect          143                       # Number of branches that were predicted not taken incorrectly
system.cpu21.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly
system.cpu21.iew.wb_consumers                  718015                       # num instructions consuming a value
system.cpu21.iew.wb_count                      734121                       # cumulative count of insts written-back
system.cpu21.iew.wb_fanout                   0.763413                       # average fanout of values written-back
system.cpu21.iew.wb_producers                  548142                       # num instructions producing a value
system.cpu21.iew.wb_rate                     0.154434                       # insts written-back per cycle
system.cpu21.iew.wb_sent                       734623                       # cumulative count of insts sent to commit
system.cpu21.int_regfile_reads                1016297                       # number of integer regfile reads
system.cpu21.int_regfile_writes                489604                       # number of integer regfile writes
system.cpu21.ipc                             0.047642                       # IPC: Instructions Per Cycle
system.cpu21.ipc_total                       0.047642                       # IPC: Total IPC of All Threads
system.cpu21.iq.FU_type_0::No_OpClass              42      0.01%      0.01% # Type of FU issued
system.cpu21.iq.FU_type_0::IntAlu              424604     56.55%     56.56% # Type of FU issued
system.cpu21.iq.FU_type_0::IntMult               9811      1.31%     57.87% # Type of FU issued
system.cpu21.iq.FU_type_0::IntDiv                   7      0.00%     57.87% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatAdd             32295      4.30%     62.17% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCmp                 0      0.00%     62.17% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCvt                 0      0.00%     62.17% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMult                0      0.00%     62.17% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMultAcc             0      0.00%     62.17% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatDiv                 0      0.00%     62.17% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMisc                0      0.00%     62.17% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatSqrt                0      0.00%     62.17% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAdd                  0      0.00%     62.17% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAddAcc               0      0.00%     62.17% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAlu              44600      5.94%     68.11% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCmp                  0      0.00%     68.11% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCvt                  0      0.00%     68.11% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMisc                 0      0.00%     68.11% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMult                 0      0.00%     68.11% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMultAcc              0      0.00%     68.11% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShift                0      0.00%     68.11% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.11% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdDiv                  0      0.00%     68.11% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSqrt                 0      0.00%     68.11% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAdd         22056      2.94%     71.05% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.05% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.05% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCvt         15690      2.09%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMult            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAes                  0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAesMix               0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdPredAlu              0      0.00%     73.14% # Type of FU issued
system.cpu21.iq.FU_type_0::MemRead             109244     14.55%     87.69% # Type of FU issued
system.cpu21.iq.FU_type_0::MemWrite             19613      2.61%     90.30% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMemRead         60201      8.02%     98.32% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMemWrite        12622      1.68%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::total               750785                       # Type of FU issued
system.cpu21.iq.fp_alu_accesses                187471                       # Number of floating point alu accesses
system.cpu21.iq.fp_inst_queue_reads            374935                       # Number of floating instruction queue reads
system.cpu21.iq.fp_inst_queue_wakeup_accesses       171610                       # Number of floating instruction queue wakeup accesses
system.cpu21.iq.fp_inst_queue_writes           392183                       # Number of floating instruction queue writes
system.cpu21.iq.fu_busy_cnt                       278                       # FU busy when requested
system.cpu21.iq.fu_busy_rate                 0.000370                       # FU busy rate (busy events/executed inst)
system.cpu21.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntAlu                   254     91.37%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntMult                    0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntDiv                     0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatAdd                   0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCmp                   0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCvt                   0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMult                  0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMultAcc               0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatDiv                   0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMisc                  0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatSqrt                  0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAdd                    0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAddAcc                 0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAlu                    0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCmp                    0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCvt                    0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMisc                   0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMult                   0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMultAcc                0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShift                  0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShiftAcc               0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdDiv                    0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSqrt                   0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAdd               0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAlu               0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCmp               0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCvt               0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatDiv               0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMisc              0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMult              0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatSqrt              0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdReduceAdd              0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdReduceAlu              0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdReduceCmp              0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAes                    0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAesMix                 0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha1Hash               0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha1Hash2              0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha256Hash             0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha256Hash2            0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShaSigma2              0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShaSigma3              0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdPredAlu                0      0.00%     91.37% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemRead                   11      3.96%     95.32% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemWrite                   6      2.16%     97.48% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMemRead               3      1.08%     98.56% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMemWrite              4      1.44%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.int_alu_accesses               563550                       # Number of integer alu accesses
system.cpu21.iq.int_inst_queue_reads          5878856                       # Number of integer instruction queue reads
system.cpu21.iq.int_inst_queue_wakeup_accesses       562511                       # Number of integer instruction queue wakeup accesses
system.cpu21.iq.int_inst_queue_writes          840330                       # Number of integer instruction queue writes
system.cpu21.iq.iqInstsAdded                   792302                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu21.iq.iqInstsIssued                  750785                       # Number of instructions issued
system.cpu21.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu21.iq.iqSquashedInstsExamined        440180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu21.iq.iqSquashedInstsIssued              12                       # Number of squashed instructions issued
system.cpu21.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu21.iq.iqSquashedOperandsExamined       166975                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu21.iq.issued_per_cycle::samples      4751936                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::mean       0.157996                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::stdev      0.813015                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::0           4499452     94.69%     94.69% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::1             80274      1.69%     96.38% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::2             58325      1.23%     97.60% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::3             29041      0.61%     98.21% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::4             19562      0.41%     98.63% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::5             28128      0.59%     99.22% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::6             15679      0.33%     99.55% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::7             18024      0.38%     99.93% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::8              3451      0.07%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::total       4751936                       # Number of insts issued each cycle
system.cpu21.iq.rate                         0.157940                       # Inst issue rate
system.cpu21.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu21.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu21.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu21.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu21.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu21.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu21.itb.wrAccesses                     65305                       # TLB accesses on write requests
system.cpu21.itb.wrMisses                          19                       # TLB misses on write requests
system.cpu21.memDep0.conflictingLoads           35907                       # Number of conflicting loads.
system.cpu21.memDep0.conflictingStores          26108                       # Number of conflicting stores.
system.cpu21.memDep0.insertedLoads             167564                       # Number of loads inserted to the mem dependence unit.
system.cpu21.memDep0.insertedStores             42736                       # Number of stores inserted to the mem dependence unit.
system.cpu21.misc_regfile_reads                299446                       # number of misc regfile reads
system.cpu21.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu21.numCycles                        4753618                       # number of cpu cycles simulated
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.quiesceCycles                     150397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu21.rename.BlockCycles                331852                       # Number of cycles rename is blocking
system.cpu21.rename.CommittedMaps              433015                       # Number of HB maps that are committed
system.cpu21.rename.IQFullEvents                 1831                       # Number of times rename has blocked due to IQ full
system.cpu21.rename.IdleCycles                  43276                       # Number of cycles rename is idle
system.cpu21.rename.LQFullEvents              4261727                       # Number of times rename has blocked due to LQ full
system.cpu21.rename.ROBFullEvents                 426                       # Number of times rename has blocked due to ROB full
system.cpu21.rename.RenameLookups             1830862                       # Number of register rename lookups that rename has made
system.cpu21.rename.RenamedInsts               793830                       # Number of instructions processed by rename
system.cpu21.rename.RenamedOperands            958633                       # Number of destination operands rename has renamed
system.cpu21.rename.RunCycles                  114366                       # Number of cycles rename is running
system.cpu21.rename.SquashCycles                 3411                       # Number of cycles rename is squashing
system.cpu21.rename.UnblockCycles             4258756                       # Number of cycles rename is unblocking
system.cpu21.rename.UndoneMaps                 525594                       # Number of HB maps that are undone due to squashing
system.cpu21.rename.fp_rename_lookups          283483                       # Number of floating rename lookups
system.cpu21.rename.int_rename_lookups        1042247                       # Number of integer rename lookups
system.cpu21.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu21.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu21.rename.skidInsts                   78435                       # count of insts added to the skid buffer
system.cpu21.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu21.rob.rob_reads                    5432568                       # The number of ROB reads
system.cpu21.rob.rob_writes                   1642498                       # The number of ROB writes
system.cpu21.timesIdled                            11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu22.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu22.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu22.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu22.branchPred.BTBLookups              32309                       # Number of BTB lookups
system.cpu22.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu22.branchPred.condIncorrect             118                       # Number of conditional branches incorrect
system.cpu22.branchPred.condPredicted           56774                       # Number of conditional branches predicted
system.cpu22.branchPred.indirectHits            28081                       # Number of indirect target hits.
system.cpu22.branchPred.indirectLookups         32309                       # Number of indirect predictor lookups.
system.cpu22.branchPred.indirectMisses           4228                       # Number of indirect misses.
system.cpu22.branchPred.lookups                 57250                       # Number of BP lookups
system.cpu22.branchPred.usedRAS                   123                       # Number of times the RAS was used to get a target.
system.cpu22.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu22.cc_regfile_reads                  199007                       # number of cc regfile reads
system.cpu22.cc_regfile_writes                 261874                       # number of cc regfile writes
system.cpu22.commit.amos                            0                       # Number of atomic instructions committed
system.cpu22.commit.branchMispredicts             225                       # The number of times a branch was mispredicted
system.cpu22.commit.branches                    36164                       # Number of branches committed
system.cpu22.commit.bw_lim_events               12574                       # number cycles where commit BW limit reached
system.cpu22.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu22.commit.commitSquashedInsts        440230                       # The number of squashed insts skipped by commit
system.cpu22.commit.committedInsts             229809                       # Number of instructions committed
system.cpu22.commit.committedOps               357850                       # Number of ops (including micro ops) committed
system.cpu22.commit.committed_per_cycle::samples      4694104                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::mean     0.076234                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::stdev     0.678685                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::0      4618738     98.39%     98.39% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::1        17297      0.37%     98.76% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::2         3144      0.07%     98.83% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::3         3139      0.07%     98.90% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::4         2658      0.06%     98.95% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::5        21106      0.45%     99.40% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::6           42      0.00%     99.40% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::7        15406      0.33%     99.73% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::8        12574      0.27%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::total      4694104                       # Number of insts commited each cycle
system.cpu22.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu22.commit.function_calls                 10                       # Number of function calls committed.
system.cpu22.commit.int_insts                  305406                       # Number of committed integer instructions.
system.cpu22.commit.loads                       58774                       # Number of loads committed
system.cpu22.commit.membars                         6                       # Number of memory barriers committed
system.cpu22.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IntAlu         245872     68.71%     68.71% # Class of committed instruction
system.cpu22.commit.op_class_0::IntMult          3127      0.87%     69.58% # Class of committed instruction
system.cpu22.commit.op_class_0::IntDiv              7      0.00%     69.59% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatAdd         9375      2.62%     72.20% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCmp            0      0.00%     72.20% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCvt            0      0.00%     72.20% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMult            0      0.00%     72.20% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMultAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMisc            0      0.00%     72.20% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAdd             0      0.00%     72.20% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAddAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAlu         12500      3.49%     75.70% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCmp             0      0.00%     75.70% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCvt             0      0.00%     75.70% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdDiv             0      0.00%     75.70% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAdd         9375      2.62%     78.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAlu            0      0.00%     78.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCmp            0      0.00%     78.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCvt         6250      1.75%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatDiv            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdReduceAlu            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAes             0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAesMix            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha1Hash            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha256Hash            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShaSigma2            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShaSigma3            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdPredAlu            0      0.00%     80.06% # Class of committed instruction
system.cpu22.commit.op_class_0::MemRead         43133     12.05%     92.12% # Class of committed instruction
system.cpu22.commit.op_class_0::MemWrite         6300      1.76%     93.88% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMemRead        15641      4.37%     98.25% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMemWrite         6266      1.75%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::total          357850                       # Class of committed instruction
system.cpu22.commit.refs                        71340                       # Number of memory references committed
system.cpu22.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu22.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu22.committedInsts                    229809                       # Number of Instructions Simulated
system.cpu22.committedOps                      357850                       # Number of Ops (including micro ops) Simulated
system.cpu22.cpi                            20.681148                       # CPI: Cycles Per Instruction
system.cpu22.cpi_total                      20.681148                       # CPI: Total CPI of All Threads
system.cpu22.decode.BlockedCycles             4589288                       # Number of cycles decode is blocked
system.cpu22.decode.DecodedInsts               818255                       # Number of instructions handled by decode
system.cpu22.decode.IdleCycles                  36403                       # Number of cycles decode is idle
system.cpu22.decode.RunCycles                  109138                       # Number of cycles decode is running
system.cpu22.decode.SquashCycles                 3524                       # Number of cycles decode is squashing
system.cpu22.decode.UnblockCycles               12583                       # Number of cycles decode is unblocking
system.cpu22.dtb.rdAccesses                    179284                       # TLB accesses on read requests
system.cpu22.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu22.dtb.wrAccesses                     32205                       # TLB accesses on write requests
system.cpu22.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu22.fetch.Branches                     57250                       # Number of branches that fetch encountered
system.cpu22.fetch.CacheLines                   64536                       # Number of cache lines fetched
system.cpu22.fetch.Cycles                     4677732                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu22.fetch.IcacheSquashes                  23                       # Number of outstanding Icache misses that were squashed
system.cpu22.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu22.fetch.Insts                       663920                       # Number of instructions fetch has processed
system.cpu22.fetch.MiscStallCycles                110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu22.fetch.PendingTrapStallCycles          684                       # Number of stall cycles due to pending traps
system.cpu22.fetch.SquashCycles                  7048                       # Number of cycles fetch has spent squashing
system.cpu22.fetch.branchRate                0.012046                       # Number of branch fetches per cycle
system.cpu22.fetch.icacheStallCycles            68869                       # Number of cycles fetch is stalled on an Icache miss
system.cpu22.fetch.predictedBranches            28204                       # Number of branches that fetch has predicted taken
system.cpu22.fetch.rate                      0.139693                       # Number of inst fetches per cycle
system.cpu22.fetch.rateDist::samples          4750936                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::mean            0.205828                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::stdev           1.174061                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::0                4583644     96.48%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::1                   8882      0.19%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::2                  16256      0.34%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::3                  15850      0.33%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::4                  15728      0.33%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::5                  12860      0.27%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::6                   3325      0.07%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::7                  13358      0.28%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::8                  81033      1.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::total            4750936                       # Number of instructions fetched each cycle (Total)
system.cpu22.fp_regfile_reads                  199525                       # number of floating regfile reads
system.cpu22.fp_regfile_writes                 159169                       # number of floating regfile writes
system.cpu22.idleCycles                          1778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu22.iew.branchMispredicts                277                       # Number of branch mispredicts detected at execute
system.cpu22.iew.exec_branches                  49783                       # Number of branches executed
system.cpu22.iew.exec_nop                           0                       # number of nop insts executed
system.cpu22.iew.exec_rate                   0.161056                       # Inst execution rate
system.cpu22.iew.exec_refs                     211498                       # number of memory reference insts executed
system.cpu22.iew.exec_stores                    32205                       # Number of stores executed
system.cpu22.iew.exec_swp                           0                       # number of swp insts executed
system.cpu22.iew.iewBlockCycles                 53640                       # Number of cycles IEW is blocking
system.cpu22.iew.iewDispLoadInsts              167899                       # Number of dispatched load instructions
system.cpu22.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu22.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu22.iew.iewDispStoreInsts              42689                       # Number of dispatched store instructions
system.cpu22.iew.iewDispatchedInsts            797527                       # Number of instructions dispatched to IQ
system.cpu22.iew.iewExecLoadInsts              179293                       # Number of load instructions executed
system.cpu22.iew.iewExecSquashedInsts             373                       # Number of squashed instructions skipped in execute
system.cpu22.iew.iewExecutedInsts              765454                       # Number of executed instructions
system.cpu22.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu22.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu22.iew.iewLSQFullEvents              255058                       # Number of times the LSQ has become full, causing a stall
system.cpu22.iew.iewSquashCycles                 3524                       # Number of cycles IEW is squashing
system.cpu22.iew.iewUnblockCycles              254854                       # Number of cycles IEW is unblocking
system.cpu22.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu22.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu22.iew.lsq.thread0.forwLoads          25312                       # Number of loads that had data forwarded from stores
system.cpu22.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu22.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu22.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu22.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu22.iew.lsq.thread0.rescheduledLoads        25294                       # Number of loads that were rescheduled
system.cpu22.iew.lsq.thread0.squashedLoads       109124                       # Number of loads squashed
system.cpu22.iew.lsq.thread0.squashedStores        30123                       # Number of stores squashed
system.cpu22.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu22.iew.predictedNotTakenIncorrect          272                       # Number of branches that were predicted not taken incorrectly
system.cpu22.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly
system.cpu22.iew.wb_consumers                  723817                       # num instructions consuming a value
system.cpu22.iew.wb_count                      739491                       # cumulative count of insts written-back
system.cpu22.iew.wb_fanout                   0.762907                       # average fanout of values written-back
system.cpu22.iew.wb_producers                  552205                       # num instructions producing a value
system.cpu22.iew.wb_rate                     0.155593                       # insts written-back per cycle
system.cpu22.iew.wb_sent                       740052                       # cumulative count of insts sent to commit
system.cpu22.int_regfile_reads                1040495                       # number of integer regfile reads
system.cpu22.int_regfile_writes                493470                       # number of integer regfile writes
system.cpu22.ipc                             0.048353                       # IPC: Instructions Per Cycle
system.cpu22.ipc_total                       0.048353                       # IPC: Total IPC of All Threads
system.cpu22.iq.FU_type_0::No_OpClass             147      0.02%      0.02% # Type of FU issued
system.cpu22.iq.FU_type_0::IntAlu              429574     56.09%     56.11% # Type of FU issued
system.cpu22.iq.FU_type_0::IntMult               9785      1.28%     57.39% # Type of FU issued
system.cpu22.iq.FU_type_0::IntDiv                   7      0.00%     57.39% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatAdd             32262      4.21%     61.60% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCmp                 0      0.00%     61.60% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCvt                 0      0.00%     61.60% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMult                0      0.00%     61.60% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMultAcc             0      0.00%     61.60% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatDiv                 0      0.00%     61.60% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMisc                0      0.00%     61.60% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatSqrt                0      0.00%     61.60% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAdd                  0      0.00%     61.60% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAddAcc               0      0.00%     61.60% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAlu              44614      5.83%     67.43% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCmp                  0      0.00%     67.43% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCvt                  0      0.00%     67.43% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMisc                 0      0.00%     67.43% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMult                 0      0.00%     67.43% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMultAcc              0      0.00%     67.43% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShift                0      0.00%     67.43% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.43% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdDiv                  0      0.00%     67.43% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSqrt                 0      0.00%     67.43% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAdd         22082      2.88%     70.31% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.31% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.31% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCvt         15710      2.05%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMult            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAes                  0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAesMix               0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdPredAlu              0      0.00%     72.36% # Type of FU issued
system.cpu22.iq.FU_type_0::MemRead             109623     14.31%     86.68% # Type of FU issued
system.cpu22.iq.FU_type_0::MemWrite             19600      2.56%     89.24% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMemRead         69793      9.11%     98.35% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMemWrite        12631      1.65%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::total               765828                       # Type of FU issued
system.cpu22.iq.fp_alu_accesses                197099                       # Number of floating point alu accesses
system.cpu22.iq.fp_inst_queue_reads            394191                       # Number of floating instruction queue reads
system.cpu22.iq.fp_inst_queue_wakeup_accesses       171709                       # Number of floating instruction queue wakeup accesses
system.cpu22.iq.fp_inst_queue_writes           391795                       # Number of floating instruction queue writes
system.cpu22.iq.fu_busy_cnt                       258                       # FU busy when requested
system.cpu22.iq.fu_busy_rate                 0.000337                       # FU busy rate (busy events/executed inst)
system.cpu22.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntAlu                   235     91.09%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntMult                    0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntDiv                     0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatAdd                   0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCmp                   0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCvt                   0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMult                  0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMultAcc               0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatDiv                   0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMisc                  0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatSqrt                  0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAdd                    0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAddAcc                 0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAlu                    0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCmp                    0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCvt                    0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMisc                   0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMult                   0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMultAcc                0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShift                  0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShiftAcc               0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdDiv                    0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSqrt                   0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAdd               0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAlu               0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCmp               0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCvt               0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatDiv               0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMisc              0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMult              0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatSqrt              0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdReduceAdd              0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdReduceAlu              0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdReduceCmp              0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAes                    0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAesMix                 0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha1Hash               0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha1Hash2              0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha256Hash             0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha256Hash2            0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShaSigma2              0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShaSigma3              0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdPredAlu                0      0.00%     91.09% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemRead                   10      3.88%     94.96% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemWrite                   6      2.33%     97.29% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMemRead               3      1.16%     98.45% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMemWrite              4      1.55%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.int_alu_accesses               568840                       # Number of integer alu accesses
system.cpu22.iq.int_inst_queue_reads          5888676                       # Number of integer instruction queue reads
system.cpu22.iq.int_inst_queue_wakeup_accesses       567782                       # Number of integer instruction queue wakeup accesses
system.cpu22.iq.int_inst_queue_writes          845406                       # Number of integer instruction queue writes
system.cpu22.iq.iqInstsAdded                   797502                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu22.iq.iqInstsIssued                  765828                       # Number of instructions issued
system.cpu22.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu22.iq.iqSquashedInstsExamined        439667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu22.iq.iqSquashedInstsIssued              18                       # Number of squashed instructions issued
system.cpu22.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu22.iq.iqSquashedOperandsExamined       166068                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu22.iq.issued_per_cycle::samples      4750936                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::mean       0.161195                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::stdev      0.817760                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::0           4495278     94.62%     94.62% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::1             79556      1.67%     96.29% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::2             55004      1.16%     97.45% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::3             35165      0.74%     98.19% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::4             19264      0.41%     98.60% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::5             28806      0.61%     99.20% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::6             15600      0.33%     99.53% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::7             22021      0.46%     99.99% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::8               242      0.01%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::total       4750936                       # Number of insts issued each cycle
system.cpu22.iq.rate                         0.161135                       # Inst issue rate
system.cpu22.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu22.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu22.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu22.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu22.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu22.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu22.itb.wrAccesses                     64648                       # TLB accesses on write requests
system.cpu22.itb.wrMisses                         121                       # TLB misses on write requests
system.cpu22.memDep0.conflictingLoads           29182                       # Number of conflicting loads.
system.cpu22.memDep0.conflictingStores          26059                       # Number of conflicting stores.
system.cpu22.memDep0.insertedLoads             167899                       # Number of loads inserted to the mem dependence unit.
system.cpu22.memDep0.insertedStores             42689                       # Number of stores inserted to the mem dependence unit.
system.cpu22.misc_regfile_reads                311231                       # number of misc regfile reads
system.cpu22.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu22.numCycles                        4752714                       # number of cpu cycles simulated
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.quiesceCycles                     151301                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu22.rename.BlockCycles                316173                       # Number of cycles rename is blocking
system.cpu22.rename.CommittedMaps              440160                       # Number of HB maps that are committed
system.cpu22.rename.IQFullEvents                 1710                       # Number of times rename has blocked due to IQ full
system.cpu22.rename.IdleCycles                  43088                       # Number of cycles rename is idle
system.cpu22.rename.LQFullEvents              4275838                       # Number of times rename has blocked due to LQ full
system.cpu22.rename.ROBFullEvents                 251                       # Number of times rename has blocked due to ROB full
system.cpu22.rename.RenameLookups             1842385                       # Number of register rename lookups that rename has made
system.cpu22.rename.RenamedInsts               799145                       # Number of instructions processed by rename
system.cpu22.rename.RenamedOperands            964929                       # Number of destination operands rename has renamed
system.cpu22.rename.RunCycles                  114991                       # Number of cycles rename is running
system.cpu22.rename.SquashCycles                 3524                       # Number of cycles rename is squashing
system.cpu22.rename.UnblockCycles             4272868                       # Number of cycles rename is unblocking
system.cpu22.rename.UndoneMaps                 524748                       # Number of HB maps that are undone due to squashing
system.cpu22.rename.fp_rename_lookups          283281                       # Number of floating rename lookups
system.cpu22.rename.int_rename_lookups        1047119                       # Number of integer rename lookups
system.cpu22.rename.serializeStallCycles          292                       # count of cycles rename stalled for serializing inst
system.cpu22.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu22.rename.skidInsts                   78363                       # count of insts added to the skid buffer
system.cpu22.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu22.rob.rob_reads                    5436814                       # The number of ROB reads
system.cpu22.rob.rob_writes                   1653004                       # The number of ROB writes
system.cpu22.timesIdled                            14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu23.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu23.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu23.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu23.branchPred.BTBLookups              32753                       # Number of BTB lookups
system.cpu23.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu23.branchPred.condIncorrect             102                       # Number of conditional branches incorrect
system.cpu23.branchPred.condPredicted           57793                       # Number of conditional branches predicted
system.cpu23.branchPred.indirectHits            28647                       # Number of indirect target hits.
system.cpu23.branchPred.indirectLookups         32753                       # Number of indirect predictor lookups.
system.cpu23.branchPred.indirectMisses           4106                       # Number of indirect misses.
system.cpu23.branchPred.lookups                 58183                       # Number of BP lookups
system.cpu23.branchPred.usedRAS                   105                       # Number of times the RAS was used to get a target.
system.cpu23.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu23.cc_regfile_reads                  204755                       # number of cc regfile reads
system.cpu23.cc_regfile_writes                 264827                       # number of cc regfile writes
system.cpu23.commit.amos                            0                       # Number of atomic instructions committed
system.cpu23.commit.branchMispredicts             208                       # The number of times a branch was mispredicted
system.cpu23.commit.branches                    37349                       # Number of branches committed
system.cpu23.commit.bw_lim_events               12574                       # number cycles where commit BW limit reached
system.cpu23.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu23.commit.commitSquashedInsts        438149                       # The number of squashed insts skipped by commit
system.cpu23.commit.committedInsts             233955                       # Number of instructions committed
system.cpu23.commit.committedOps               364957                       # Number of ops (including micro ops) committed
system.cpu23.commit.committed_per_cycle::samples      4693651                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::mean     0.077755                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::stdev     0.686060                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::0      4617533     98.38%     98.38% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::1        16864      0.36%     98.74% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::2         3142      0.07%     98.80% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::3         3141      0.07%     98.87% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::4         2515      0.05%     98.93% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::5        21700      0.46%     99.39% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::6           40      0.00%     99.39% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::7        16142      0.34%     99.73% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::8        12574      0.27%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::total      4693651                       # Number of insts commited each cycle
system.cpu23.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu23.commit.function_calls                 10                       # Number of function calls committed.
system.cpu23.commit.int_insts                  311921                       # Number of committed integer instructions.
system.cpu23.commit.loads                       59366                       # Number of loads committed
system.cpu23.commit.membars                         6                       # Number of memory barriers committed
system.cpu23.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IntAlu         252387     69.16%     69.16% # Class of committed instruction
system.cpu23.commit.op_class_0::IntMult          3127      0.86%     70.01% # Class of committed instruction
system.cpu23.commit.op_class_0::IntDiv              7      0.00%     70.02% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatAdd         9375      2.57%     72.58% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCmp            0      0.00%     72.58% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCvt            0      0.00%     72.58% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMult            0      0.00%     72.58% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMultAcc            0      0.00%     72.58% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatDiv            0      0.00%     72.58% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMisc            0      0.00%     72.58% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatSqrt            0      0.00%     72.58% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAdd             0      0.00%     72.58% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAddAcc            0      0.00%     72.58% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAlu         12500      3.43%     76.01% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCmp             0      0.00%     76.01% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCvt             0      0.00%     76.01% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMisc            0      0.00%     76.01% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMult            0      0.00%     76.01% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMultAcc            0      0.00%     76.01% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShift            0      0.00%     76.01% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShiftAcc            0      0.00%     76.01% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdDiv             0      0.00%     76.01% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSqrt            0      0.00%     76.01% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAdd         9375      2.57%     78.58% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAlu            0      0.00%     78.58% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCmp            0      0.00%     78.58% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCvt         6250      1.71%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatDiv            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMisc            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMult            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAes             0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu23.commit.op_class_0::MemRead         43725     11.98%     92.27% # Class of committed instruction
system.cpu23.commit.op_class_0::MemWrite         6300      1.73%     94.00% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMemRead        15641      4.29%     98.28% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMemWrite         6266      1.72%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::total          364957                       # Class of committed instruction
system.cpu23.commit.refs                        71932                       # Number of memory references committed
system.cpu23.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu23.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu23.committedInsts                    233955                       # Number of Instructions Simulated
system.cpu23.committedOps                      364957                       # Number of Ops (including micro ops) Simulated
system.cpu23.cpi                            20.311209                       # CPI: Cycles Per Instruction
system.cpu23.cpi_total                      20.311209                       # CPI: Total CPI of All Threads
system.cpu23.decode.BlockedCycles             4587812                       # Number of cycles decode is blocked
system.cpu23.decode.DecodedInsts               822857                       # Number of instructions handled by decode
system.cpu23.decode.IdleCycles                  36453                       # Number of cycles decode is idle
system.cpu23.decode.RunCycles                  109831                       # Number of cycles decode is running
system.cpu23.decode.SquashCycles                 3495                       # Number of cycles decode is squashing
system.cpu23.decode.UnblockCycles               12578                       # Number of cycles decode is unblocking
system.cpu23.dtb.rdAccesses                    169959                       # TLB accesses on read requests
system.cpu23.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu23.dtb.wrAccesses                     32141                       # TLB accesses on write requests
system.cpu23.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu23.fetch.Branches                     58183                       # Number of branches that fetch encountered
system.cpu23.fetch.CacheLines                   64027                       # Number of cache lines fetched
system.cpu23.fetch.Cycles                     4677112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu23.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu23.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu23.fetch.Insts                       665923                       # Number of instructions fetch has processed
system.cpu23.fetch.MiscStallCycles                109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu23.fetch.PendingTrapStallCycles          682                       # Number of stall cycles due to pending traps
system.cpu23.fetch.SquashCycles                  6990                       # Number of cycles fetch has spent squashing
system.cpu23.fetch.branchRate                0.012244                       # Number of branch fetches per cycle
system.cpu23.fetch.icacheStallCycles            68754                       # Number of cycles fetch is stalled on an Icache miss
system.cpu23.fetch.predictedBranches            28752                       # Number of branches that fetch has predicted taken
system.cpu23.fetch.rate                      0.140138                       # Number of inst fetches per cycle
system.cpu23.fetch.rateDist::samples          4750169                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::mean            0.206621                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::stdev           1.176056                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::0                4582366     96.47%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::1                   8730      0.18%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::2                  16219      0.34%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::3                  15667      0.33%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::4                  16440      0.35%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::5                  12830      0.27%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::6                   3314      0.07%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::7                  13300      0.28%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::8                  81303      1.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::total            4750169                       # Number of instructions fetched each cycle (Total)
system.cpu23.fp_regfile_reads                  199267                       # number of floating regfile reads
system.cpu23.fp_regfile_writes                 158893                       # number of floating regfile writes
system.cpu23.idleCycles                          1740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu23.iew.branchMispredicts                252                       # Number of branch mispredicts detected at execute
system.cpu23.iew.exec_branches                  50881                       # Number of branches executed
system.cpu23.iew.exec_nop                           0                       # number of nop insts executed
system.cpu23.iew.exec_rate                   0.160221                       # Inst execution rate
system.cpu23.iew.exec_refs                     202109                       # number of memory reference insts executed
system.cpu23.iew.exec_stores                    32141                       # Number of stores executed
system.cpu23.iew.exec_swp                           0                       # number of swp insts executed
system.cpu23.iew.iewBlockCycles                 53034                       # Number of cycles IEW is blocking
system.cpu23.iew.iewDispLoadInsts              168037                       # Number of dispatched load instructions
system.cpu23.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu23.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu23.iew.iewDispStoreInsts              42536                       # Number of dispatched store instructions
system.cpu23.iew.iewDispatchedInsts            802577                       # Number of instructions dispatched to IQ
system.cpu23.iew.iewExecLoadInsts              169968                       # Number of load instructions executed
system.cpu23.iew.iewExecSquashedInsts             310                       # Number of squashed instructions skipped in execute
system.cpu23.iew.iewExecutedInsts              761357                       # Number of executed instructions
system.cpu23.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu23.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu23.iew.iewLSQFullEvents              242806                       # Number of times the LSQ has become full, causing a stall
system.cpu23.iew.iewSquashCycles                 3495                       # Number of cycles IEW is squashing
system.cpu23.iew.iewUnblockCycles              242611                       # Number of cycles IEW is unblocking
system.cpu23.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu23.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu23.iew.lsq.thread0.forwLoads          25278                       # Number of loads that had data forwarded from stores
system.cpu23.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu23.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu23.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu23.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu23.iew.lsq.thread0.rescheduledLoads        15748                       # Number of loads that were rescheduled
system.cpu23.iew.lsq.thread0.squashedLoads       108670                       # Number of loads squashed
system.cpu23.iew.lsq.thread0.squashedStores        29970                       # Number of stores squashed
system.cpu23.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu23.iew.predictedNotTakenIncorrect          248                       # Number of branches that were predicted not taken incorrectly
system.cpu23.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu23.iew.wb_consumers                  729416                       # num instructions consuming a value
system.cpu23.iew.wb_count                      744967                       # cumulative count of insts written-back
system.cpu23.iew.wb_fanout                   0.762657                       # average fanout of values written-back
system.cpu23.iew.wb_producers                  556294                       # num instructions producing a value
system.cpu23.iew.wb_rate                     0.156772                       # insts written-back per cycle
system.cpu23.iew.wb_sent                       745521                       # cumulative count of insts sent to commit
system.cpu23.int_regfile_reads                1025941                       # number of integer regfile reads
system.cpu23.int_regfile_writes                497555                       # number of integer regfile writes
system.cpu23.ipc                             0.049234                       # IPC: Instructions Per Cycle
system.cpu23.ipc_total                       0.049234                       # IPC: Total IPC of All Threads
system.cpu23.iq.FU_type_0::No_OpClass             146      0.02%      0.02% # Type of FU issued
system.cpu23.iq.FU_type_0::IntAlu              435041     57.12%     57.14% # Type of FU issued
system.cpu23.iq.FU_type_0::IntMult               9750      1.28%     58.42% # Type of FU issued
system.cpu23.iq.FU_type_0::IntDiv                   7      0.00%     58.42% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatAdd             32189      4.23%     62.64% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCmp                 0      0.00%     62.64% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCvt                 0      0.00%     62.64% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMult                0      0.00%     62.64% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMultAcc             0      0.00%     62.64% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatDiv                 0      0.00%     62.64% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMisc                0      0.00%     62.64% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatSqrt                0      0.00%     62.64% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAdd                  0      0.00%     62.64% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAddAcc               0      0.00%     62.64% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAlu              44541      5.85%     68.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCmp                  0      0.00%     68.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCvt                  0      0.00%     68.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMisc                 0      0.00%     68.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMult                 0      0.00%     68.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMultAcc              0      0.00%     68.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShift                0      0.00%     68.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdDiv                  0      0.00%     68.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSqrt                 0      0.00%     68.49% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAdd         22056      2.90%     71.39% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.39% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.39% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCvt         15699      2.06%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMult            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAes                  0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAesMix               0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdPredAlu              0      0.00%     73.45% # Type of FU issued
system.cpu23.iq.FU_type_0::MemRead             109920     14.43%     87.88% # Type of FU issued
system.cpu23.iq.FU_type_0::MemWrite             19546      2.57%     90.45% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMemRead         60154      7.90%     98.34% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMemWrite        12619      1.66%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::total               761668                       # Type of FU issued
system.cpu23.iq.fp_alu_accesses                187265                       # Number of floating point alu accesses
system.cpu23.iq.fp_inst_queue_reads            374523                       # Number of floating instruction queue reads
system.cpu23.iq.fp_inst_queue_wakeup_accesses       171425                       # Number of floating instruction queue wakeup accesses
system.cpu23.iq.fp_inst_queue_writes           390817                       # Number of floating instruction queue writes
system.cpu23.iq.fu_busy_cnt                       250                       # FU busy when requested
system.cpu23.iq.fu_busy_rate                 0.000328                       # FU busy rate (busy events/executed inst)
system.cpu23.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntAlu                   226     90.40%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntMult                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntDiv                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatAdd                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCmp                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCvt                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMult                  0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMultAcc               0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatDiv                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMisc                  0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatSqrt                  0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAdd                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAddAcc                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAlu                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCmp                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCvt                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMisc                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMult                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMultAcc                0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShift                  0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShiftAcc               0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdDiv                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSqrt                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAdd               0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAlu               0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCmp               0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCvt               0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatDiv               0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMisc              0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMult              0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatSqrt              0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdReduceAdd              0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdReduceAlu              0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdReduceCmp              0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAes                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAesMix                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha1Hash               0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha1Hash2              0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha256Hash             0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha256Hash2            0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShaSigma2              0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShaSigma3              0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdPredAlu                0      0.00%     90.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemRead                   11      4.40%     94.80% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemWrite                   6      2.40%     97.20% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMemRead               3      1.20%     98.40% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMemWrite              4      1.60%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.int_alu_accesses               574507                       # Number of integer alu accesses
system.cpu23.iq.int_inst_queue_reads          5899241                       # Number of integer instruction queue reads
system.cpu23.iq.int_inst_queue_wakeup_accesses       573542                       # Number of integer instruction queue wakeup accesses
system.cpu23.iq.int_inst_queue_writes          849376                       # Number of integer instruction queue writes
system.cpu23.iq.iqInstsAdded                   802552                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu23.iq.iqInstsIssued                  761668                       # Number of instructions issued
system.cpu23.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu23.iq.iqSquashedInstsExamined        437610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu23.iq.iqSquashedInstsIssued              10                       # Number of squashed instructions issued
system.cpu23.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu23.iq.iqSquashedOperandsExamined       164948                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu23.iq.issued_per_cycle::samples      4750169                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::mean       0.160345                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::stdev      0.823539                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::0           4497339     94.68%     94.68% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::1             79117      1.67%     96.34% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::2             58046      1.22%     97.56% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::3             28965      0.61%     98.17% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::4             19002      0.40%     98.57% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::5             29039      0.61%     99.19% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::6             15689      0.33%     99.52% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::7             19549      0.41%     99.93% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::8              3423      0.07%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::total       4750169                       # Number of insts issued each cycle
system.cpu23.iq.rate                         0.160287                       # Inst issue rate
system.cpu23.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu23.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu23.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu23.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu23.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu23.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu23.itb.wrAccesses                     64139                       # TLB accesses on write requests
system.cpu23.itb.wrMisses                         121                       # TLB misses on write requests
system.cpu23.memDep0.conflictingLoads           35738                       # Number of conflicting loads.
system.cpu23.memDep0.conflictingStores          25995                       # Number of conflicting stores.
system.cpu23.memDep0.insertedLoads             168037                       # Number of loads inserted to the mem dependence unit.
system.cpu23.memDep0.insertedStores             42536                       # Number of stores inserted to the mem dependence unit.
system.cpu23.misc_regfile_reads                304042                       # number of misc regfile reads
system.cpu23.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu23.numCycles                        4751909                       # number of cpu cycles simulated
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.quiesceCycles                     152106                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu23.rename.BlockCycles                301056                       # Number of cycles rename is blocking
system.cpu23.rename.CommittedMaps              449047                       # Number of HB maps that are committed
system.cpu23.rename.IQFullEvents                 2190                       # Number of times rename has blocked due to IQ full
system.cpu23.rename.IdleCycles                  43106                       # Number of cycles rename is idle
system.cpu23.rename.LQFullEvents              4289552                       # Number of times rename has blocked due to LQ full
system.cpu23.rename.ROBFullEvents                 458                       # Number of times rename has blocked due to ROB full
system.cpu23.rename.RenameLookups             1853402                       # Number of register rename lookups that rename has made
system.cpu23.rename.RenamedInsts               804036                       # Number of instructions processed by rename
system.cpu23.rename.RenamedOperands            971289                       # Number of destination operands rename has renamed
system.cpu23.rename.RunCycles                  115714                       # Number of cycles rename is running
system.cpu23.rename.SquashCycles                 3495                       # Number of cycles rename is squashing
system.cpu23.rename.UnblockCycles             4286562                       # Number of cycles rename is unblocking
system.cpu23.rename.UndoneMaps                 522215                       # Number of HB maps that are undone due to squashing
system.cpu23.rename.fp_rename_lookups          282677                       # Number of floating rename lookups
system.cpu23.rename.int_rename_lookups        1051006                       # Number of integer rename lookups
system.cpu23.rename.serializeStallCycles          236                       # count of cycles rename stalled for serializing inst
system.cpu23.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu23.rename.skidInsts                   78134                       # count of insts added to the skid buffer
system.cpu23.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu23.rob.rob_reads                    5441530                       # The number of ROB reads
system.cpu23.rob.rob_writes                   1662751                       # The number of ROB writes
system.cpu23.timesIdled                            13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu24.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu24.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu24.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu24.branchPred.BTBLookups              34710                       # Number of BTB lookups
system.cpu24.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu24.branchPred.condIncorrect             103                       # Number of conditional branches incorrect
system.cpu24.branchPred.condPredicted           61288                       # Number of conditional branches predicted
system.cpu24.branchPred.indirectHits            30380                       # Number of indirect target hits.
system.cpu24.branchPred.indirectLookups         34710                       # Number of indirect predictor lookups.
system.cpu24.branchPred.indirectMisses           4330                       # Number of indirect misses.
system.cpu24.branchPred.lookups                 61692                       # Number of BP lookups
system.cpu24.branchPred.usedRAS                   108                       # Number of times the RAS was used to get a target.
system.cpu24.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu24.cc_regfile_reads                  222566                       # number of cc regfile reads
system.cpu24.cc_regfile_writes                 275408                       # number of cc regfile writes
system.cpu24.commit.amos                            0                       # Number of atomic instructions committed
system.cpu24.commit.branchMispredicts             213                       # The number of times a branch was mispredicted
system.cpu24.commit.branches                    40901                       # Number of branches committed
system.cpu24.commit.bw_lim_events               12569                       # number cycles where commit BW limit reached
system.cpu24.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu24.commit.commitSquashedInsts        436685                       # The number of squashed insts skipped by commit
system.cpu24.commit.committedInsts             246389                       # Number of instructions committed
system.cpu24.commit.committedOps               386273                       # Number of ops (including micro ops) committed
system.cpu24.commit.committed_per_cycle::samples      4693370                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::mean     0.082302                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::stdev     0.706306                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::0      4614123     98.31%     98.31% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::1        16436      0.35%     98.66% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::2         3144      0.07%     98.73% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::3         3139      0.07%     98.80% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::4         2376      0.05%     98.85% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::5        23482      0.50%     99.35% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::6           41      0.00%     99.35% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::7        18060      0.38%     99.73% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::8        12569      0.27%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::total      4693370                       # Number of insts commited each cycle
system.cpu24.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu24.commit.function_calls                 10                       # Number of function calls committed.
system.cpu24.commit.int_insts                  331460                       # Number of committed integer instructions.
system.cpu24.commit.loads                       61142                       # Number of loads committed
system.cpu24.commit.membars                         6                       # Number of memory barriers committed
system.cpu24.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IntAlu         271927     70.40%     70.40% # Class of committed instruction
system.cpu24.commit.op_class_0::IntMult          3127      0.81%     71.21% # Class of committed instruction
system.cpu24.commit.op_class_0::IntDiv              7      0.00%     71.21% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatAdd         9375      2.43%     73.64% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCmp            0      0.00%     73.64% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCvt            0      0.00%     73.64% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMult            0      0.00%     73.64% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatDiv            0      0.00%     73.64% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMisc            0      0.00%     73.64% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatSqrt            0      0.00%     73.64% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAdd             0      0.00%     73.64% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAddAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAlu         12500      3.24%     76.87% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCmp             0      0.00%     76.87% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCvt             0      0.00%     76.87% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMisc            0      0.00%     76.87% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMult            0      0.00%     76.87% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMultAcc            0      0.00%     76.87% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShift            0      0.00%     76.87% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShiftAcc            0      0.00%     76.87% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdDiv             0      0.00%     76.87% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSqrt            0      0.00%     76.87% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAdd         9375      2.43%     79.30% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAlu            0      0.00%     79.30% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCmp            0      0.00%     79.30% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCvt         6250      1.62%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdReduceAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAes             0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAesMix            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha1Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha256Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShaSigma2            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShaSigma3            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdPredAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu24.commit.op_class_0::MemRead         45501     11.78%     92.70% # Class of committed instruction
system.cpu24.commit.op_class_0::MemWrite         6300      1.63%     94.33% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMemRead        15641      4.05%     98.38% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMemWrite         6266      1.62%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::total          386273                       # Class of committed instruction
system.cpu24.commit.refs                        73708                       # Number of memory references committed
system.cpu24.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu24.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu24.committedInsts                    246389                       # Number of Instructions Simulated
system.cpu24.committedOps                      386273                       # Number of Ops (including micro ops) Simulated
system.cpu24.cpi                            19.282797                       # CPI: Cycles Per Instruction
system.cpu24.cpi_total                      19.282797                       # CPI: Total CPI of All Threads
system.cpu24.decode.BlockedCycles             4584959                       # Number of cycles decode is blocked
system.cpu24.decode.DecodedInsts               842701                       # Number of instructions handled by decode
system.cpu24.decode.IdleCycles                  35658                       # Number of cycles decode is idle
system.cpu24.decode.RunCycles                  113039                       # Number of cycles decode is running
system.cpu24.decode.SquashCycles                 3491                       # Number of cycles decode is squashing
system.cpu24.decode.UnblockCycles               12571                       # Number of cycles decode is unblocking
system.cpu24.dtb.rdAccesses                    171554                       # TLB accesses on read requests
system.cpu24.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu24.dtb.wrAccesses                     32145                       # TLB accesses on write requests
system.cpu24.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu24.fetch.Branches                     61692                       # Number of branches that fetch encountered
system.cpu24.fetch.CacheLines                   63593                       # Number of cache lines fetched
system.cpu24.fetch.Cycles                     4677800                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu24.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu24.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu24.fetch.Insts                       676973                       # Number of instructions fetch has processed
system.cpu24.fetch.MiscStallCycles                113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu24.fetch.PendingTrapStallCycles          685                       # Number of stall cycles due to pending traps
system.cpu24.fetch.SquashCycles                  6982                       # Number of cycles fetch has spent squashing
system.cpu24.fetch.branchRate                0.012985                       # Number of branch fetches per cycle
system.cpu24.fetch.icacheStallCycles            67612                       # Number of cycles fetch is stalled on an Icache miss
system.cpu24.fetch.predictedBranches            30488                       # Number of branches that fetch has predicted taken
system.cpu24.fetch.rate                      0.142489                       # Number of inst fetches per cycle
system.cpu24.fetch.rateDist::samples          4749718                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::mean            0.210730                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::stdev           1.186951                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::0                4578809     96.40%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::1                   8593      0.18%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::2                  16188      0.34%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::3                  15486      0.33%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::4                  18346      0.39%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::5                  12811      0.27%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::6                   3294      0.07%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::7                  13251      0.28%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::8                  82940      1.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::total            4749718                       # Number of instructions fetched each cycle (Total)
system.cpu24.fp_regfile_reads                  199299                       # number of floating regfile reads
system.cpu24.fp_regfile_writes                 158827                       # number of floating regfile writes
system.cpu24.idleCycles                          1351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu24.iew.branchMispredicts                262                       # Number of branch mispredicts detected at execute
system.cpu24.iew.exec_branches                  54420                       # Number of branches executed
system.cpu24.iew.exec_nop                           0                       # number of nop insts executed
system.cpu24.iew.exec_rate                   0.164639                       # Inst execution rate
system.cpu24.iew.exec_refs                     203709                       # number of memory reference insts executed
system.cpu24.iew.exec_stores                    32145                       # Number of stores executed
system.cpu24.iew.exec_swp                           0                       # number of swp insts executed
system.cpu24.iew.iewBlockCycles                 53446                       # Number of cycles IEW is blocking
system.cpu24.iew.iewDispLoadInsts              169499                       # Number of dispatched load instructions
system.cpu24.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu24.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu24.iew.iewDispStoreInsts              42444                       # Number of dispatched store instructions
system.cpu24.iew.iewDispatchedInsts            822603                       # Number of instructions dispatched to IQ
system.cpu24.iew.iewExecLoadInsts              171564                       # Number of load instructions executed
system.cpu24.iew.iewExecSquashedInsts             325                       # Number of squashed instructions skipped in execute
system.cpu24.iew.iewExecutedInsts              782211                       # Number of executed instructions
system.cpu24.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu24.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu24.iew.iewLSQFullEvents              225748                       # Number of times the LSQ has become full, causing a stall
system.cpu24.iew.iewSquashCycles                 3491                       # Number of cycles IEW is squashing
system.cpu24.iew.iewUnblockCycles              225574                       # Number of cycles IEW is unblocking
system.cpu24.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu24.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu24.iew.lsq.thread0.forwLoads          25286                       # Number of loads that had data forwarded from stores
system.cpu24.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu24.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu24.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu24.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu24.iew.lsq.thread0.rescheduledLoads        15784                       # Number of loads that were rescheduled
system.cpu24.iew.lsq.thread0.squashedLoads       108355                       # Number of loads squashed
system.cpu24.iew.lsq.thread0.squashedStores        29878                       # Number of stores squashed
system.cpu24.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu24.iew.predictedNotTakenIncorrect          258                       # Number of branches that were predicted not taken incorrectly
system.cpu24.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu24.iew.wb_consumers                  750570                       # num instructions consuming a value
system.cpu24.iew.wb_count                      765849                       # cumulative count of insts written-back
system.cpu24.iew.wb_fanout                   0.761996                       # average fanout of values written-back
system.cpu24.iew.wb_producers                  571931                       # num instructions producing a value
system.cpu24.iew.wb_rate                     0.161195                       # insts written-back per cycle
system.cpu24.iew.wb_sent                       766339                       # cumulative count of insts sent to commit
system.cpu24.int_regfile_reads                1046792                       # number of integer regfile reads
system.cpu24.int_regfile_writes                513139                       # number of integer regfile writes
system.cpu24.ipc                             0.051860                       # IPC: Instructions Per Cycle
system.cpu24.ipc_total                       0.051860                       # IPC: Total IPC of All Threads
system.cpu24.iq.FU_type_0::No_OpClass             152      0.02%      0.02% # Type of FU issued
system.cpu24.iq.FU_type_0::IntAlu              454356     58.06%     58.08% # Type of FU issued
system.cpu24.iq.FU_type_0::IntMult               9757      1.25%     59.33% # Type of FU issued
system.cpu24.iq.FU_type_0::IntDiv                   7      0.00%     59.33% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatAdd             32124      4.11%     63.43% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCmp                 0      0.00%     63.43% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCvt                 0      0.00%     63.43% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMult                0      0.00%     63.43% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMultAcc             0      0.00%     63.43% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatDiv                 0      0.00%     63.43% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMisc                0      0.00%     63.43% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatSqrt                0      0.00%     63.43% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAdd                  0      0.00%     63.43% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAddAcc               0      0.00%     63.43% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAlu              44519      5.69%     69.12% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCmp                  0      0.00%     69.12% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCvt                  0      0.00%     69.12% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMisc                 0      0.00%     69.12% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMult                 0      0.00%     69.12% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMultAcc              0      0.00%     69.12% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShift                0      0.00%     69.12% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.12% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdDiv                  0      0.00%     69.12% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSqrt                 0      0.00%     69.12% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAdd         22072      2.82%     71.94% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.94% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.94% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCvt         15710      2.01%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMult            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAes                  0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAesMix               0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdPredAlu              0      0.00%     73.95% # Type of FU issued
system.cpu24.iq.FU_type_0::MemRead             111507     14.25%     88.20% # Type of FU issued
system.cpu24.iq.FU_type_0::MemWrite             19547      2.50%     90.70% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMemRead         60165      7.69%     98.39% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMemWrite        12625      1.61%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::total               782541                       # Type of FU issued
system.cpu24.iq.fp_alu_accesses                187222                       # Number of floating point alu accesses
system.cpu24.iq.fp_inst_queue_reads            374437                       # Number of floating instruction queue reads
system.cpu24.iq.fp_inst_queue_wakeup_accesses       171370                       # Number of floating instruction queue wakeup accesses
system.cpu24.iq.fp_inst_queue_writes           390009                       # Number of floating instruction queue writes
system.cpu24.iq.fu_busy_cnt                       237                       # FU busy when requested
system.cpu24.iq.fu_busy_rate                 0.000303                       # FU busy rate (busy events/executed inst)
system.cpu24.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntAlu                   215     90.72%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntMult                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntDiv                     0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatAdd                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCmp                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCvt                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMult                  0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMultAcc               0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatDiv                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMisc                  0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatSqrt                  0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAdd                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAddAcc                 0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAlu                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCmp                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCvt                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMisc                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMult                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMultAcc                0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShift                  0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShiftAcc               0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdDiv                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSqrt                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAdd               0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAlu               0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCmp               0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCvt               0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatDiv               0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMisc              0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMult              0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatSqrt              0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdReduceAdd              0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdReduceAlu              0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdReduceCmp              0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAes                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAesMix                 0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha1Hash               0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha1Hash2              0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha256Hash             0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha256Hash2            0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShaSigma2              0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShaSigma3              0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdPredAlu                0      0.00%     90.72% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemRead                   10      4.22%     94.94% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemWrite                   5      2.11%     97.05% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMemRead               3      1.27%     98.31% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMemWrite              4      1.69%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.int_alu_accesses               595404                       # Number of integer alu accesses
system.cpu24.iq.int_inst_queue_reads          5940610                       # Number of integer instruction queue reads
system.cpu24.iq.int_inst_queue_wakeup_accesses       594479                       # Number of integer instruction queue wakeup accesses
system.cpu24.iq.int_inst_queue_writes          868916                       # Number of integer instruction queue writes
system.cpu24.iq.iqInstsAdded                   822578                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu24.iq.iqInstsIssued                  782541                       # Number of instructions issued
system.cpu24.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu24.iq.iqSquashedInstsExamined        436316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu24.iq.iqSquashedInstsIssued              15                       # Number of squashed instructions issued
system.cpu24.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu24.iq.iqSquashedOperandsExamined       162458                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu24.iq.issued_per_cycle::samples      4749718                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::mean       0.164755                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::stdev      0.839746                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::0           4494123     94.62%     94.62% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::1             78278      1.65%     96.27% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::2             58112      1.22%     97.49% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::3             29031      0.61%     98.10% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::4             18824      0.40%     98.50% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::5             30758      0.65%     99.15% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::6             15706      0.33%     99.48% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::7             21464      0.45%     99.93% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::8              3422      0.07%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::total       4749718                       # Number of insts issued each cycle
system.cpu24.iq.rate                         0.164708                       # Inst issue rate
system.cpu24.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu24.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu24.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu24.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu24.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu24.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu24.itb.wrAccesses                     63710                       # TLB accesses on write requests
system.cpu24.itb.wrMisses                         126                       # TLB misses on write requests
system.cpu24.memDep0.conflictingLoads           35632                       # Number of conflicting loads.
system.cpu24.memDep0.conflictingStores          25928                       # Number of conflicting stores.
system.cpu24.memDep0.insertedLoads             169499                       # Number of loads inserted to the mem dependence unit.
system.cpu24.memDep0.insertedStores             42444                       # Number of stores inserted to the mem dependence unit.
system.cpu24.misc_regfile_reads                312687                       # number of misc regfile reads
system.cpu24.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu24.numCycles                        4751069                       # number of cpu cycles simulated
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.quiesceCycles                     152946                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu24.rename.BlockCycles                285676                       # Number of cycles rename is blocking
system.cpu24.rename.CommittedMaps              475690                       # Number of HB maps that are committed
system.cpu24.rename.IQFullEvents                 2236                       # Number of times rename has blocked due to IQ full
system.cpu24.rename.IdleCycles                  42297                       # Number of cycles rename is idle
system.cpu24.rename.LQFullEvents              4302032                       # Number of times rename has blocked due to LQ full
system.cpu24.rename.ROBFullEvents                 417                       # Number of times rename has blocked due to ROB full
system.cpu24.rename.RenameLookups             1898188                       # Number of register rename lookups that rename has made
system.cpu24.rename.RenamedInsts               823989                       # Number of instructions processed by rename
system.cpu24.rename.RenamedOperands            996211                       # Number of destination operands rename has renamed
system.cpu24.rename.RunCycles                  118935                       # Number of cycles rename is running
system.cpu24.rename.SquashCycles                 3491                       # Number of cycles rename is squashing
system.cpu24.rename.UnblockCycles             4299027                       # Number of cycles rename is unblocking
system.cpu24.rename.UndoneMaps                 520497                       # Number of HB maps that are undone due to squashing
system.cpu24.rename.fp_rename_lookups          282207                       # Number of floating rename lookups
system.cpu24.rename.int_rename_lookups        1070249                       # Number of integer rename lookups
system.cpu24.rename.serializeStallCycles          292                       # count of cycles rename stalled for serializing inst
system.cpu24.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu24.rename.skidInsts                   77898                       # count of insts added to the skid buffer
system.cpu24.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu24.rob.rob_reads                    5461223                       # The number of ROB reads
system.cpu24.rob.rob_writes                   1702282                       # The number of ROB writes
system.cpu24.timesIdled                            11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu25.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu25.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu25.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu25.branchPred.BTBLookups              32719                       # Number of BTB lookups
system.cpu25.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu25.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu25.branchPred.condPredicted           57679                       # Number of conditional branches predicted
system.cpu25.branchPred.indirectHits            28581                       # Number of indirect target hits.
system.cpu25.branchPred.indirectLookups         32719                       # Number of indirect predictor lookups.
system.cpu25.branchPred.indirectMisses           4138                       # Number of indirect misses.
system.cpu25.branchPred.lookups                 58077                       # Number of BP lookups
system.cpu25.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu25.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu25.cc_regfile_reads                  204350                       # number of cc regfile reads
system.cpu25.cc_regfile_writes                 264377                       # number of cc regfile writes
system.cpu25.commit.amos                            0                       # Number of atomic instructions committed
system.cpu25.commit.branchMispredicts             207                       # The number of times a branch was mispredicted
system.cpu25.commit.branches                    37284                       # Number of branches committed
system.cpu25.commit.bw_lim_events               12575                       # number cycles where commit BW limit reached
system.cpu25.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu25.commit.commitSquashedInsts        436973                       # The number of squashed insts skipped by commit
system.cpu25.commit.committedInsts             233729                       # Number of instructions committed
system.cpu25.commit.committedOps               364570                       # Number of ops (including micro ops) committed
system.cpu25.commit.committed_per_cycle::samples      4692284                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::mean     0.077696                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::stdev     0.687350                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::0      4617228     98.40%     98.40% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::1        15868      0.34%     98.74% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::2         3142      0.07%     98.81% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::3         3140      0.07%     98.87% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::4         2182      0.05%     98.92% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::5        21667      0.46%     99.38% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::6           39      0.00%     99.38% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::7        16443      0.35%     99.73% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::8        12575      0.27%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::total      4692284                       # Number of insts commited each cycle
system.cpu25.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu25.commit.function_calls                 10                       # Number of function calls committed.
system.cpu25.commit.int_insts                  311566                       # Number of committed integer instructions.
system.cpu25.commit.loads                       59334                       # Number of loads committed
system.cpu25.commit.membars                         6                       # Number of memory barriers committed
system.cpu25.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IntAlu         252032     69.13%     69.13% # Class of committed instruction
system.cpu25.commit.op_class_0::IntMult          3127      0.86%     69.99% # Class of committed instruction
system.cpu25.commit.op_class_0::IntDiv              7      0.00%     69.99% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatAdd         9375      2.57%     72.56% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCmp            0      0.00%     72.56% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCvt            0      0.00%     72.56% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMult            0      0.00%     72.56% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMultAcc            0      0.00%     72.56% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatDiv            0      0.00%     72.56% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMisc            0      0.00%     72.56% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatSqrt            0      0.00%     72.56% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAdd             0      0.00%     72.56% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAddAcc            0      0.00%     72.56% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAlu         12500      3.43%     75.99% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCmp             0      0.00%     75.99% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCvt             0      0.00%     75.99% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMisc            0      0.00%     75.99% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMult            0      0.00%     75.99% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMultAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShift            0      0.00%     75.99% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShiftAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdDiv             0      0.00%     75.99% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSqrt            0      0.00%     75.99% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAdd         9375      2.57%     78.56% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAlu            0      0.00%     78.56% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCmp            0      0.00%     78.56% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCvt         6250      1.71%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMisc            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdReduceAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdReduceAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdReduceCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAes             0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAesMix            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha1Hash            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha256Hash            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShaSigma2            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShaSigma3            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdPredAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu25.commit.op_class_0::MemRead         43693     11.98%     92.26% # Class of committed instruction
system.cpu25.commit.op_class_0::MemWrite         6300      1.73%     93.99% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMemRead        15641      4.29%     98.28% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMemWrite         6266      1.72%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::total          364570                       # Class of committed instruction
system.cpu25.commit.refs                        71900                       # Number of memory references committed
system.cpu25.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu25.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu25.committedInsts                    233729                       # Number of Instructions Simulated
system.cpu25.committedOps                      364570                       # Number of Ops (including micro ops) Simulated
system.cpu25.cpi                            20.323648                       # CPI: Cycles Per Instruction
system.cpu25.cpi_total                      20.323648                       # CPI: Total CPI of All Threads
system.cpu25.decode.BlockedCycles             4588056                       # Number of cycles decode is blocked
system.cpu25.decode.DecodedInsts               821183                       # Number of instructions handled by decode
system.cpu25.decode.IdleCycles                  35292                       # Number of cycles decode is idle
system.cpu25.decode.RunCycles                  109241                       # Number of cycles decode is running
system.cpu25.decode.SquashCycles                 3486                       # Number of cycles decode is squashing
system.cpu25.decode.UnblockCycles               12579                       # Number of cycles decode is unblocking
system.cpu25.dtb.rdAccesses                    169701                       # TLB accesses on read requests
system.cpu25.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu25.dtb.wrAccesses                     32082                       # TLB accesses on write requests
system.cpu25.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu25.fetch.Branches                     58077                       # Number of branches that fetch encountered
system.cpu25.fetch.CacheLines                   63229                       # Number of cache lines fetched
system.cpu25.fetch.Cycles                     4677087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu25.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu25.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu25.fetch.Insts                       664527                       # Number of instructions fetch has processed
system.cpu25.fetch.MiscStallCycles                109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu25.fetch.PendingTrapStallCycles          676                       # Number of stall cycles due to pending traps
system.cpu25.fetch.SquashCycles                  6972                       # Number of cycles fetch has spent squashing
system.cpu25.fetch.branchRate                0.012226                       # Number of branch fetches per cycle
system.cpu25.fetch.icacheStallCycles            67279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu25.fetch.predictedBranches            28687                       # Number of branches that fetch has predicted taken
system.cpu25.fetch.rate                      0.139894                       # Number of inst fetches per cycle
system.cpu25.fetch.rateDist::samples          4748654                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::mean            0.206268                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::stdev           1.175265                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::0                4581515     96.48%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::1                   8396      0.18%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::2                  16185      0.34%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::3                  15299      0.32%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::4                  16737      0.35%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::5                  12803      0.27%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::6                   3307      0.07%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::7                  13267      0.28%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::8                  81145      1.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::total            4748654                       # Number of instructions fetched each cycle (Total)
system.cpu25.fp_regfile_reads                  199029                       # number of floating regfile reads
system.cpu25.fp_regfile_writes                 158709                       # number of floating regfile writes
system.cpu25.idleCycles                          1572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu25.iew.branchMispredicts                251                       # Number of branch mispredicts detected at execute
system.cpu25.iew.exec_branches                  50778                       # Number of branches executed
system.cpu25.iew.exec_nop                           0                       # number of nop insts executed
system.cpu25.iew.exec_rate                   0.160013                       # Inst execution rate
system.cpu25.iew.exec_refs                     201792                       # number of memory reference insts executed
system.cpu25.iew.exec_stores                    32082                       # Number of stores executed
system.cpu25.iew.exec_swp                           0                       # number of swp insts executed
system.cpu25.iew.iewBlockCycles                 53439                       # Number of cycles IEW is blocking
system.cpu25.iew.iewDispLoadInsts              167739                       # Number of dispatched load instructions
system.cpu25.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu25.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu25.iew.iewDispStoreInsts              42453                       # Number of dispatched store instructions
system.cpu25.iew.iewDispatchedInsts            801060                       # Number of instructions dispatched to IQ
system.cpu25.iew.iewExecLoadInsts              169710                       # Number of load instructions executed
system.cpu25.iew.iewExecSquashedInsts             317                       # Number of squashed instructions skipped in execute
system.cpu25.iew.iewExecutedInsts              760097                       # Number of executed instructions
system.cpu25.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu25.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu25.iew.iewLSQFullEvents              234521                       # Number of times the LSQ has become full, causing a stall
system.cpu25.iew.iewSquashCycles                 3486                       # Number of cycles IEW is squashing
system.cpu25.iew.iewUnblockCycles              234348                       # Number of cycles IEW is unblocking
system.cpu25.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu25.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu25.iew.lsq.thread0.forwLoads          25252                       # Number of loads that had data forwarded from stores
system.cpu25.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu25.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu25.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu25.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu25.iew.lsq.thread0.rescheduledLoads        15744                       # Number of loads that were rescheduled
system.cpu25.iew.lsq.thread0.squashedLoads       108404                       # Number of loads squashed
system.cpu25.iew.lsq.thread0.squashedStores        29887                       # Number of stores squashed
system.cpu25.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu25.iew.predictedNotTakenIncorrect          247                       # Number of branches that were predicted not taken incorrectly
system.cpu25.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu25.iew.wb_consumers                  728552                       # num instructions consuming a value
system.cpu25.iew.wb_count                      743755                       # cumulative count of insts written-back
system.cpu25.iew.wb_fanout                   0.762304                       # average fanout of values written-back
system.cpu25.iew.wb_producers                  555378                       # num instructions producing a value
system.cpu25.iew.wb_rate                     0.156573                       # insts written-back per cycle
system.cpu25.iew.wb_sent                       744265                       # cumulative count of insts sent to commit
system.cpu25.int_regfile_reads                1024339                       # number of integer regfile reads
system.cpu25.int_regfile_writes                496670                       # number of integer regfile writes
system.cpu25.ipc                             0.049204                       # IPC: Instructions Per Cycle
system.cpu25.ipc_total                       0.049204                       # IPC: Total IPC of All Threads
system.cpu25.iq.FU_type_0::No_OpClass             145      0.02%      0.02% # Type of FU issued
system.cpu25.iq.FU_type_0::IntAlu              434272     57.11%     57.13% # Type of FU issued
system.cpu25.iq.FU_type_0::IntMult               9734      1.28%     58.41% # Type of FU issued
system.cpu25.iq.FU_type_0::IntDiv                   7      0.00%     58.41% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatAdd             32139      4.23%     62.64% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCmp                 0      0.00%     62.64% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCvt                 0      0.00%     62.64% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMult                0      0.00%     62.64% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMultAcc             0      0.00%     62.64% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatDiv                 0      0.00%     62.64% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMisc                0      0.00%     62.64% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatSqrt                0      0.00%     62.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAdd                  0      0.00%     62.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAddAcc               0      0.00%     62.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAlu              44482      5.85%     68.49% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCmp                  0      0.00%     68.49% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCvt                  0      0.00%     68.49% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMisc                 0      0.00%     68.49% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMult                 0      0.00%     68.49% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMultAcc              0      0.00%     68.49% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShift                0      0.00%     68.49% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.49% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdDiv                  0      0.00%     68.49% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSqrt                 0      0.00%     68.49% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAdd         22029      2.90%     71.38% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.38% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.38% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCvt         15687      2.06%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMult            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAes                  0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAesMix               0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdPredAlu              0      0.00%     73.45% # Type of FU issued
system.cpu25.iq.FU_type_0::MemRead             109710     14.43%     87.87% # Type of FU issued
system.cpu25.iq.FU_type_0::MemWrite             19502      2.56%     90.44% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMemRead         60104      7.90%     98.34% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMemWrite        12604      1.66%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::total               760415                       # Type of FU issued
system.cpu25.iq.fp_alu_accesses                187052                       # Number of floating point alu accesses
system.cpu25.iq.fp_inst_queue_reads            374097                       # Number of floating instruction queue reads
system.cpu25.iq.fp_inst_queue_wakeup_accesses       171220                       # Number of floating instruction queue wakeup accesses
system.cpu25.iq.fp_inst_queue_writes           390121                       # Number of floating instruction queue writes
system.cpu25.iq.fu_busy_cnt                       244                       # FU busy when requested
system.cpu25.iq.fu_busy_rate                 0.000321                       # FU busy rate (busy events/executed inst)
system.cpu25.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntAlu                   220     90.16%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntMult                    0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntDiv                     0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatAdd                   0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCmp                   0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCvt                   0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMult                  0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMultAcc               0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatDiv                   0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMisc                  0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatSqrt                  0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAdd                    0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAddAcc                 0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAlu                    0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCmp                    0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCvt                    0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMisc                   0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMult                   0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMultAcc                0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShift                  0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShiftAcc               0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdDiv                    0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSqrt                   0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAdd               0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAlu               0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCmp               0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCvt               0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatDiv               0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMisc              0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMult              0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatSqrt              0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdReduceAdd              0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdReduceAlu              0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdReduceCmp              0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAes                    0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAesMix                 0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha1Hash               0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha1Hash2              0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha256Hash             0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha256Hash2            0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShaSigma2              0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShaSigma3              0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdPredAlu                0      0.00%     90.16% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemRead                   11      4.51%     94.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemWrite                   6      2.46%     97.13% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMemRead               3      1.23%     98.36% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMemWrite              4      1.64%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.int_alu_accesses               573462                       # Number of integer alu accesses
system.cpu25.iq.int_inst_queue_reads          5895640                       # Number of integer instruction queue reads
system.cpu25.iq.int_inst_queue_wakeup_accesses       572535                       # Number of integer instruction queue wakeup accesses
system.cpu25.iq.int_inst_queue_writes          847425                       # Number of integer instruction queue writes
system.cpu25.iq.iqInstsAdded                   801035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu25.iq.iqInstsIssued                  760415                       # Number of instructions issued
system.cpu25.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu25.iq.iqSquashedInstsExamined        436480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu25.iq.iqSquashedInstsIssued              10                       # Number of squashed instructions issued
system.cpu25.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu25.iq.iqSquashedOperandsExamined       164062                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu25.iq.issued_per_cycle::samples      4748654                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::mean       0.160133                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::stdev      0.824163                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::0           4497188     94.70%     94.70% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::1             77954      1.64%     96.35% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::2             58041      1.22%     97.57% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::3             28959      0.61%     98.18% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::4             18622      0.39%     98.57% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::5             28975      0.61%     99.18% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::6             15670      0.33%     99.51% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::7             19841      0.42%     99.93% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::8              3404      0.07%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::total       4748654                       # Number of insts issued each cycle
system.cpu25.iq.rate                         0.160080                       # Inst issue rate
system.cpu25.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu25.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu25.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu25.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu25.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu25.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu25.itb.wrAccesses                     63340                       # TLB accesses on write requests
system.cpu25.itb.wrMisses                         120                       # TLB misses on write requests
system.cpu25.memDep0.conflictingLoads           35670                       # Number of conflicting loads.
system.cpu25.memDep0.conflictingStores          25951                       # Number of conflicting stores.
system.cpu25.memDep0.insertedLoads             167739                       # Number of loads inserted to the mem dependence unit.
system.cpu25.memDep0.insertedStores             42453                       # Number of stores inserted to the mem dependence unit.
system.cpu25.misc_regfile_reads                303511                       # number of misc regfile reads
system.cpu25.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu25.numCycles                        4750226                       # number of cpu cycles simulated
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.quiesceCycles                     153789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu25.rename.BlockCycles                294000                       # Number of cycles rename is blocking
system.cpu25.rename.CommittedMaps              448560                       # Number of HB maps that are committed
system.cpu25.rename.IQFullEvents                 2386                       # Number of times rename has blocked due to IQ full
system.cpu25.rename.IdleCycles                  41934                       # Number of cycles rename is idle
system.cpu25.rename.LQFullEvents              4296855                       # Number of times rename has blocked due to LQ full
system.cpu25.rename.ROBFullEvents                 449                       # Number of times rename has blocked due to ROB full
system.cpu25.rename.RenameLookups             1849760                       # Number of register rename lookups that rename has made
system.cpu25.rename.RenamedInsts               802456                       # Number of instructions processed by rename
system.cpu25.rename.RenamedOperands            969357                       # Number of destination operands rename has renamed
system.cpu25.rename.RunCycles                  115140                       # Number of cycles rename is running
system.cpu25.rename.SquashCycles                 3486                       # Number of cycles rename is squashing
system.cpu25.rename.UnblockCycles             4293874                       # Number of cycles rename is unblocking
system.cpu25.rename.UndoneMaps                 520776                       # Number of HB maps that are undone due to squashing
system.cpu25.rename.fp_rename_lookups          282247                       # Number of floating rename lookups
system.cpu25.rename.int_rename_lookups        1048868                       # Number of integer rename lookups
system.cpu25.rename.serializeStallCycles          220                       # count of cycles rename stalled for serializing inst
system.cpu25.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu25.rename.skidInsts                   77992                       # count of insts added to the skid buffer
system.cpu25.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu25.rob.rob_reads                    5438703                       # The number of ROB reads
system.cpu25.rob.rob_writes                   1659469                       # The number of ROB writes
system.cpu25.timesIdled                            12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu26.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu26.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu26.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu26.branchPred.BTBLookups              32040                       # Number of BTB lookups
system.cpu26.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu26.branchPred.condIncorrect             102                       # Number of conditional branches incorrect
system.cpu26.branchPred.condPredicted           56401                       # Number of conditional branches predicted
system.cpu26.branchPred.indirectHits            27928                       # Number of indirect target hits.
system.cpu26.branchPred.indirectLookups         32040                       # Number of indirect predictor lookups.
system.cpu26.branchPred.indirectMisses           4112                       # Number of indirect misses.
system.cpu26.branchPred.lookups                 56810                       # Number of BP lookups
system.cpu26.branchPred.usedRAS                   107                       # Number of times the RAS was used to get a target.
system.cpu26.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu26.cc_regfile_reads                  197606                       # number of cc regfile reads
system.cpu26.cc_regfile_writes                 260673                       # number of cc regfile writes
system.cpu26.commit.amos                            0                       # Number of atomic instructions committed
system.cpu26.commit.branchMispredicts             207                       # The number of times a branch was mispredicted
system.cpu26.commit.branches                    35893                       # Number of branches committed
system.cpu26.commit.bw_lim_events               12573                       # number cycles where commit BW limit reached
system.cpu26.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu26.commit.commitSquashedInsts        438806                       # The number of squashed insts skipped by commit
system.cpu26.commit.committedInsts             228858                       # Number of instructions committed
system.cpu26.commit.committedOps               356220                       # Number of ops (including micro ops) committed
system.cpu26.commit.committed_per_cycle::samples      4691403                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::mean     0.075930                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::stdev     0.680380                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::0      4618252     98.44%     98.44% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::1        15353      0.33%     98.77% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::2         3142      0.07%     98.83% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::3         3137      0.07%     98.90% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::4         2015      0.04%     98.94% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::5        20975      0.45%     99.39% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::6           39      0.00%     99.39% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::7        15917      0.34%     99.73% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::8        12573      0.27%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::total      4691403                       # Number of insts commited each cycle
system.cpu26.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu26.commit.function_calls                 10                       # Number of function calls committed.
system.cpu26.commit.int_insts                  303912                       # Number of committed integer instructions.
system.cpu26.commit.loads                       58638                       # Number of loads committed
system.cpu26.commit.membars                         6                       # Number of memory barriers committed
system.cpu26.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IntAlu         244378     68.60%     68.60% # Class of committed instruction
system.cpu26.commit.op_class_0::IntMult          3127      0.88%     69.48% # Class of committed instruction
system.cpu26.commit.op_class_0::IntDiv              7      0.00%     69.48% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatAdd         9375      2.63%     72.12% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCmp            0      0.00%     72.12% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCvt            0      0.00%     72.12% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMult            0      0.00%     72.12% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMultAcc            0      0.00%     72.12% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatDiv            0      0.00%     72.12% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMisc            0      0.00%     72.12% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatSqrt            0      0.00%     72.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAdd             0      0.00%     72.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAddAcc            0      0.00%     72.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAlu         12500      3.51%     75.62% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCmp             0      0.00%     75.62% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCvt             0      0.00%     75.62% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMisc            0      0.00%     75.62% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMult            0      0.00%     75.62% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShift            0      0.00%     75.62% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdDiv             0      0.00%     75.62% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAdd         9375      2.63%     78.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAlu            0      0.00%     78.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCmp            0      0.00%     78.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCvt         6250      1.75%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatDiv            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMisc            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMult            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdReduceAdd            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdReduceAlu            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdReduceCmp            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAes             0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAesMix            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha1Hash            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha256Hash            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShaSigma2            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShaSigma3            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdPredAlu            0      0.00%     80.01% # Class of committed instruction
system.cpu26.commit.op_class_0::MemRead         42997     12.07%     92.08% # Class of committed instruction
system.cpu26.commit.op_class_0::MemWrite         6300      1.77%     93.85% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMemRead        15641      4.39%     98.24% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMemWrite         6266      1.76%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::total          356220                       # Class of committed instruction
system.cpu26.commit.refs                        71204                       # Number of memory references committed
system.cpu26.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu26.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu26.committedInsts                    228858                       # Number of Instructions Simulated
system.cpu26.committedOps                      356220                       # Number of Ops (including micro ops) Simulated
system.cpu26.cpi                            20.752834                       # CPI: Cycles Per Instruction
system.cpu26.cpi_total                      20.752834                       # CPI: Total CPI of All Threads
system.cpu26.decode.BlockedCycles             4588668                       # Number of cycles decode is blocked
system.cpu26.decode.DecodedInsts               814943                       # Number of instructions handled by decode
system.cpu26.decode.IdleCycles                  35278                       # Number of cycles decode is idle
system.cpu26.decode.RunCycles                  107994                       # Number of cycles decode is running
system.cpu26.decode.SquashCycles                 3498                       # Number of cycles decode is squashing
system.cpu26.decode.UnblockCycles               12569                       # Number of cycles decode is unblocking
system.cpu26.dtb.rdAccesses                    169367                       # TLB accesses on read requests
system.cpu26.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu26.dtb.wrAccesses                     32206                       # TLB accesses on write requests
system.cpu26.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu26.fetch.Branches                     56810                       # Number of branches that fetch encountered
system.cpu26.fetch.CacheLines                   63080                       # Number of cache lines fetched
system.cpu26.fetch.Cycles                     4676168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu26.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu26.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu26.fetch.Insts                       661520                       # Number of instructions fetch has processed
system.cpu26.fetch.MiscStallCycles                108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu26.fetch.PendingTrapStallCycles          673                       # Number of stall cycles due to pending traps
system.cpu26.fetch.SquashCycles                  6996                       # Number of cycles fetch has spent squashing
system.cpu26.fetch.branchRate                0.011961                       # Number of branch fetches per cycle
system.cpu26.fetch.icacheStallCycles            67543                       # Number of cycles fetch is stalled on an Icache miss
system.cpu26.fetch.predictedBranches            28035                       # Number of branches that fetch has predicted taken
system.cpu26.fetch.rate                      0.139283                       # Number of inst fetches per cycle
system.cpu26.fetch.rateDist::samples          4748007                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::mean            0.205109                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::stdev           1.172390                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::0                4581999     96.50%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::1                   8230      0.17%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::2                  16239      0.34%     97.02% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::3                  15168      0.32%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::4                  16220      0.34%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::5                  12828      0.27%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::6                   3317      0.07%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::7                  13323      0.28%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::8                  80683      1.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::total            4748007                       # Number of instructions fetched each cycle (Total)
system.cpu26.fp_regfile_reads                  199351                       # number of floating regfile reads
system.cpu26.fp_regfile_writes                 158968                       # number of floating regfile writes
system.cpu26.idleCycles                          1445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu26.iew.branchMispredicts                252                       # Number of branch mispredicts detected at execute
system.cpu26.iew.exec_branches                  49467                       # Number of branches executed
system.cpu26.iew.exec_nop                           0                       # number of nop insts executed
system.cpu26.iew.exec_rate                   0.158596                       # Inst execution rate
system.cpu26.iew.exec_refs                     201582                       # number of memory reference insts executed
system.cpu26.iew.exec_stores                    32206                       # Number of stores executed
system.cpu26.iew.exec_swp                           0                       # number of swp insts executed
system.cpu26.iew.iewBlockCycles                 53513                       # Number of cycles IEW is blocking
system.cpu26.iew.iewDispLoadInsts              167441                       # Number of dispatched load instructions
system.cpu26.iew.iewDispNonSpecInsts               12                       # Number of dispatched non-speculative instructions
system.cpu26.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu26.iew.iewDispStoreInsts              42578                       # Number of dispatched store instructions
system.cpu26.iew.iewDispatchedInsts            794480                       # Number of instructions dispatched to IQ
system.cpu26.iew.iewExecLoadInsts              169376                       # Number of load instructions executed
system.cpu26.iew.iewExecSquashedInsts             321                       # Number of squashed instructions skipped in execute
system.cpu26.iew.iewExecutedInsts              753244                       # Number of executed instructions
system.cpu26.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu26.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu26.iew.iewLSQFullEvents              249559                       # Number of times the LSQ has become full, causing a stall
system.cpu26.iew.iewSquashCycles                 3498                       # Number of cycles IEW is squashing
system.cpu26.iew.iewUnblockCycles              249354                       # Number of cycles IEW is unblocking
system.cpu26.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu26.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu26.iew.lsq.thread0.forwLoads          25290                       # Number of loads that had data forwarded from stores
system.cpu26.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu26.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu26.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu26.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu26.iew.lsq.thread0.rescheduledLoads        15780                       # Number of loads that were rescheduled
system.cpu26.iew.lsq.thread0.squashedLoads       108802                       # Number of loads squashed
system.cpu26.iew.lsq.thread0.squashedStores        30012                       # Number of stores squashed
system.cpu26.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu26.iew.predictedNotTakenIncorrect          248                       # Number of branches that were predicted not taken incorrectly
system.cpu26.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu26.iew.wb_consumers                  721780                       # num instructions consuming a value
system.cpu26.iew.wb_count                      736828                       # cumulative count of insts written-back
system.cpu26.iew.wb_fanout                   0.762214                       # average fanout of values written-back
system.cpu26.iew.wb_producers                  550151                       # num instructions producing a value
system.cpu26.iew.wb_rate                     0.155140                       # insts written-back per cycle
system.cpu26.iew.wb_sent                       737380                       # cumulative count of insts sent to commit
system.cpu26.int_regfile_reads                1018222                       # number of integer regfile reads
system.cpu26.int_regfile_writes                491428                       # number of integer regfile writes
system.cpu26.ipc                             0.048186                       # IPC: Instructions Per Cycle
system.cpu26.ipc_total                       0.048186                       # IPC: Total IPC of All Threads
system.cpu26.iq.FU_type_0::No_OpClass             145      0.02%      0.02% # Type of FU issued
system.cpu26.iq.FU_type_0::IntAlu              427391     56.72%     56.73% # Type of FU issued
system.cpu26.iq.FU_type_0::IntMult               9777      1.30%     58.03% # Type of FU issued
system.cpu26.iq.FU_type_0::IntDiv                   7      0.00%     58.03% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatAdd             32210      4.27%     62.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCmp                 0      0.00%     62.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCvt                 0      0.00%     62.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMult                0      0.00%     62.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMultAcc             0      0.00%     62.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatDiv                 0      0.00%     62.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMisc                0      0.00%     62.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatSqrt                0      0.00%     62.31% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAdd                  0      0.00%     62.31% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAddAcc               0      0.00%     62.31% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAlu              44562      5.91%     68.22% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCmp                  0      0.00%     68.22% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCvt                  0      0.00%     68.22% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMisc                 0      0.00%     68.22% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMult                 0      0.00%     68.22% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMultAcc              0      0.00%     68.22% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShift                0      0.00%     68.22% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.22% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdDiv                  0      0.00%     68.22% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSqrt                 0      0.00%     68.22% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAdd         22067      2.93%     71.15% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.15% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.15% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCvt         15699      2.08%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMult            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAes                  0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAesMix               0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdPredAlu              0      0.00%     73.23% # Type of FU issued
system.cpu26.iq.FU_type_0::MemRead             109281     14.50%     87.73% # Type of FU issued
system.cpu26.iq.FU_type_0::MemWrite             19603      2.60%     90.34% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMemRead         60199      7.99%     98.32% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMemWrite        12628      1.68%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::total               753569                       # Type of FU issued
system.cpu26.iq.fp_alu_accesses                187372                       # Number of floating point alu accesses
system.cpu26.iq.fp_inst_queue_reads            374737                       # Number of floating instruction queue reads
system.cpu26.iq.fp_inst_queue_wakeup_accesses       171500                       # Number of floating instruction queue wakeup accesses
system.cpu26.iq.fp_inst_queue_writes           391107                       # Number of floating instruction queue writes
system.cpu26.iq.fu_busy_cnt                       254                       # FU busy when requested
system.cpu26.iq.fu_busy_rate                 0.000337                       # FU busy rate (busy events/executed inst)
system.cpu26.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntAlu                   230     90.55%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntMult                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntDiv                     0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatAdd                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCmp                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCvt                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMult                  0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMultAcc               0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatDiv                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMisc                  0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatSqrt                  0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAdd                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAddAcc                 0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAlu                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCmp                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCvt                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMisc                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMult                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMultAcc                0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShift                  0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShiftAcc               0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdDiv                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSqrt                   0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAdd               0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAlu               0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCmp               0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCvt               0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatDiv               0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMisc              0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMult              0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatSqrt              0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdReduceAdd              0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdReduceAlu              0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdReduceCmp              0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAes                    0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAesMix                 0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha1Hash               0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha1Hash2              0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha256Hash             0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha256Hash2            0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShaSigma2              0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShaSigma3              0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdPredAlu                0      0.00%     90.55% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemRead                   11      4.33%     94.88% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemWrite                   6      2.36%     97.24% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMemRead               3      1.18%     98.43% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMemWrite              4      1.57%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.int_alu_accesses               566306                       # Number of integer alu accesses
system.cpu26.iq.int_inst_queue_reads          5880674                       # Number of integer instruction queue reads
system.cpu26.iq.int_inst_queue_wakeup_accesses       565328                       # Number of integer instruction queue wakeup accesses
system.cpu26.iq.int_inst_queue_writes          841628                       # Number of integer instruction queue writes
system.cpu26.iq.iqInstsAdded                   794452                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu26.iq.iqInstsIssued                  753569                       # Number of instructions issued
system.cpu26.iq.iqNonSpecInstsAdded                28                       # Number of non-speculative instructions added to the IQ
system.cpu26.iq.iqSquashedInstsExamined        438249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu26.iq.iqSquashedInstsIssued              16                       # Number of squashed instructions issued
system.cpu26.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu26.iq.iqSquashedOperandsExamined       164982                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu26.iq.issued_per_cycle::samples      4748007                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::mean       0.158713                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::stdev      0.819444                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::0           4498025     94.74%     94.74% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::1             77537      1.63%     96.37% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::2             58063      1.22%     97.59% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::3             29041      0.61%     98.20% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::4             18550      0.39%     98.59% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::5             28340      0.60%     99.19% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::6             15694      0.33%     99.52% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::7             19337      0.41%     99.93% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::8              3420      0.07%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::total       4748007                       # Number of insts issued each cycle
system.cpu26.iq.rate                         0.158664                       # Inst issue rate
system.cpu26.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu26.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu26.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu26.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu26.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu26.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu26.itb.wrAccesses                     63190                       # TLB accesses on write requests
system.cpu26.itb.wrMisses                         119                       # TLB misses on write requests
system.cpu26.memDep0.conflictingLoads           35764                       # Number of conflicting loads.
system.cpu26.memDep0.conflictingStores          26009                       # Number of conflicting stores.
system.cpu26.memDep0.insertedLoads             167441                       # Number of loads inserted to the mem dependence unit.
system.cpu26.memDep0.insertedStores             42578                       # Number of stores inserted to the mem dependence unit.
system.cpu26.misc_regfile_reads                300677                       # number of misc regfile reads
system.cpu26.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu26.numCycles                        4749452                       # number of cpu cycles simulated
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.quiesceCycles                     154563                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu26.rename.BlockCycles                309330                       # Number of cycles rename is blocking
system.cpu26.rename.CommittedMaps              438126                       # Number of HB maps that are committed
system.cpu26.rename.IQFullEvents                 1913                       # Number of times rename has blocked due to IQ full
system.cpu26.rename.IdleCycles                  41950                       # Number of cycles rename is idle
system.cpu26.rename.LQFullEvents              4282079                       # Number of times rename has blocked due to LQ full
system.cpu26.rename.ROBFullEvents                 435                       # Number of times rename has blocked due to ROB full
system.cpu26.rename.RenameLookups             1835305                       # Number of register rename lookups that rename has made
system.cpu26.rename.RenamedInsts               795982                       # Number of instructions processed by rename
system.cpu26.rename.RenamedOperands            961182                       # Number of destination operands rename has renamed
system.cpu26.rename.RunCycles                  113847                       # Number of cycles rename is running
system.cpu26.rename.SquashCycles                 3498                       # Number of cycles rename is squashing
system.cpu26.rename.UnblockCycles             4279107                       # Number of cycles rename is unblocking
system.cpu26.rename.UndoneMaps                 523031                       # Number of HB maps that are undone due to squashing
system.cpu26.rename.fp_rename_lookups          282854                       # Number of floating rename lookups
system.cpu26.rename.int_rename_lookups        1043256                       # Number of integer rename lookups
system.cpu26.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu26.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu26.rename.skidInsts                   78238                       # count of insts added to the skid buffer
system.cpu26.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu26.rob.rob_reads                    5431151                       # The number of ROB reads
system.cpu26.rob.rob_writes                   1646670                       # The number of ROB writes
system.cpu26.timesIdled                            12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu27.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu27.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu27.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu27.branchPred.BTBLookups              31477                       # Number of BTB lookups
system.cpu27.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu27.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu27.branchPred.condPredicted           55321                       # Number of conditional branches predicted
system.cpu27.branchPred.indirectHits            27401                       # Number of indirect target hits.
system.cpu27.branchPred.indirectLookups         31477                       # Number of indirect predictor lookups.
system.cpu27.branchPred.indirectMisses           4076                       # Number of indirect misses.
system.cpu27.branchPred.lookups                 55720                       # Number of BP lookups
system.cpu27.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu27.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu27.cc_regfile_reads                  192190                       # number of cc regfile reads
system.cpu27.cc_regfile_writes                 257233                       # number of cc regfile writes
system.cpu27.commit.amos                            0                       # Number of atomic instructions committed
system.cpu27.commit.branchMispredicts             210                       # The number of times a branch was mispredicted
system.cpu27.commit.branches                    34839                       # Number of branches committed
system.cpu27.commit.bw_lim_events               12578                       # number cycles where commit BW limit reached
system.cpu27.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu27.commit.commitSquashedInsts        438486                       # The number of squashed insts skipped by commit
system.cpu27.commit.committedInsts             225169                       # Number of instructions committed
system.cpu27.commit.committedOps               349895                       # Number of ops (including micro ops) committed
system.cpu27.commit.committed_per_cycle::samples      4690652                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::mean     0.074594                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::stdev     0.675014                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::0      4618901     98.47%     98.47% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::1        15012      0.32%     98.79% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::2         3143      0.07%     98.86% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::3         3136      0.07%     98.92% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::4         1899      0.04%     98.96% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::5        20436      0.44%     99.40% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::6           40      0.00%     99.40% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::7        15507      0.33%     99.73% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::8        12578      0.27%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::total      4690652                       # Number of insts commited each cycle
system.cpu27.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu27.commit.function_calls                 10                       # Number of function calls committed.
system.cpu27.commit.int_insts                  298114                       # Number of committed integer instructions.
system.cpu27.commit.loads                       58111                       # Number of loads committed
system.cpu27.commit.membars                         6                       # Number of memory barriers committed
system.cpu27.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IntAlu         238580     68.19%     68.19% # Class of committed instruction
system.cpu27.commit.op_class_0::IntMult          3127      0.89%     69.08% # Class of committed instruction
system.cpu27.commit.op_class_0::IntDiv              7      0.00%     69.08% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatAdd         9375      2.68%     71.76% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCmp            0      0.00%     71.76% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCvt            0      0.00%     71.76% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMult            0      0.00%     71.76% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMultAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatDiv            0      0.00%     71.76% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMisc            0      0.00%     71.76% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatSqrt            0      0.00%     71.76% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAdd             0      0.00%     71.76% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAddAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAlu         12500      3.57%     75.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCmp             0      0.00%     75.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCvt             0      0.00%     75.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMult            0      0.00%     75.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShift            0      0.00%     75.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShiftAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdDiv             0      0.00%     75.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAdd         9375      2.68%     78.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAlu            0      0.00%     78.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCmp            0      0.00%     78.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCvt         6250      1.79%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatDiv            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMisc            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMult            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdReduceAdd            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdReduceAlu            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdReduceCmp            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAes             0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAesMix            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha1Hash            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha256Hash            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShaSigma2            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShaSigma3            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdPredAlu            0      0.00%     79.80% # Class of committed instruction
system.cpu27.commit.op_class_0::MemRead         42470     12.14%     91.94% # Class of committed instruction
system.cpu27.commit.op_class_0::MemWrite         6300      1.80%     93.74% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMemRead        15641      4.47%     98.21% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMemWrite         6266      1.79%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::total          349895                       # Class of committed instruction
system.cpu27.commit.refs                        70677                       # Number of memory references committed
system.cpu27.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu27.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu27.committedInsts                    225169                       # Number of Instructions Simulated
system.cpu27.committedOps                      349895                       # Number of Ops (including micro ops) Simulated
system.cpu27.cpi                            21.089151                       # CPI: Cycles Per Instruction
system.cpu27.cpi_total                      21.089151                       # CPI: Total CPI of All Threads
system.cpu27.decode.BlockedCycles             4589402                       # Number of cycles decode is blocked
system.cpu27.decode.DecodedInsts               808289                       # Number of instructions handled by decode
system.cpu27.decode.IdleCycles                  34967                       # Number of cycles decode is idle
system.cpu27.decode.RunCycles                  106782                       # Number of cycles decode is running
system.cpu27.decode.SquashCycles                 3500                       # Number of cycles decode is squashing
system.cpu27.decode.UnblockCycles               12575                       # Number of cycles decode is unblocking
system.cpu27.dtb.rdAccesses                    168683                       # TLB accesses on read requests
system.cpu27.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu27.dtb.wrAccesses                     32099                       # TLB accesses on write requests
system.cpu27.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu27.fetch.Branches                     55720                       # Number of branches that fetch encountered
system.cpu27.fetch.CacheLines                   62825                       # Number of cache lines fetched
system.cpu27.fetch.Cycles                     4675746                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu27.fetch.IcacheSquashes                  14                       # Number of outstanding Icache misses that were squashed
system.cpu27.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu27.fetch.Insts                       657538                       # Number of instructions fetch has processed
system.cpu27.fetch.MiscStallCycles                112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu27.fetch.PendingTrapStallCycles          687                       # Number of stall cycles due to pending traps
system.cpu27.fetch.SquashCycles                  7000                       # Number of cycles fetch has spent squashing
system.cpu27.fetch.branchRate                0.011734                       # Number of branch fetches per cycle
system.cpu27.fetch.icacheStallCycles            67164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu27.fetch.predictedBranches            27507                       # Number of branches that fetch has predicted taken
system.cpu27.fetch.rate                      0.138469                       # Number of inst fetches per cycle
system.cpu27.fetch.rateDist::samples          4747226                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::mean            0.203704                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::stdev           1.168657                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::0                4582464     96.53%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::1                   8107      0.17%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::2                  16228      0.34%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::3                  15055      0.32%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::4                  15815      0.33%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::5                  12820      0.27%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::6                   3315      0.07%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::7                  13323      0.28%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::8                  80099      1.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::total            4747226                       # Number of instructions fetched each cycle (Total)
system.cpu27.fp_regfile_reads                  199186                       # number of floating regfile reads
system.cpu27.fp_regfile_writes                 158851                       # number of floating regfile writes
system.cpu27.idleCycles                          1397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu27.iew.branchMispredicts                259                       # Number of branch mispredicts detected at execute
system.cpu27.iew.exec_branches                  48385                       # Number of branches executed
system.cpu27.iew.exec_nop                           0                       # number of nop insts executed
system.cpu27.iew.exec_rate                   0.157156                       # Inst execution rate
system.cpu27.iew.exec_refs                     200792                       # number of memory reference insts executed
system.cpu27.iew.exec_stores                    32099                       # Number of stores executed
system.cpu27.iew.exec_swp                           0                       # number of swp insts executed
system.cpu27.iew.iewBlockCycles                 53311                       # Number of cycles IEW is blocking
system.cpu27.iew.iewDispLoadInsts              166848                       # Number of dispatched load instructions
system.cpu27.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu27.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu27.iew.iewDispStoreInsts              42581                       # Number of dispatched store instructions
system.cpu27.iew.iewDispatchedInsts            787931                       # Number of instructions dispatched to IQ
system.cpu27.iew.iewExecLoadInsts              168693                       # Number of load instructions executed
system.cpu27.iew.iewExecSquashedInsts             318                       # Number of squashed instructions skipped in execute
system.cpu27.iew.iewExecutedInsts              746275                       # Number of executed instructions
system.cpu27.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu27.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu27.iew.iewLSQFullEvents              251342                       # Number of times the LSQ has become full, causing a stall
system.cpu27.iew.iewSquashCycles                 3500                       # Number of cycles IEW is squashing
system.cpu27.iew.iewUnblockCycles              251148                       # Number of cycles IEW is unblocking
system.cpu27.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu27.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu27.iew.lsq.thread0.forwLoads          25260                       # Number of loads that had data forwarded from stores
system.cpu27.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu27.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu27.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu27.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu27.iew.lsq.thread0.rescheduledLoads        15700                       # Number of loads that were rescheduled
system.cpu27.iew.lsq.thread0.squashedLoads       108736                       # Number of loads squashed
system.cpu27.iew.lsq.thread0.squashedStores        30015                       # Number of stores squashed
system.cpu27.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu27.iew.predictedNotTakenIncorrect          255                       # Number of branches that were predicted not taken incorrectly
system.cpu27.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu27.iew.wb_consumers                  715005                       # num instructions consuming a value
system.cpu27.iew.wb_count                      729885                       # cumulative count of insts written-back
system.cpu27.iew.wb_fanout                   0.762262                       # average fanout of values written-back
system.cpu27.iew.wb_producers                  545021                       # num instructions producing a value
system.cpu27.iew.wb_rate                     0.153705                       # insts written-back per cycle
system.cpu27.iew.wb_sent                       730479                       # cumulative count of insts sent to commit
system.cpu27.int_regfile_reads                1010645                       # number of integer regfile reads
system.cpu27.int_regfile_writes                486320                       # number of integer regfile writes
system.cpu27.ipc                             0.047418                       # IPC: Instructions Per Cycle
system.cpu27.ipc_total                       0.047418                       # IPC: Total IPC of All Threads
system.cpu27.iq.FU_type_0::No_OpClass             152      0.02%      0.02% # Type of FU issued
system.cpu27.iq.FU_type_0::IntAlu              421305     56.43%     56.45% # Type of FU issued
system.cpu27.iq.FU_type_0::IntMult               9747      1.31%     57.76% # Type of FU issued
system.cpu27.iq.FU_type_0::IntDiv                   7      0.00%     57.76% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatAdd             32197      4.31%     62.07% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCmp                 0      0.00%     62.07% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCvt                 0      0.00%     62.07% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMult                0      0.00%     62.07% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMultAcc             0      0.00%     62.07% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatDiv                 0      0.00%     62.07% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMisc                0      0.00%     62.07% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatSqrt                0      0.00%     62.07% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAdd                  0      0.00%     62.07% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAddAcc               0      0.00%     62.07% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAlu              44529      5.96%     68.03% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCmp                  0      0.00%     68.03% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCvt                  0      0.00%     68.03% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMisc                 0      0.00%     68.03% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMult                 0      0.00%     68.03% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMultAcc              0      0.00%     68.03% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShift                0      0.00%     68.03% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.03% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdDiv                  0      0.00%     68.03% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSqrt                 0      0.00%     68.03% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAdd         22046      2.95%     70.99% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.99% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.99% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCvt         15687      2.10%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMult            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAes                  0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAesMix               0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdPredAlu              0      0.00%     73.09% # Type of FU issued
system.cpu27.iq.FU_type_0::MemRead             108705     14.56%     87.65% # Type of FU issued
system.cpu27.iq.FU_type_0::MemWrite             19510      2.61%     90.26% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMemRead         60093      8.05%     98.31% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMemWrite        12616      1.69%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::total               746594                       # Type of FU issued
system.cpu27.iq.fp_alu_accesses                187175                       # Number of floating point alu accesses
system.cpu27.iq.fp_inst_queue_reads            374343                       # Number of floating instruction queue reads
system.cpu27.iq.fp_inst_queue_wakeup_accesses       171381                       # Number of floating instruction queue wakeup accesses
system.cpu27.iq.fp_inst_queue_writes           390879                       # Number of floating instruction queue writes
system.cpu27.iq.fu_busy_cnt                       257                       # FU busy when requested
system.cpu27.iq.fu_busy_rate                 0.000344                       # FU busy rate (busy events/executed inst)
system.cpu27.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntAlu                   233     90.66%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntMult                    0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntDiv                     0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatAdd                   0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCmp                   0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCvt                   0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMult                  0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMultAcc               0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatDiv                   0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMisc                  0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatSqrt                  0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAdd                    0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAddAcc                 0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAlu                    0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCmp                    0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCvt                    0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMisc                   0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMult                   0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMultAcc                0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShift                  0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShiftAcc               0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdDiv                    0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSqrt                   0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAdd               0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAlu               0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCmp               0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCvt               0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatDiv               0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMisc              0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMult              0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatSqrt              0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdReduceAdd              0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdReduceAlu              0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdReduceCmp              0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAes                    0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAesMix                 0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha1Hash               0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha1Hash2              0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha256Hash             0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha256Hash2            0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShaSigma2              0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShaSigma3              0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdPredAlu                0      0.00%     90.66% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemRead                   11      4.28%     94.94% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemWrite                   6      2.33%     97.28% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMemRead               3      1.17%     98.44% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMemWrite              4      1.56%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.int_alu_accesses               559524                       # Number of integer alu accesses
system.cpu27.iq.int_inst_queue_reads          5866342                       # Number of integer instruction queue reads
system.cpu27.iq.int_inst_queue_wakeup_accesses       558504                       # Number of integer instruction queue wakeup accesses
system.cpu27.iq.int_inst_queue_writes          835085                       # Number of integer instruction queue writes
system.cpu27.iq.iqInstsAdded                   787909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu27.iq.iqInstsIssued                  746594                       # Number of instructions issued
system.cpu27.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu27.iq.iqSquashedInstsExamined        438027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu27.iq.iqSquashedInstsIssued              15                       # Number of squashed instructions issued
system.cpu27.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu27.iq.iqSquashedOperandsExamined       166224                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu27.iq.issued_per_cycle::samples      4747226                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::mean       0.157270                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::stdev      0.814869                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::0           4498780     94.77%     94.77% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::1             77258      1.63%     96.39% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::2             58062      1.22%     97.62% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::3             28899      0.61%     98.23% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::4             18388      0.39%     98.61% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::5             27843      0.59%     99.20% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::6             15653      0.33%     99.53% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::7             18914      0.40%     99.93% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::8              3429      0.07%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::total       4747226                       # Number of insts issued each cycle
system.cpu27.iq.rate                         0.157223                       # Inst issue rate
system.cpu27.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu27.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu27.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu27.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu27.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu27.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu27.itb.wrAccesses                     62941                       # TLB accesses on write requests
system.cpu27.itb.wrMisses                         125                       # TLB misses on write requests
system.cpu27.memDep0.conflictingLoads           35789                       # Number of conflicting loads.
system.cpu27.memDep0.conflictingStores          26026                       # Number of conflicting stores.
system.cpu27.memDep0.insertedLoads             166848                       # Number of loads inserted to the mem dependence unit.
system.cpu27.memDep0.insertedStores             42581                       # Number of stores inserted to the mem dependence unit.
system.cpu27.misc_regfile_reads                297753                       # number of misc regfile reads
system.cpu27.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu27.numCycles                        4748623                       # number of cpu cycles simulated
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.quiesceCycles                     155392                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu27.rename.BlockCycles                310147                       # Number of cycles rename is blocking
system.cpu27.rename.CommittedMaps              430221                       # Number of HB maps that are committed
system.cpu27.rename.IQFullEvents                 1784                       # Number of times rename has blocked due to IQ full
system.cpu27.rename.IdleCycles                  41630                       # Number of cycles rename is idle
system.cpu27.rename.LQFullEvents              4282040                       # Number of times rename has blocked due to LQ full
system.cpu27.rename.ROBFullEvents                 433                       # Number of times rename has blocked due to ROB full
system.cpu27.rename.RenameLookups             1820532                       # Number of register rename lookups that rename has made
system.cpu27.rename.RenamedInsts               789419                       # Number of instructions processed by rename
system.cpu27.rename.RenamedOperands            952977                       # Number of destination operands rename has renamed
system.cpu27.rename.RunCycles                  112654                       # Number of cycles rename is running
system.cpu27.rename.SquashCycles                 3500                       # Number of cycles rename is squashing
system.cpu27.rename.UnblockCycles             4279058                       # Number of cycles rename is unblocking
system.cpu27.rename.UndoneMaps                 522741                       # Number of HB maps that are undone due to squashing
system.cpu27.rename.fp_rename_lookups          282698                       # Number of floating rename lookups
system.cpu27.rename.int_rename_lookups        1036650                       # Number of integer rename lookups
system.cpu27.rename.serializeStallCycles          237                       # count of cycles rename stalled for serializing inst
system.cpu27.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu27.rename.skidInsts                   78185                       # count of insts added to the skid buffer
system.cpu27.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu27.rob.rob_reads                    5423763                       # The number of ROB reads
system.cpu27.rob.rob_writes                   1633351                       # The number of ROB writes
system.cpu27.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu28.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu28.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu28.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu28.branchPred.BTBLookups              31470                       # Number of BTB lookups
system.cpu28.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu28.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu28.branchPred.condPredicted           55379                       # Number of conditional branches predicted
system.cpu28.branchPred.indirectHits            27426                       # Number of indirect target hits.
system.cpu28.branchPred.indirectLookups         31470                       # Number of indirect predictor lookups.
system.cpu28.branchPred.indirectMisses           4044                       # Number of indirect misses.
system.cpu28.branchPred.lookups                 55781                       # Number of BP lookups
system.cpu28.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu28.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu28.cc_regfile_reads                  192570                       # number of cc regfile reads
system.cpu28.cc_regfile_writes                 257410                       # number of cc regfile writes
system.cpu28.commit.amos                            0                       # Number of atomic instructions committed
system.cpu28.commit.branchMispredicts             205                       # The number of times a branch was mispredicted
system.cpu28.commit.branches                    34906                       # Number of branches committed
system.cpu28.commit.bw_lim_events               12570                       # number cycles where commit BW limit reached
system.cpu28.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu28.commit.commitSquashedInsts        438392                       # The number of squashed insts skipped by commit
system.cpu28.commit.committedInsts             225406                       # Number of instructions committed
system.cpu28.commit.committedOps               350302                       # Number of ops (including micro ops) committed
system.cpu28.commit.committed_per_cycle::samples      4689272                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::mean     0.074703                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::stdev     0.676986                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::0      4618417     98.49%     98.49% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::1        14040      0.30%     98.79% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::2         3142      0.07%     98.86% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::3         3140      0.07%     98.92% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::4         1576      0.03%     98.96% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::5        20488      0.44%     99.39% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::6           39      0.00%     99.39% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::7        15860      0.34%     99.73% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::8        12570      0.27%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::total      4689272                       # Number of insts commited each cycle
system.cpu28.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu28.commit.function_calls                 10                       # Number of function calls committed.
system.cpu28.commit.int_insts                  298487                       # Number of committed integer instructions.
system.cpu28.commit.loads                       58145                       # Number of loads committed
system.cpu28.commit.membars                         6                       # Number of memory barriers committed
system.cpu28.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IntAlu         238953     68.21%     68.21% # Class of committed instruction
system.cpu28.commit.op_class_0::IntMult          3127      0.89%     69.11% # Class of committed instruction
system.cpu28.commit.op_class_0::IntDiv              7      0.00%     69.11% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatAdd         9375      2.68%     71.79% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCmp            0      0.00%     71.79% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCvt            0      0.00%     71.79% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMult            0      0.00%     71.79% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMultAcc            0      0.00%     71.79% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatDiv            0      0.00%     71.79% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMisc            0      0.00%     71.79% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatSqrt            0      0.00%     71.79% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAdd             0      0.00%     71.79% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAddAcc            0      0.00%     71.79% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAlu         12500      3.57%     75.35% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCmp             0      0.00%     75.35% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCvt             0      0.00%     75.35% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMisc            0      0.00%     75.35% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMult            0      0.00%     75.35% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMultAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShift            0      0.00%     75.35% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShiftAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdDiv             0      0.00%     75.35% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSqrt            0      0.00%     75.35% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAdd         9375      2.68%     78.03% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAlu            0      0.00%     78.03% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCmp            0      0.00%     78.03% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCvt         6250      1.78%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMult            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAes             0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu28.commit.op_class_0::MemRead         42504     12.13%     91.95% # Class of committed instruction
system.cpu28.commit.op_class_0::MemWrite         6300      1.80%     93.75% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMemRead        15641      4.47%     98.21% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMemWrite         6266      1.79%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::total          350302                       # Class of committed instruction
system.cpu28.commit.refs                        70711                       # Number of memory references committed
system.cpu28.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu28.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu28.committedInsts                    225406                       # Number of Instructions Simulated
system.cpu28.committedOps                      350302                       # Number of Ops (including micro ops) Simulated
system.cpu28.cpi                            21.061139                       # CPI: Cycles Per Instruction
system.cpu28.cpi_total                      21.061139                       # CPI: Total CPI of All Threads
system.cpu28.decode.BlockedCycles             4589003                       # Number of cycles decode is blocked
system.cpu28.decode.DecodedInsts               808515                       # Number of instructions handled by decode
system.cpu28.decode.IdleCycles                  34259                       # Number of cycles decode is idle
system.cpu28.decode.RunCycles                  106478                       # Number of cycles decode is running
system.cpu28.decode.SquashCycles                 3494                       # Number of cycles decode is squashing
system.cpu28.decode.UnblockCycles               12586                       # Number of cycles decode is unblocking
system.cpu28.dtb.rdAccesses                    168795                       # TLB accesses on read requests
system.cpu28.dtb.rdMisses                          10                       # TLB misses on read requests
system.cpu28.dtb.wrAccesses                     32155                       # TLB accesses on write requests
system.cpu28.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu28.fetch.Branches                     55781                       # Number of branches that fetch encountered
system.cpu28.fetch.CacheLines                   62169                       # Number of cache lines fetched
system.cpu28.fetch.Cycles                     4675029                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu28.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu28.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu28.fetch.Insts                       657669                       # Number of instructions fetch has processed
system.cpu28.fetch.MiscStallCycles                107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu28.fetch.PendingTrapStallCycles          670                       # Number of stall cycles due to pending traps
system.cpu28.fetch.SquashCycles                  6988                       # Number of cycles fetch has spent squashing
system.cpu28.fetch.branchRate                0.011750                       # Number of branch fetches per cycle
system.cpu28.fetch.icacheStallCycles            66503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu28.fetch.predictedBranches            27532                       # Number of branches that fetch has predicted taken
system.cpu28.fetch.rate                      0.138535                       # Number of inst fetches per cycle
system.cpu28.fetch.rateDist::samples          4745820                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::mean            0.203825                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::stdev           1.169153                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::0                4581324     96.53%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::1                   7795      0.16%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::2                  16224      0.34%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::3                  14733      0.31%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::4                  16163      0.34%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::5                  12832      0.27%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::6                   3314      0.07%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::7                  13302      0.28%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::8                  80133      1.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::total            4745820                       # Number of instructions fetched each cycle (Total)
system.cpu28.fp_regfile_reads                  199280                       # number of floating regfile reads
system.cpu28.fp_regfile_writes                 158929                       # number of floating regfile writes
system.cpu28.idleCycles                          1487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu28.iew.branchMispredicts                250                       # Number of branch mispredicts detected at execute
system.cpu28.iew.exec_branches                  48448                       # Number of branches executed
system.cpu28.iew.exec_nop                           0                       # number of nop insts executed
system.cpu28.iew.exec_rate                   0.157295                       # Inst execution rate
system.cpu28.iew.exec_refs                     200959                       # number of memory reference insts executed
system.cpu28.iew.exec_stores                    32155                       # Number of stores executed
system.cpu28.iew.exec_swp                           0                       # number of swp insts executed
system.cpu28.iew.iewBlockCycles                 53508                       # Number of cycles IEW is blocking
system.cpu28.iew.iewDispLoadInsts              166881                       # Number of dispatched load instructions
system.cpu28.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu28.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu28.iew.iewDispStoreInsts              42554                       # Number of dispatched store instructions
system.cpu28.iew.iewDispatchedInsts            788174                       # Number of instructions dispatched to IQ
system.cpu28.iew.iewExecLoadInsts              168804                       # Number of load instructions executed
system.cpu28.iew.iewExecSquashedInsts             318                       # Number of squashed instructions skipped in execute
system.cpu28.iew.iewExecutedInsts              746727                       # Number of executed instructions
system.cpu28.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu28.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu28.iew.iewLSQFullEvents              239962                       # Number of times the LSQ has become full, causing a stall
system.cpu28.iew.iewSquashCycles                 3494                       # Number of cycles IEW is squashing
system.cpu28.iew.iewUnblockCycles              239769                       # Number of cycles IEW is unblocking
system.cpu28.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu28.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu28.iew.lsq.thread0.forwLoads          25279                       # Number of loads that had data forwarded from stores
system.cpu28.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu28.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu28.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu28.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu28.iew.lsq.thread0.rescheduledLoads        15753                       # Number of loads that were rescheduled
system.cpu28.iew.lsq.thread0.squashedLoads       108735                       # Number of loads squashed
system.cpu28.iew.lsq.thread0.squashedStores        29988                       # Number of stores squashed
system.cpu28.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu28.iew.predictedNotTakenIncorrect          246                       # Number of branches that were predicted not taken incorrectly
system.cpu28.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu28.iew.wb_consumers                  715641                       # num instructions consuming a value
system.cpu28.iew.wb_count                      730289                       # cumulative count of insts written-back
system.cpu28.iew.wb_fanout                   0.761914                       # average fanout of values written-back
system.cpu28.iew.wb_producers                  545257                       # num instructions producing a value
system.cpu28.iew.wb_rate                     0.153832                       # insts written-back per cycle
system.cpu28.iew.wb_sent                       730888                       # cumulative count of insts sent to commit
system.cpu28.int_regfile_reads                1011238                       # number of integer regfile reads
system.cpu28.int_regfile_writes                486503                       # number of integer regfile writes
system.cpu28.ipc                             0.047481                       # IPC: Instructions Per Cycle
system.cpu28.ipc_total                       0.047481                       # IPC: Total IPC of All Threads
system.cpu28.iq.FU_type_0::No_OpClass             144      0.02%      0.02% # Type of FU issued
system.cpu28.iq.FU_type_0::IntAlu              421545     56.43%     56.45% # Type of FU issued
system.cpu28.iq.FU_type_0::IntMult               9755      1.31%     57.75% # Type of FU issued
system.cpu28.iq.FU_type_0::IntDiv                   7      0.00%     57.75% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatAdd             32204      4.31%     62.07% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCmp                 0      0.00%     62.07% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCvt                 0      0.00%     62.07% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMult                0      0.00%     62.07% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMultAcc             0      0.00%     62.07% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatDiv                 0      0.00%     62.07% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMisc                0      0.00%     62.07% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatSqrt                0      0.00%     62.07% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAdd                  0      0.00%     62.07% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAddAcc               0      0.00%     62.07% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAlu              44552      5.96%     68.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCmp                  0      0.00%     68.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCvt                  0      0.00%     68.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMisc                 0      0.00%     68.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMult                 0      0.00%     68.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMultAcc              0      0.00%     68.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShift                0      0.00%     68.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdDiv                  0      0.00%     68.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSqrt                 0      0.00%     68.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAdd         22053      2.95%     70.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCvt         15699      2.10%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMult            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAes                  0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAesMix               0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdPredAlu              0      0.00%     73.08% # Type of FU issued
system.cpu28.iq.FU_type_0::MemRead             108736     14.56%     87.64% # Type of FU issued
system.cpu28.iq.FU_type_0::MemWrite             19560      2.62%     90.26% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMemRead         60172      8.05%     98.31% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMemWrite        12619      1.69%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::total               747046                       # Type of FU issued
system.cpu28.iq.fp_alu_accesses                187306                       # Number of floating point alu accesses
system.cpu28.iq.fp_inst_queue_reads            374605                       # Number of floating instruction queue reads
system.cpu28.iq.fp_inst_queue_wakeup_accesses       171448                       # Number of floating instruction queue wakeup accesses
system.cpu28.iq.fp_inst_queue_writes           391041                       # Number of floating instruction queue writes
system.cpu28.iq.fu_busy_cnt                       249                       # FU busy when requested
system.cpu28.iq.fu_busy_rate                 0.000333                       # FU busy rate (busy events/executed inst)
system.cpu28.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntAlu                   225     90.36%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntMult                    0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntDiv                     0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatAdd                   0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCmp                   0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCvt                   0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMult                  0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMultAcc               0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatDiv                   0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMisc                  0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatSqrt                  0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAdd                    0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAddAcc                 0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAlu                    0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCmp                    0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCvt                    0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMisc                   0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMult                   0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMultAcc                0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShift                  0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShiftAcc               0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdDiv                    0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSqrt                   0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAdd               0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAlu               0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCmp               0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCvt               0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatDiv               0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMisc              0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMult              0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatSqrt              0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdReduceAdd              0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdReduceAlu              0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdReduceCmp              0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAes                    0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAesMix                 0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha1Hash               0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha1Hash2              0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha256Hash             0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha256Hash2            0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShaSigma2              0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShaSigma3              0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdPredAlu                0      0.00%     90.36% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemRead                   11      4.42%     94.78% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemWrite                   6      2.41%     97.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMemRead               3      1.20%     98.39% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMemWrite              4      1.61%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.int_alu_accesses               559845                       # Number of integer alu accesses
system.cpu28.iq.int_inst_queue_reads          5865567                       # Number of integer instruction queue reads
system.cpu28.iq.int_inst_queue_wakeup_accesses       558841                       # Number of integer instruction queue wakeup accesses
system.cpu28.iq.int_inst_queue_writes          835001                       # Number of integer instruction queue writes
system.cpu28.iq.iqInstsAdded                   788149                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu28.iq.iqInstsIssued                  747046                       # Number of instructions issued
system.cpu28.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu28.iq.iqSquashedInstsExamined        437862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu28.iq.iqSquashedInstsIssued              12                       # Number of squashed instructions issued
system.cpu28.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu28.iq.iqSquashedOperandsExamined       165583                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu28.iq.issued_per_cycle::samples      4745820                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::mean       0.157411                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::stdev      0.816563                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::0           4498442     94.79%     94.79% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::1             75896      1.60%     96.39% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::2             58263      1.23%     97.61% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::3             28927      0.61%     98.22% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::4             18082      0.38%     98.60% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::5             27839      0.59%     99.19% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::6             15691      0.33%     99.52% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::7             19266      0.41%     99.93% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::8              3414      0.07%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::total       4745820                       # Number of insts issued each cycle
system.cpu28.iq.rate                         0.157362                       # Inst issue rate
system.cpu28.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu28.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu28.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu28.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu28.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu28.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu28.itb.wrAccesses                     62278                       # TLB accesses on write requests
system.cpu28.itb.wrMisses                         118                       # TLB misses on write requests
system.cpu28.memDep0.conflictingLoads           35752                       # Number of conflicting loads.
system.cpu28.memDep0.conflictingStores          25999                       # Number of conflicting stores.
system.cpu28.memDep0.insertedLoads             166881                       # Number of loads inserted to the mem dependence unit.
system.cpu28.memDep0.insertedStores             42554                       # Number of stores inserted to the mem dependence unit.
system.cpu28.misc_regfile_reads                298020                       # number of misc regfile reads
system.cpu28.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu28.numCycles                        4747307                       # number of cpu cycles simulated
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.quiesceCycles                     156708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu28.rename.BlockCycles                299623                       # Number of cycles rename is blocking
system.cpu28.rename.CommittedMaps              430725                       # Number of HB maps that are committed
system.cpu28.rename.IQFullEvents                 2755                       # Number of times rename has blocked due to IQ full
system.cpu28.rename.IdleCycles                  40916                       # Number of cycles rename is idle
system.cpu28.rename.LQFullEvents              4292124                       # Number of times rename has blocked due to LQ full
system.cpu28.rename.ROBFullEvents                 444                       # Number of times rename has blocked due to ROB full
system.cpu28.rename.RenameLookups             1821003                       # Number of register rename lookups that rename has made
system.cpu28.rename.RenamedInsts               789631                       # Number of instructions processed by rename
system.cpu28.rename.RenamedOperands            953252                       # Number of destination operands rename has renamed
system.cpu28.rename.RunCycles                  112362                       # Number of cycles rename is running
system.cpu28.rename.SquashCycles                 3494                       # Number of cycles rename is squashing
system.cpu28.rename.UnblockCycles             4289150                       # Number of cycles rename is unblocking
system.cpu28.rename.UndoneMaps                 522506                       # Number of HB maps that are undone due to squashing
system.cpu28.rename.fp_rename_lookups          282822                       # Number of floating rename lookups
system.cpu28.rename.int_rename_lookups        1036667                       # Number of integer rename lookups
system.cpu28.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu28.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu28.rename.skidInsts                   78182                       # count of insts added to the skid buffer
system.cpu28.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu28.rob.rob_reads                    5422717                       # The number of ROB reads
system.cpu28.rob.rob_writes                   1633949                       # The number of ROB writes
system.cpu28.timesIdled                            13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu29.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu29.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu29.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu29.branchPred.BTBLookups              33486                       # Number of BTB lookups
system.cpu29.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu29.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu29.branchPred.condPredicted           59123                       # Number of conditional branches predicted
system.cpu29.branchPred.indirectHits            29304                       # Number of indirect target hits.
system.cpu29.branchPred.indirectLookups         33486                       # Number of indirect predictor lookups.
system.cpu29.branchPred.indirectMisses           4182                       # Number of indirect misses.
system.cpu29.branchPred.lookups                 59521                       # Number of BP lookups
system.cpu29.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu29.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu29.cc_regfile_reads                  211725                       # number of cc regfile reads
system.cpu29.cc_regfile_writes                 268743                       # number of cc regfile writes
system.cpu29.commit.amos                            0                       # Number of atomic instructions committed
system.cpu29.commit.branchMispredicts             205                       # The number of times a branch was mispredicted
system.cpu29.commit.branches                    38745                       # Number of branches committed
system.cpu29.commit.bw_lim_events               12583                       # number cycles where commit BW limit reached
system.cpu29.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu29.commit.commitSquashedInsts        436459                       # The number of squashed insts skipped by commit
system.cpu29.commit.committedInsts             238843                       # Number of instructions committed
system.cpu29.commit.committedOps               373337                       # Number of ops (including micro ops) committed
system.cpu29.commit.committed_per_cycle::samples      4688972                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::mean     0.079620                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::stdev     0.699134                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::0      4614682     98.42%     98.42% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::1        13642      0.29%     98.71% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::2         3146      0.07%     98.77% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::3         3139      0.07%     98.84% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::4         1442      0.03%     98.87% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::5        22386      0.48%     99.35% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::6           40      0.00%     99.35% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::7        17912      0.38%     99.73% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::8        12583      0.27%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::total      4688972                       # Number of insts commited each cycle
system.cpu29.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu29.commit.function_calls                 10                       # Number of function calls committed.
system.cpu29.commit.int_insts                  319602                       # Number of committed integer instructions.
system.cpu29.commit.loads                       60064                       # Number of loads committed
system.cpu29.commit.membars                         6                       # Number of memory barriers committed
system.cpu29.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IntAlu         260069     69.66%     69.66% # Class of committed instruction
system.cpu29.commit.op_class_0::IntMult          3127      0.84%     70.50% # Class of committed instruction
system.cpu29.commit.op_class_0::IntDiv              7      0.00%     70.50% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatAdd         9375      2.51%     73.01% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCmp            0      0.00%     73.01% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCvt            0      0.00%     73.01% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMult            0      0.00%     73.01% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMultAcc            0      0.00%     73.01% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatDiv            0      0.00%     73.01% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMisc            0      0.00%     73.01% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatSqrt            0      0.00%     73.01% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAdd             0      0.00%     73.01% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAddAcc            0      0.00%     73.01% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAlu         12500      3.35%     76.36% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCmp             0      0.00%     76.36% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCvt             0      0.00%     76.36% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMisc            0      0.00%     76.36% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMult            0      0.00%     76.36% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShift            0      0.00%     76.36% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShiftAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdDiv             0      0.00%     76.36% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAdd         9375      2.51%     78.87% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAlu            0      0.00%     78.87% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCmp            0      0.00%     78.87% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCvt         6250      1.67%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatDiv            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMisc            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMult            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdReduceAdd            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdReduceAlu            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdReduceCmp            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAes             0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAesMix            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha1Hash            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha256Hash            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShaSigma2            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShaSigma3            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdPredAlu            0      0.00%     80.55% # Class of committed instruction
system.cpu29.commit.op_class_0::MemRead         44423     11.90%     92.44% # Class of committed instruction
system.cpu29.commit.op_class_0::MemWrite         6300      1.69%     94.13% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMemRead        15641      4.19%     98.32% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMemWrite         6266      1.68%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::total          373337                       # Class of committed instruction
system.cpu29.commit.refs                        72630                       # Number of memory references committed
system.cpu29.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu29.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu29.committedInsts                    238843                       # Number of Instructions Simulated
system.cpu29.committedOps                      373337                       # Number of Ops (including micro ops) Simulated
system.cpu29.cpi                            19.874005                       # CPI: Cycles Per Instruction
system.cpu29.cpi_total                      19.874005                       # CPI: Total CPI of All Threads
system.cpu29.decode.BlockedCycles             4585289                       # Number of cycles decode is blocked
system.cpu29.decode.DecodedInsts               829388                       # Number of instructions handled by decode
system.cpu29.decode.IdleCycles                  34047                       # Number of cycles decode is idle
system.cpu29.decode.RunCycles                  109886                       # Number of cycles decode is running
system.cpu29.decode.SquashCycles                 3481                       # Number of cycles decode is squashing
system.cpu29.decode.UnblockCycles               12570                       # Number of cycles decode is unblocking
system.cpu29.dtb.rdAccesses                    170349                       # TLB accesses on read requests
system.cpu29.dtb.rdMisses                          10                       # TLB misses on read requests
system.cpu29.dtb.wrAccesses                     32107                       # TLB accesses on write requests
system.cpu29.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu29.fetch.Branches                     59521                       # Number of branches that fetch encountered
system.cpu29.fetch.CacheLines                   61702                       # Number of cache lines fetched
system.cpu29.fetch.Cycles                     4675020                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu29.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu29.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu29.fetch.Insts                       669082                       # Number of instructions fetch has processed
system.cpu29.fetch.MiscStallCycles                107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu29.fetch.PendingTrapStallCycles          665                       # Number of stall cycles due to pending traps
system.cpu29.fetch.SquashCycles                  6962                       # Number of cycles fetch has spent squashing
system.cpu29.fetch.branchRate                0.012539                       # Number of branch fetches per cycle
system.cpu29.fetch.icacheStallCycles            65983                       # Number of cycles fetch is stalled on an Icache miss
system.cpu29.fetch.predictedBranches            29410                       # Number of branches that fetch has predicted taken
system.cpu29.fetch.rate                      0.140955                       # Number of inst fetches per cycle
system.cpu29.fetch.rateDist::samples          4745273                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::mean            0.208094                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::stdev           1.180477                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::0                4577534     96.47%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::1                   7657      0.16%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::2                  16166      0.34%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::3                  14561      0.31%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::4                  18200      0.38%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::5                  12797      0.27%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::6                   3304      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::7                  13250      0.28%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::8                  81804      1.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::total            4745273                       # Number of instructions fetched each cycle (Total)
system.cpu29.fp_regfile_reads                  198978                       # number of floating regfile reads
system.cpu29.fp_regfile_writes                 158635                       # number of floating regfile writes
system.cpu29.idleCycles                          1494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu29.iew.branchMispredicts                252                       # Number of branch mispredicts detected at execute
system.cpu29.iew.exec_branches                  52244                       # Number of branches executed
system.cpu29.iew.exec_nop                           0                       # number of nop insts executed
system.cpu29.iew.exec_rate                   0.161934                       # Inst execution rate
system.cpu29.iew.exec_refs                     202465                       # number of memory reference insts executed
system.cpu29.iew.exec_stores                    32107                       # Number of stores executed
system.cpu29.iew.exec_swp                           0                       # number of swp insts executed
system.cpu29.iew.iewBlockCycles                 53245                       # Number of cycles IEW is blocking
system.cpu29.iew.iewDispLoadInsts              168343                       # Number of dispatched load instructions
system.cpu29.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu29.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu29.iew.iewDispStoreInsts              42413                       # Number of dispatched store instructions
system.cpu29.iew.iewDispatchedInsts            809325                       # Number of instructions dispatched to IQ
system.cpu29.iew.iewExecLoadInsts              170358                       # Number of load instructions executed
system.cpu29.iew.iewExecSquashedInsts             320                       # Number of squashed instructions skipped in execute
system.cpu29.iew.iewExecutedInsts              768661                       # Number of executed instructions
system.cpu29.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu29.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu29.iew.iewLSQFullEvents              233045                       # Number of times the LSQ has become full, causing a stall
system.cpu29.iew.iewSquashCycles                 3481                       # Number of cycles IEW is squashing
system.cpu29.iew.iewUnblockCycles              232866                       # Number of cycles IEW is unblocking
system.cpu29.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu29.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu29.iew.lsq.thread0.forwLoads          25251                       # Number of loads that had data forwarded from stores
system.cpu29.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu29.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu29.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu29.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu29.iew.lsq.thread0.rescheduledLoads        15757                       # Number of loads that were rescheduled
system.cpu29.iew.lsq.thread0.squashedLoads       108277                       # Number of loads squashed
system.cpu29.iew.lsq.thread0.squashedStores        29847                       # Number of stores squashed
system.cpu29.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu29.iew.predictedNotTakenIncorrect          246                       # Number of branches that were predicted not taken incorrectly
system.cpu29.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly
system.cpu29.iew.wb_consumers                  737847                       # num instructions consuming a value
system.cpu29.iew.wb_count                      752295                       # cumulative count of insts written-back
system.cpu29.iew.wb_fanout                   0.761345                       # average fanout of values written-back
system.cpu29.iew.wb_producers                  561756                       # num instructions producing a value
system.cpu29.iew.wb_rate                     0.158486                       # insts written-back per cycle
system.cpu29.iew.wb_sent                       752817                       # cumulative count of insts sent to commit
system.cpu29.int_regfile_reads                1032920                       # number of integer regfile reads
system.cpu29.int_regfile_writes                503074                       # number of integer regfile writes
system.cpu29.ipc                             0.050317                       # IPC: Instructions Per Cycle
system.cpu29.ipc_total                       0.050317                       # IPC: Total IPC of All Threads
system.cpu29.iq.FU_type_0::No_OpClass             143      0.02%      0.02% # Type of FU issued
system.cpu29.iq.FU_type_0::IntAlu              442217     57.51%     57.53% # Type of FU issued
system.cpu29.iq.FU_type_0::IntMult               9740      1.27%     58.79% # Type of FU issued
system.cpu29.iq.FU_type_0::IntDiv                   7      0.00%     58.79% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatAdd             32114      4.18%     62.97% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCmp                 0      0.00%     62.97% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCvt                 0      0.00%     62.97% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMult                0      0.00%     62.97% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMultAcc             0      0.00%     62.97% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatDiv                 0      0.00%     62.97% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMisc                0      0.00%     62.97% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatSqrt                0      0.00%     62.97% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAdd                  0      0.00%     62.97% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAddAcc               0      0.00%     62.97% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAlu              44458      5.78%     68.75% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCmp                  0      0.00%     68.75% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCvt                  0      0.00%     68.75% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMisc                 0      0.00%     68.75% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMult                 0      0.00%     68.75% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMultAcc              0      0.00%     68.75% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShift                0      0.00%     68.75% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.75% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdDiv                  0      0.00%     68.75% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSqrt                 0      0.00%     68.75% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAdd         22031      2.86%     71.62% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.62% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.62% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCvt         15681      2.04%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMult            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAes                  0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAesMix               0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdPredAlu              0      0.00%     73.65% # Type of FU issued
system.cpu29.iq.FU_type_0::MemRead             110375     14.35%     88.01% # Type of FU issued
system.cpu29.iq.FU_type_0::MemWrite             19524      2.54%     90.55% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMemRead         60089      7.81%     98.36% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMemWrite        12607      1.64%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::total               768986                       # Type of FU issued
system.cpu29.iq.fp_alu_accesses                186987                       # Number of floating point alu accesses
system.cpu29.iq.fp_inst_queue_reads            373967                       # Number of floating instruction queue reads
system.cpu29.iq.fp_inst_queue_wakeup_accesses       171143                       # Number of floating instruction queue wakeup accesses
system.cpu29.iq.fp_inst_queue_writes           389757                       # Number of floating instruction queue writes
system.cpu29.iq.fu_busy_cnt                       243                       # FU busy when requested
system.cpu29.iq.fu_busy_rate                 0.000316                       # FU busy rate (busy events/executed inst)
system.cpu29.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntAlu                   220     90.53%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntMult                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntDiv                     0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatAdd                   0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCmp                   0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCvt                   0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMult                  0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMultAcc               0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatDiv                   0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMisc                  0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatSqrt                  0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAdd                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAddAcc                 0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAlu                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCmp                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCvt                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMisc                   0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMult                   0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMultAcc                0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShift                  0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShiftAcc               0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdDiv                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSqrt                   0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAdd               0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAlu               0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCmp               0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCvt               0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatDiv               0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMisc              0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMult              0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatSqrt              0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdReduceAdd              0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdReduceAlu              0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdReduceCmp              0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAes                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAesMix                 0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha1Hash               0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha1Hash2              0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha256Hash             0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha256Hash2            0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShaSigma2              0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShaSigma3              0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdPredAlu                0      0.00%     90.53% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemRead                   10      4.12%     94.65% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemWrite                   6      2.47%     97.12% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMemRead               3      1.23%     98.35% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMemWrite              4      1.65%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.int_alu_accesses               582099                       # Number of integer alu accesses
system.cpu29.iq.int_inst_queue_reads          5909529                       # Number of integer instruction queue reads
system.cpu29.iq.int_inst_queue_wakeup_accesses       581152                       # Number of integer instruction queue wakeup accesses
system.cpu29.iq.int_inst_queue_writes          855548                       # Number of integer instruction queue writes
system.cpu29.iq.iqInstsAdded                   809300                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu29.iq.iqInstsIssued                  768986                       # Number of instructions issued
system.cpu29.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu29.iq.iqSquashedInstsExamined        435974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu29.iq.iqSquashedInstsIssued              13                       # Number of squashed instructions issued
system.cpu29.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu29.iq.iqSquashedOperandsExamined       163214                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu29.iq.issued_per_cycle::samples      4745273                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::mean       0.162053                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::stdev      0.833767                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::0           4494706     94.72%     94.72% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::1             75647      1.59%     96.31% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::2             58009      1.22%     97.54% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::3             28937      0.61%     98.15% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::4             17887      0.38%     98.52% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::5             29697      0.63%     99.15% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::6             15664      0.33%     99.48% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::7             21315      0.45%     99.93% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::8              3411      0.07%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::total       4745273                       # Number of insts issued each cycle
system.cpu29.iq.rate                         0.162002                       # Inst issue rate
system.cpu29.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu29.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu29.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu29.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu29.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu29.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu29.itb.wrAccesses                     61811                       # TLB accesses on write requests
system.cpu29.itb.wrMisses                         118                       # TLB misses on write requests
system.cpu29.memDep0.conflictingLoads           35626                       # Number of conflicting loads.
system.cpu29.memDep0.conflictingStores          25912                       # Number of conflicting stores.
system.cpu29.memDep0.insertedLoads             168343                       # Number of loads inserted to the mem dependence unit.
system.cpu29.memDep0.insertedStores             42413                       # Number of stores inserted to the mem dependence unit.
system.cpu29.misc_regfile_reads                307097                       # number of misc regfile reads
system.cpu29.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu29.numCycles                        4746767                       # number of cpu cycles simulated
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.quiesceCycles                     157248                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu29.rename.BlockCycles                293009                       # Number of cycles rename is blocking
system.cpu29.rename.CommittedMaps              459520                       # Number of HB maps that are committed
system.cpu29.rename.IQFullEvents                 2399                       # Number of times rename has blocked due to IQ full
system.cpu29.rename.IdleCycles                  40679                       # Number of cycles rename is idle
system.cpu29.rename.LQFullEvents              4295020                       # Number of times rename has blocked due to LQ full
system.cpu29.rename.ROBFullEvents                 420                       # Number of times rename has blocked due to ROB full
system.cpu29.rename.RenameLookups             1868363                       # Number of register rename lookups that rename has made
system.cpu29.rename.RenamedInsts               810742                       # Number of instructions processed by rename
system.cpu29.rename.RenamedOperands            979737                       # Number of destination operands rename has renamed
system.cpu29.rename.RunCycles                  115786                       # Number of cycles rename is running
system.cpu29.rename.SquashCycles                 3481                       # Number of cycles rename is squashing
system.cpu29.rename.UnblockCycles             4292040                       # Number of cycles rename is unblocking
system.cpu29.rename.UndoneMaps                 520193                       # Number of HB maps that are undone due to squashing
system.cpu29.rename.fp_rename_lookups          282017                       # Number of floating rename lookups
system.cpu29.rename.int_rename_lookups        1056913                       # Number of integer rename lookups
system.cpu29.rename.serializeStallCycles          278                       # count of cycles rename stalled for serializing inst
system.cpu29.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu29.rename.skidInsts                   77915                       # count of insts added to the skid buffer
system.cpu29.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu29.rob.rob_reads                    5443675                       # The number of ROB reads
system.cpu29.rob.rob_writes                   1675911                       # The number of ROB writes
system.cpu29.timesIdled                            13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu30.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu30.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu30.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu30.branchPred.BTBLookups              41838                       # Number of BTB lookups
system.cpu30.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu30.branchPred.condIncorrect              85                       # Number of conditional branches incorrect
system.cpu30.branchPred.condPredicted           55148                       # Number of conditional branches predicted
system.cpu30.branchPred.indirectHits            27366                       # Number of indirect target hits.
system.cpu30.branchPred.indirectLookups         41838                       # Number of indirect predictor lookups.
system.cpu30.branchPred.indirectMisses          14472                       # Number of indirect misses.
system.cpu30.branchPred.lookups                 55456                       # Number of BP lookups
system.cpu30.branchPred.usedRAS                    83                       # Number of times the RAS was used to get a target.
system.cpu30.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu30.cc_regfile_reads                  191929                       # number of cc regfile reads
system.cpu30.cc_regfile_writes                 256803                       # number of cc regfile writes
system.cpu30.commit.amos                            0                       # Number of atomic instructions committed
system.cpu30.commit.branchMispredicts             189                       # The number of times a branch was mispredicted
system.cpu30.commit.branches                    34809                       # Number of branches committed
system.cpu30.commit.bw_lim_events               12567                       # number cycles where commit BW limit reached
system.cpu30.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu30.commit.commitSquashedInsts        436804                       # The number of squashed insts skipped by commit
system.cpu30.commit.committedInsts             225065                       # Number of instructions committed
system.cpu30.commit.committedOps               349717                       # Number of ops (including micro ops) committed
system.cpu30.commit.committed_per_cycle::samples      4688041                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::mean     0.074598                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::stdev     0.677680                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::0      4618019     98.51%     98.51% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::1        13307      0.28%     98.79% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::2         3141      0.07%     98.86% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::3         3136      0.07%     98.92% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::4         1330      0.03%     98.95% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::5        20448      0.44%     99.39% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::6           27      0.00%     99.39% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::7        16066      0.34%     99.73% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::8        12567      0.27%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::total      4688041                       # Number of insts commited each cycle
system.cpu30.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu30.commit.function_calls                 10                       # Number of function calls committed.
system.cpu30.commit.int_insts                  297951                       # Number of committed integer instructions.
system.cpu30.commit.loads                       58096                       # Number of loads committed
system.cpu30.commit.membars                         6                       # Number of memory barriers committed
system.cpu30.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IntAlu         238417     68.17%     68.18% # Class of committed instruction
system.cpu30.commit.op_class_0::IntMult          3127      0.89%     69.07% # Class of committed instruction
system.cpu30.commit.op_class_0::IntDiv              7      0.00%     69.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatAdd         9375      2.68%     71.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCmp            0      0.00%     71.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCvt            0      0.00%     71.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMult            0      0.00%     71.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMultAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatDiv            0      0.00%     71.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMisc            0      0.00%     71.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatSqrt            0      0.00%     71.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAdd             0      0.00%     71.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAddAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAlu         12500      3.57%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCmp             0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCvt             0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMult            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShift            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShiftAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdDiv             0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAdd         9375      2.68%     78.01% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAlu            0      0.00%     78.01% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCmp            0      0.00%     78.01% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCvt         6250      1.79%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatDiv            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMisc            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMult            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdReduceAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdReduceAlu            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdReduceCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAes             0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAesMix            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha1Hash            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha256Hash            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShaSigma2            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShaSigma3            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdPredAlu            0      0.00%     79.79% # Class of committed instruction
system.cpu30.commit.op_class_0::MemRead         42455     12.14%     91.93% # Class of committed instruction
system.cpu30.commit.op_class_0::MemWrite         6300      1.80%     93.74% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMemRead        15641      4.47%     98.21% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMemWrite         6266      1.79%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::total          349717                       # Class of committed instruction
system.cpu30.commit.refs                        70662                       # Number of memory references committed
system.cpu30.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu30.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu30.committedInsts                    225065                       # Number of Instructions Simulated
system.cpu30.committedOps                      349717                       # Number of Ops (including micro ops) Simulated
system.cpu30.cpi                            21.087277                       # CPI: Cycles Per Instruction
system.cpu30.cpi_total                      21.087277                       # CPI: Total CPI of All Threads
system.cpu30.decode.BlockedCycles             4588677                       # Number of cycles decode is blocked
system.cpu30.decode.DecodedInsts               805891                       # Number of instructions handled by decode
system.cpu30.decode.IdleCycles                  33777                       # Number of cycles decode is idle
system.cpu30.decode.RunCycles                  105881                       # Number of cycles decode is running
system.cpu30.decode.SquashCycles                 3469                       # Number of cycles decode is squashing
system.cpu30.decode.UnblockCycles               12560                       # Number of cycles decode is unblocking
system.cpu30.dtb.rdAccesses                    168488                       # TLB accesses on read requests
system.cpu30.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu30.dtb.wrAccesses                     32124                       # TLB accesses on write requests
system.cpu30.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu30.fetch.Branches                     55456                       # Number of branches that fetch encountered
system.cpu30.fetch.CacheLines                   61503                       # Number of cache lines fetched
system.cpu30.fetch.Cycles                     4673925                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu30.fetch.IcacheSquashes                  15                       # Number of outstanding Icache misses that were squashed
system.cpu30.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu30.fetch.Insts                       655743                       # Number of instructions fetch has processed
system.cpu30.fetch.MiscStallCycles                106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu30.fetch.PendingTrapStallCycles          688                       # Number of stall cycles due to pending traps
system.cpu30.fetch.SquashCycles                  6938                       # Number of cycles fetch has spent squashing
system.cpu30.fetch.branchRate                0.011685                       # Number of branch fetches per cycle
system.cpu30.fetch.icacheStallCycles            66159                       # Number of cycles fetch is stalled on an Icache miss
system.cpu30.fetch.predictedBranches            27449                       # Number of branches that fetch has predicted taken
system.cpu30.fetch.rate                      0.138167                       # Number of inst fetches per cycle
system.cpu30.fetch.rateDist::samples          4744364                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::mean            0.203200                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::stdev           1.167489                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::0                4580623     96.55%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::1                   7548      0.16%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::2                  16197      0.34%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::3                  14446      0.30%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::4                  16335      0.34%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::5                  12806      0.27%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::6                   3297      0.07%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::7                  13274      0.28%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::8                  79838      1.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::total            4744364                       # Number of instructions fetched each cycle (Total)
system.cpu30.fp_regfile_reads                  199166                       # number of floating regfile reads
system.cpu30.fp_regfile_writes                 158758                       # number of floating regfile writes
system.cpu30.idleCycles                          1644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu30.iew.branchMispredicts                228                       # Number of branch mispredicts detected at execute
system.cpu30.iew.exec_branches                  48289                       # Number of branches executed
system.cpu30.iew.exec_nop                           0                       # number of nop insts executed
system.cpu30.iew.exec_rate                   0.157006                       # Inst execution rate
system.cpu30.iew.exec_refs                     200621                       # number of memory reference insts executed
system.cpu30.iew.exec_stores                    32124                       # Number of stores executed
system.cpu30.iew.exec_swp                           0                       # number of swp insts executed
system.cpu30.iew.iewBlockCycles                 53053                       # Number of cycles IEW is blocking
system.cpu30.iew.iewDispLoadInsts              166454                       # Number of dispatched load instructions
system.cpu30.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu30.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu30.iew.iewDispStoreInsts              42457                       # Number of dispatched store instructions
system.cpu30.iew.iewDispatchedInsts            786046                       # Number of instructions dispatched to IQ
system.cpu30.iew.iewExecLoadInsts              168497                       # Number of load instructions executed
system.cpu30.iew.iewExecSquashedInsts             256                       # Number of squashed instructions skipped in execute
system.cpu30.iew.iewExecutedInsts              745151                       # Number of executed instructions
system.cpu30.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu30.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu30.iew.iewLSQFullEvents              230446                       # Number of times the LSQ has become full, causing a stall
system.cpu30.iew.iewSquashCycles                 3469                       # Number of cycles IEW is squashing
system.cpu30.iew.iewUnblockCycles              230268                       # Number of cycles IEW is unblocking
system.cpu30.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu30.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu30.iew.lsq.thread0.forwLoads          25266                       # Number of loads that had data forwarded from stores
system.cpu30.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu30.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu30.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu30.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu30.iew.lsq.thread0.rescheduledLoads        15761                       # Number of loads that were rescheduled
system.cpu30.iew.lsq.thread0.squashedLoads       108357                       # Number of loads squashed
system.cpu30.iew.lsq.thread0.squashedStores        29891                       # Number of stores squashed
system.cpu30.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu30.iew.predictedNotTakenIncorrect          224                       # Number of branches that were predicted not taken incorrectly
system.cpu30.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu30.iew.wb_consumers                  714460                       # num instructions consuming a value
system.cpu30.iew.wb_count                      728751                       # cumulative count of insts written-back
system.cpu30.iew.wb_fanout                   0.761588                       # average fanout of values written-back
system.cpu30.iew.wb_producers                  544124                       # num instructions producing a value
system.cpu30.iew.wb_rate                     0.153550                       # insts written-back per cycle
system.cpu30.iew.wb_sent                       729319                       # cumulative count of insts sent to commit
system.cpu30.int_regfile_reads                1009272                       # number of integer regfile reads
system.cpu30.int_regfile_writes                485358                       # number of integer regfile writes
system.cpu30.ipc                             0.047422                       # IPC: Instructions Per Cycle
system.cpu30.ipc_total                       0.047422                       # IPC: Total IPC of All Threads
system.cpu30.iq.FU_type_0::No_OpClass             146      0.02%      0.02% # Type of FU issued
system.cpu30.iq.FU_type_0::IntAlu              420418     56.40%     56.42% # Type of FU issued
system.cpu30.iq.FU_type_0::IntMult               9736      1.31%     57.73% # Type of FU issued
system.cpu30.iq.FU_type_0::IntDiv                   7      0.00%     57.73% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatAdd             32139      4.31%     62.04% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCmp                 0      0.00%     62.04% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCvt                 0      0.00%     62.04% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMult                0      0.00%     62.04% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMultAcc             0      0.00%     62.04% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatDiv                 0      0.00%     62.04% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMisc                0      0.00%     62.04% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatSqrt                0      0.00%     62.04% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAdd                  0      0.00%     62.04% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAddAcc               0      0.00%     62.04% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAlu              44504      5.97%     68.01% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCmp                  0      0.00%     68.01% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCvt                  0      0.00%     68.01% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMisc                 0      0.00%     68.01% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMult                 0      0.00%     68.01% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMultAcc              0      0.00%     68.01% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShift                0      0.00%     68.01% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.01% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdDiv                  0      0.00%     68.01% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSqrt                 0      0.00%     68.01% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAdd         22052      2.96%     70.97% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.97% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.97% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCvt         15691      2.11%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMult            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAes                  0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAesMix               0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdPredAlu              0      0.00%     73.07% # Type of FU issued
system.cpu30.iq.FU_type_0::MemRead             108446     14.55%     87.62% # Type of FU issued
system.cpu30.iq.FU_type_0::MemWrite             19523      2.62%     90.24% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMemRead         60126      8.07%     98.31% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMemWrite        12620      1.69%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::total               745408                       # Type of FU issued
system.cpu30.iq.fp_alu_accesses                187139                       # Number of floating point alu accesses
system.cpu30.iq.fp_inst_queue_reads            374271                       # Number of floating instruction queue reads
system.cpu30.iq.fp_inst_queue_wakeup_accesses       171288                       # Number of floating instruction queue wakeup accesses
system.cpu30.iq.fp_inst_queue_writes           390179                       # Number of floating instruction queue writes
system.cpu30.iq.fu_busy_cnt                       227                       # FU busy when requested
system.cpu30.iq.fu_busy_rate                 0.000305                       # FU busy rate (busy events/executed inst)
system.cpu30.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntAlu                   203     89.43%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntMult                    0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntDiv                     0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatAdd                   0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCmp                   0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCvt                   0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMult                  0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMultAcc               0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatDiv                   0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMisc                  0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatSqrt                  0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAdd                    0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAddAcc                 0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAlu                    0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCmp                    0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCvt                    0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMisc                   0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMult                   0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMultAcc                0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShift                  0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShiftAcc               0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdDiv                    0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSqrt                   0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAdd               0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAlu               0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCmp               0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCvt               0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatDiv               0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMisc              0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMult              0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatSqrt              0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdReduceAdd              0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdReduceAlu              0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdReduceCmp              0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAes                    0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAesMix                 0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha1Hash               0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha1Hash2              0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha256Hash             0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha256Hash2            0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShaSigma2              0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShaSigma3              0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdPredAlu                0      0.00%     89.43% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemRead                   11      4.85%     94.27% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemWrite                   6      2.64%     96.92% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMemRead               3      1.32%     98.24% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMemWrite              4      1.76%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.int_alu_accesses               558350                       # Number of integer alu accesses
system.cpu30.iq.int_inst_queue_reads          5861142                       # Number of integer instruction queue reads
system.cpu30.iq.int_inst_queue_wakeup_accesses       557463                       # Number of integer instruction queue wakeup accesses
system.cpu30.iq.int_inst_queue_writes          832192                       # Number of integer instruction queue writes
system.cpu30.iq.iqInstsAdded                   786021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu30.iq.iqInstsIssued                  745408                       # Number of instructions issued
system.cpu30.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu30.iq.iqSquashedInstsExamined        436319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu30.iq.iqSquashedInstsIssued               7                       # Number of squashed instructions issued
system.cpu30.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu30.iq.iqSquashedOperandsExamined       164001                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu30.iq.issued_per_cycle::samples      4744364                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::mean       0.157114                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::stdev      0.816561                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::0           4497954     94.81%     94.81% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::1             75476      1.59%     96.40% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::2             57934      1.22%     97.62% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::3             28947      0.61%     98.23% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::4             17809      0.38%     98.60% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::5             27725      0.58%     99.19% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::6             15676      0.33%     99.52% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::7             19438      0.41%     99.93% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::8              3405      0.07%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::total       4744364                       # Number of insts issued each cycle
system.cpu30.iq.rate                         0.157060                       # Inst issue rate
system.cpu30.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu30.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu30.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu30.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu30.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu30.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu30.itb.wrAccesses                     61613                       # TLB accesses on write requests
system.cpu30.itb.wrMisses                         119                       # TLB misses on write requests
system.cpu30.memDep0.conflictingLoads           35660                       # Number of conflicting loads.
system.cpu30.memDep0.conflictingStores          25907                       # Number of conflicting stores.
system.cpu30.memDep0.insertedLoads             166454                       # Number of loads inserted to the mem dependence unit.
system.cpu30.memDep0.insertedStores             42457                       # Number of stores inserted to the mem dependence unit.
system.cpu30.misc_regfile_reads                297356                       # number of misc regfile reads
system.cpu30.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu30.numCycles                        4746008                       # number of cpu cycles simulated
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.quiesceCycles                     158007                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu30.rename.BlockCycles                289357                       # Number of cycles rename is blocking
system.cpu30.rename.CommittedMaps              429997                       # Number of HB maps that are committed
system.cpu30.rename.IQFullEvents                 2284                       # Number of times rename has blocked due to IQ full
system.cpu30.rename.IdleCycles                  40401                       # Number of cycles rename is idle
system.cpu30.rename.LQFullEvents              4302064                       # Number of times rename has blocked due to LQ full
system.cpu30.rename.ROBFullEvents                  41                       # Number of times rename has blocked due to ROB full
system.cpu30.rename.RenameLookups             1815595                       # Number of register rename lookups that rename has made
system.cpu30.rename.RenamedInsts               787281                       # Number of instructions processed by rename
system.cpu30.rename.RenamedOperands            950541                       # Number of destination operands rename has renamed
system.cpu30.rename.RunCycles                  111775                       # Number of cycles rename is running
system.cpu30.rename.SquashCycles                 3469                       # Number of cycles rename is squashing
system.cpu30.rename.UnblockCycles             4299087                       # Number of cycles rename is unblocking
system.cpu30.rename.UndoneMaps                 520517                       # Number of HB maps that are undone due to squashing
system.cpu30.rename.fp_rename_lookups          282297                       # Number of floating rename lookups
system.cpu30.rename.int_rename_lookups        1033586                       # Number of integer rename lookups
system.cpu30.rename.serializeStallCycles          275                       # count of cycles rename stalled for serializing inst
system.cpu30.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu30.rename.skidInsts                   77985                       # count of insts added to the skid buffer
system.cpu30.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu30.rob.rob_reads                    5419433                       # The number of ROB reads
system.cpu30.rob.rob_writes                   1629386                       # The number of ROB writes
system.cpu30.timesIdled                            12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu31.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu31.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu31.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu31.branchPred.BTBLookups              31369                       # Number of BTB lookups
system.cpu31.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu31.branchPred.condIncorrect             109                       # Number of conditional branches incorrect
system.cpu31.branchPred.condPredicted           57277                       # Number of conditional branches predicted
system.cpu31.branchPred.indirectHits            28349                       # Number of indirect target hits.
system.cpu31.branchPred.indirectLookups         31369                       # Number of indirect predictor lookups.
system.cpu31.branchPred.indirectMisses           3020                       # Number of indirect misses.
system.cpu31.branchPred.lookups                 57736                       # Number of BP lookups
system.cpu31.branchPred.usedRAS                   124                       # Number of times the RAS was used to get a target.
system.cpu31.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu31.cc_regfile_reads                  202054                       # number of cc regfile reads
system.cpu31.cc_regfile_writes                 263289                       # number of cc regfile writes
system.cpu31.commit.amos                            0                       # Number of atomic instructions committed
system.cpu31.commit.branchMispredicts             164                       # The number of times a branch was mispredicted
system.cpu31.commit.branches                    36828                       # Number of branches committed
system.cpu31.commit.bw_lim_events               12557                       # number cycles where commit BW limit reached
system.cpu31.commit.commitNonSpecStalls            11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu31.commit.commitSquashedInsts        438087                       # The number of squashed insts skipped by commit
system.cpu31.commit.committedInsts             232140                       # Number of instructions committed
system.cpu31.commit.committedOps               361839                       # Number of ops (including micro ops) committed
system.cpu31.commit.committed_per_cycle::samples      4686879                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::mean     0.077203                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::stdev     0.689429                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::0      4615042     98.47%     98.47% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::1        13093      0.28%     98.75% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::2         3142      0.07%     98.81% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::3         3140      0.07%     98.88% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::4         1255      0.03%     98.91% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::5        21479      0.46%     99.37% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::6           26      0.00%     99.37% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::7        17145      0.37%     99.73% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::8        12557      0.27%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::total      4686879                       # Number of insts commited each cycle
system.cpu31.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu31.commit.function_calls                 10                       # Number of function calls committed.
system.cpu31.commit.int_insts                  309061                       # Number of committed integer instructions.
system.cpu31.commit.loads                       59104                       # Number of loads committed
system.cpu31.commit.membars                         6                       # Number of memory barriers committed
system.cpu31.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IntAlu         249530     68.96%     68.96% # Class of committed instruction
system.cpu31.commit.op_class_0::IntMult          3127      0.86%     69.83% # Class of committed instruction
system.cpu31.commit.op_class_0::IntDiv              7      0.00%     69.83% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatAdd         9375      2.59%     72.42% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCmp            0      0.00%     72.42% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCvt            0      0.00%     72.42% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMult            0      0.00%     72.42% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMultAcc            0      0.00%     72.42% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatDiv            0      0.00%     72.42% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMisc            0      0.00%     72.42% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatSqrt            0      0.00%     72.42% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAdd             0      0.00%     72.42% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAddAcc            0      0.00%     72.42% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAlu         12500      3.45%     75.87% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCmp             0      0.00%     75.87% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCvt             0      0.00%     75.87% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMisc            0      0.00%     75.87% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMult            0      0.00%     75.87% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMultAcc            0      0.00%     75.87% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShift            0      0.00%     75.87% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShiftAcc            0      0.00%     75.87% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdDiv             0      0.00%     75.87% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSqrt            0      0.00%     75.87% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAdd         9375      2.59%     78.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAlu            0      0.00%     78.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCmp            0      0.00%     78.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCvt         6250      1.73%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatDiv            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMisc            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMult            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdReduceAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdReduceAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdReduceCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAes             0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAesMix            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha1Hash            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha256Hash            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShaSigma2            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShaSigma3            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdPredAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu31.commit.op_class_0::MemRead         43463     12.01%     92.20% # Class of committed instruction
system.cpu31.commit.op_class_0::MemWrite         6302      1.74%     93.95% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMemRead        15641      4.32%     98.27% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMemWrite         6266      1.73%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::total          361839                       # Class of committed instruction
system.cpu31.commit.refs                        71672                       # Number of memory references committed
system.cpu31.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu31.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu31.committedInsts                    232140                       # Number of Instructions Simulated
system.cpu31.committedOps                      361839                       # Number of Ops (including micro ops) Simulated
system.cpu31.cpi                            20.441716                       # CPI: Cycles Per Instruction
system.cpu31.cpi_total                      20.441716                       # CPI: Total CPI of All Threads
system.cpu31.decode.BlockedCycles             4586177                       # Number of cycles decode is blocked
system.cpu31.decode.DecodedInsts               819991                       # Number of instructions handled by decode
system.cpu31.decode.IdleCycles                  33180                       # Number of cycles decode is idle
system.cpu31.decode.RunCycles                  108008                       # Number of cycles decode is running
system.cpu31.decode.SquashCycles                 3453                       # Number of cycles decode is squashing
system.cpu31.decode.UnblockCycles               12585                       # Number of cycles decode is unblocking
system.cpu31.dtb.rdAccesses                    179253                       # TLB accesses on read requests
system.cpu31.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu31.dtb.wrAccesses                     32186                       # TLB accesses on write requests
system.cpu31.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu31.fetch.Branches                     57736                       # Number of branches that fetch encountered
system.cpu31.fetch.CacheLines                   61476                       # Number of cache lines fetched
system.cpu31.fetch.Cycles                     4673755                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu31.fetch.IcacheSquashes                  18                       # Number of outstanding Icache misses that were squashed
system.cpu31.fetch.Insts                       664158                       # Number of instructions fetch has processed
system.cpu31.fetch.MiscStallCycles                 57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu31.fetch.PendingTrapStallCycles          373                       # Number of stall cycles due to pending traps
system.cpu31.fetch.SquashCycles                  6906                       # Number of cycles fetch has spent squashing
system.cpu31.fetch.branchRate                0.012167                       # Number of branch fetches per cycle
system.cpu31.fetch.icacheStallCycles            65765                       # Number of cycles fetch is stalled on an Icache miss
system.cpu31.fetch.predictedBranches            28473                       # Number of branches that fetch has predicted taken
system.cpu31.fetch.rate                      0.139960                       # Number of inst fetches per cycle
system.cpu31.fetch.rateDist::samples          4743403                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::mean            0.206397                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::stdev           1.176314                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::0                4577347     96.50%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::1                   7451      0.16%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::2                  16192      0.34%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::3                  14377      0.30%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::4                  17454      0.37%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::5                  12837      0.27%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::6                   3307      0.07%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::7                  13287      0.28%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::8                  81151      1.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::total            4743403                       # Number of instructions fetched each cycle (Total)
system.cpu31.fp_regfile_reads                  199508                       # number of floating regfile reads
system.cpu31.fp_regfile_writes                 159054                       # number of floating regfile writes
system.cpu31.idleCycles                          1937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu31.iew.branchMispredicts                194                       # Number of branch mispredicts detected at execute
system.cpu31.iew.exec_branches                  50301                       # Number of branches executed
system.cpu31.iew.exec_nop                           0                       # number of nop insts executed
system.cpu31.iew.exec_rate                   0.161781                       # Inst execution rate
system.cpu31.iew.exec_refs                     211449                       # number of memory reference insts executed
system.cpu31.iew.exec_stores                    32186                       # Number of stores executed
system.cpu31.iew.exec_swp                           0                       # number of swp insts executed
system.cpu31.iew.iewBlockCycles                 53579                       # Number of cycles IEW is blocking
system.cpu31.iew.iewDispLoadInsts              167816                       # Number of dispatched load instructions
system.cpu31.iew.iewDispNonSpecInsts               12                       # Number of dispatched non-speculative instructions
system.cpu31.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu31.iew.iewDispStoreInsts              42521                       # Number of dispatched store instructions
system.cpu31.iew.iewDispatchedInsts            799450                       # Number of instructions dispatched to IQ
system.cpu31.iew.iewExecLoadInsts              179263                       # Number of load instructions executed
system.cpu31.iew.iewExecSquashedInsts             356                       # Number of squashed instructions skipped in execute
system.cpu31.iew.iewExecutedInsts              767706                       # Number of executed instructions
system.cpu31.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu31.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu31.iew.iewLSQFullEvents              224259                       # Number of times the LSQ has become full, causing a stall
system.cpu31.iew.iewSquashCycles                 3453                       # Number of cycles IEW is squashing
system.cpu31.iew.iewUnblockCycles              224075                       # Number of cycles IEW is unblocking
system.cpu31.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu31.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu31.iew.lsq.thread0.forwLoads          25314                       # Number of loads that had data forwarded from stores
system.cpu31.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu31.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu31.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu31.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu31.iew.lsq.thread0.rescheduledLoads        25274                       # Number of loads that were rescheduled
system.cpu31.iew.lsq.thread0.squashedLoads       108710                       # Number of loads squashed
system.cpu31.iew.lsq.thread0.squashedStores        29953                       # Number of stores squashed
system.cpu31.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu31.iew.predictedNotTakenIncorrect          191                       # Number of branches that were predicted not taken incorrectly
system.cpu31.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly
system.cpu31.iew.wb_consumers                  727729                       # num instructions consuming a value
system.cpu31.iew.wb_count                      741805                       # cumulative count of insts written-back
system.cpu31.iew.wb_fanout                   0.761191                       # average fanout of values written-back
system.cpu31.iew.wb_producers                  553941                       # num instructions producing a value
system.cpu31.iew.wb_rate                     0.156323                       # insts written-back per cycle
system.cpu31.iew.wb_sent                       742322                       # cumulative count of insts sent to commit
system.cpu31.int_regfile_reads                1042111                       # number of integer regfile reads
system.cpu31.int_regfile_writes                495046                       # number of integer regfile writes
system.cpu31.ipc                             0.048920                       # IPC: Instructions Per Cycle
system.cpu31.ipc_total                       0.048920                       # IPC: Total IPC of All Threads
system.cpu31.iq.FU_type_0::No_OpClass              77      0.01%      0.01% # Type of FU issued
system.cpu31.iq.FU_type_0::IntAlu              432056     56.25%     56.26% # Type of FU issued
system.cpu31.iq.FU_type_0::IntMult               9763      1.27%     57.53% # Type of FU issued
system.cpu31.iq.FU_type_0::IntDiv                   7      0.00%     57.53% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatAdd             32188      4.19%     61.73% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCmp                 0      0.00%     61.73% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCvt                 0      0.00%     61.73% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMult                0      0.00%     61.73% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMultAcc             0      0.00%     61.73% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatDiv                 0      0.00%     61.73% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMisc                0      0.00%     61.73% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatSqrt                0      0.00%     61.73% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAdd                  0      0.00%     61.73% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAddAcc               0      0.00%     61.73% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAlu              44586      5.80%     67.53% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCmp                  0      0.00%     67.53% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCvt                  0      0.00%     67.53% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMisc                 0      0.00%     67.53% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMult                 0      0.00%     67.53% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMultAcc              0      0.00%     67.53% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShift                0      0.00%     67.53% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.53% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdDiv                  0      0.00%     67.53% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSqrt                 0      0.00%     67.53% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAdd         22087      2.88%     70.41% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.41% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.41% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCvt         15720      2.05%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMult            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAes                  0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAesMix               0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdPredAlu              0      0.00%     72.45% # Type of FU issued
system.cpu31.iq.FU_type_0::MemRead             109652     14.28%     86.73% # Type of FU issued
system.cpu31.iq.FU_type_0::MemWrite             19559      2.55%     89.28% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMemRead         69737      9.08%     98.35% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMemWrite        12635      1.65%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::total               768067                       # Type of FU issued
system.cpu31.iq.fp_alu_accesses                196960                       # Number of floating point alu accesses
system.cpu31.iq.fp_inst_queue_reads            393913                       # Number of floating instruction queue reads
system.cpu31.iq.fp_inst_queue_wakeup_accesses       171602                       # Number of floating instruction queue wakeup accesses
system.cpu31.iq.fp_inst_queue_writes           390921                       # Number of floating instruction queue writes
system.cpu31.iq.fu_busy_cnt                       231                       # FU busy when requested
system.cpu31.iq.fu_busy_rate                 0.000301                       # FU busy rate (busy events/executed inst)
system.cpu31.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntAlu                   207     89.61%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntMult                    0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntDiv                     0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatAdd                   0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCmp                   0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCvt                   0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMult                  0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMultAcc               0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatDiv                   0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMisc                  0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatSqrt                  0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAdd                    0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAddAcc                 0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAlu                    0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCmp                    0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCvt                    0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMisc                   0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMult                   0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMultAcc                0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShift                  0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShiftAcc               0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdDiv                    0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSqrt                   0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAdd               0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAlu               0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCmp               0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCvt               0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatDiv               0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMisc              0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMult              0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatSqrt              0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdReduceAdd              0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdReduceAlu              0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdReduceCmp              0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAes                    0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAesMix                 0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha1Hash               0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha1Hash2              0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha256Hash             0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha256Hash2            0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShaSigma2              0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShaSigma3              0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdPredAlu                0      0.00%     89.61% # attempts to use FU when none available
system.cpu31.iq.fu_full::MemRead                   11      4.76%     94.37% # attempts to use FU when none available
system.cpu31.iq.fu_full::MemWrite                   6      2.60%     96.97% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMemRead               3      1.30%     98.27% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMemWrite              4      1.73%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.int_alu_accesses               571261                       # Number of integer alu accesses
system.cpu31.iq.int_inst_queue_reads          5885868                       # Number of integer instruction queue reads
system.cpu31.iq.int_inst_queue_wakeup_accesses       570203                       # Number of integer instruction queue wakeup accesses
system.cpu31.iq.int_inst_queue_writes          846133                       # Number of integer instruction queue writes
system.cpu31.iq.iqInstsAdded                   799424                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu31.iq.iqInstsIssued                  768067                       # Number of instructions issued
system.cpu31.iq.iqNonSpecInstsAdded                26                       # Number of non-speculative instructions added to the IQ
system.cpu31.iq.iqSquashedInstsExamined        437597                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu31.iq.iqSquashedInstsIssued              18                       # Number of squashed instructions issued
system.cpu31.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu31.iq.iqSquashedOperandsExamined       164851                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu31.iq.issued_per_cycle::samples      4743403                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::mean       0.161923                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::stdev      0.825760                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::0           4491838     94.70%     94.70% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::1             75165      1.58%     96.28% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::2             54910      1.16%     97.44% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::3             35070      0.74%     98.18% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::4             17869      0.38%     98.55% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::5             29020      0.61%     99.17% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::6             15628      0.33%     99.50% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::7             23696      0.50%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::8               207      0.00%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::total       4743403                       # Number of insts issued each cycle
system.cpu31.iq.rate                         0.161857                       # Inst issue rate
system.cpu31.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu31.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu31.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu31.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu31.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu31.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu31.itb.wrAccesses                     61535                       # TLB accesses on write requests
system.cpu31.itb.wrMisses                          68                       # TLB misses on write requests
system.cpu31.memDep0.conflictingLoads           29091                       # Number of conflicting loads.
system.cpu31.memDep0.conflictingStores          25954                       # Number of conflicting stores.
system.cpu31.memDep0.insertedLoads             167816                       # Number of loads inserted to the mem dependence unit.
system.cpu31.memDep0.insertedStores             42521                       # Number of stores inserted to the mem dependence unit.
system.cpu31.misc_regfile_reads                312200                       # number of misc regfile reads
system.cpu31.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu31.numCycles                        4745340                       # number of cpu cycles simulated
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.quiesceCycles                     158675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu31.rename.BlockCycles                289492                       # Number of cycles rename is blocking
system.cpu31.rename.CommittedMaps              445146                       # Number of HB maps that are committed
system.cpu31.rename.IQFullEvents                 1253                       # Number of times rename has blocked due to IQ full
system.cpu31.rename.IdleCycles                  39840                       # Number of cycles rename is idle
system.cpu31.rename.LQFullEvents              4299443                       # Number of times rename has blocked due to LQ full
system.cpu31.rename.ROBFullEvents                 443                       # Number of times rename has blocked due to ROB full
system.cpu31.rename.RenameLookups             1846479                       # Number of register rename lookups that rename has made
system.cpu31.rename.RenamedInsts               801017                       # Number of instructions processed by rename
system.cpu31.rename.RenamedOperands            967434                       # Number of destination operands rename has renamed
system.cpu31.rename.RunCycles                  113896                       # Number of cycles rename is running
system.cpu31.rename.SquashCycles                 3453                       # Number of cycles rename is squashing
system.cpu31.rename.UnblockCycles             4296439                       # Number of cycles rename is unblocking
system.cpu31.rename.UndoneMaps                 522264                       # Number of HB maps that are undone due to squashing
system.cpu31.rename.fp_rename_lookups          282782                       # Number of floating rename lookups
system.cpu31.rename.int_rename_lookups        1048086                       # Number of integer rename lookups
system.cpu31.rename.serializeStallCycles          283                       # count of cycles rename stalled for serializing inst
system.cpu31.rename.serializingInsts                5                       # count of serializing insts renamed
system.cpu31.rename.skidInsts                   78088                       # count of insts added to the skid buffer
system.cpu31.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.cpu31.rob.rob_reads                    5431595                       # The number of ROB reads
system.cpu31.rob.rob_writes                   1656393                       # The number of ROB writes
system.cpu31.timesIdled                            13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.ruby.Directory_Controller.Fetch            834      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch          834      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data          832      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          832      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples      2128705                      
system.ruby.IFETCH.hit_latency_hist_seqr |     2128705    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total      2128705                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.latency_hist_seqr::samples      2129786                      
system.ruby.IFETCH.latency_hist_seqr::mean     0.000084                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.121970                      
system.ruby.IFETCH.latency_hist_seqr     |     2129785    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total      2129786                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1081                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean     0.164662                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev     5.413862                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1080     99.91%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           1      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1081                      
system.ruby.L1Cache_Controller.Ack       |        4254      1.87%      1.87% |        8290      3.65%      5.52% |        8136      3.58%      9.11% |        7507      3.31%     12.41% |        6946      3.06%     15.47% |        6014      2.65%     18.12% |        5892      2.59%     20.71% |        8779      3.87%     24.58% |        7065      3.11%     27.69% |        6052      2.66%     30.35% |        9553      4.21%     34.56% |        7849      3.46%     38.02% |        7274      3.20%     41.22% |        7254      3.19%     44.41% |        7789      3.43%     47.84% |        8713      3.84%     51.68% |        6900      3.04%     54.72% |        8977      3.95%     58.67% |        7368      3.24%     61.91% |        7331      3.23%     65.14% |        6083      2.68%     67.82% |        6845      3.01%     70.84% |        6196      2.73%     73.56% |        7349      3.24%     76.80% |        7087      3.12%     79.92% |        6557      2.89%     82.81% |        5931      2.61%     85.42% |        6110      2.69%     88.11% |        6273      2.76%     90.87% |        6618      2.91%     93.79% |        6694      2.95%     96.73% |        7420      3.27%    100.00%
system.ruby.L1Cache_Controller.Ack::total       227106                      
system.ruby.L1Cache_Controller.Ack_all   |         988      1.09%      1.09% |        2653      2.92%      4.00% |        2969      3.26%      7.26% |        2882      3.17%     10.43% |        2690      2.96%     13.39% |        2956      3.25%     16.63% |        2712      2.98%     19.61% |        2886      3.17%     22.79% |        2957      3.25%     26.04% |        2818      3.10%     29.13% |        2729      3.00%     32.13% |        2792      3.07%     35.20% |        2739      3.01%     38.21% |        2892      3.18%     41.39% |        2803      3.08%     44.47% |        2856      3.14%     47.61% |        2788      3.06%     50.67% |        2820      3.10%     53.77% |        3104      3.41%     57.18% |        2906      3.19%     60.37% |        3093      3.40%     63.77% |        2866      3.15%     66.92% |        2919      3.21%     70.13% |        3032      3.33%     73.46% |        3167      3.48%     76.94% |        3106      3.41%     80.35% |        2916      3.20%     83.56% |        2732      3.00%     86.56% |        3097      3.40%     89.96% |        3044      3.34%     93.31% |        2953      3.24%     96.55% |        3138      3.45%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total        91003                      
system.ruby.L1Cache_Controller.Data      |         948      2.83%      2.83% |        1021      3.05%      5.88% |        1179      3.52%      9.40% |        1070      3.20%     12.60% |        1107      3.31%     15.91% |        1239      3.70%     19.61% |        1110      3.32%     22.92% |        1010      3.02%     25.94% |        1148      3.43%     29.37% |        1118      3.34%     32.71% |        1003      3.00%     35.70% |        1039      3.10%     38.81% |        1138      3.40%     42.21% |        1126      3.36%     45.57% |        1163      3.47%     49.04% |        1120      3.35%     52.39% |        1173      3.50%     55.89% |        1046      3.12%     59.02% |        1132      3.38%     62.40% |         862      2.57%     64.97% |        1130      3.38%     68.35% |         956      2.86%     71.20% |         974      2.91%     74.11% |        1019      3.04%     77.16% |         996      2.98%     80.13% |        1011      3.02%     83.15% |         959      2.86%     86.02% |         930      2.78%     88.80% |         912      2.72%     91.52% |         930      2.78%     94.30% |         962      2.87%     97.17% |         947      2.83%    100.00%
system.ruby.L1Cache_Controller.Data::total        33478                      
system.ruby.L1Cache_Controller.DataS_fromL1 |        3988      3.44%      3.44% |        3594      3.10%      6.53% |        3696      3.19%      9.72% |        3703      3.19%     12.91% |        3503      3.02%     15.93% |        3181      2.74%     18.67% |        3382      2.91%     21.58% |        3630      3.13%     24.71% |        3563      3.07%     27.78% |        3457      2.98%     30.76% |        3683      3.17%     33.94% |        3700      3.19%     37.12% |        3553      3.06%     40.19% |        3488      3.01%     43.19% |        3662      3.16%     46.35% |        3682      3.17%     49.52% |        3575      3.08%     52.60% |        3925      3.38%     55.98% |        3611      3.11%     59.10% |        3836      3.31%     62.40% |        3611      3.11%     65.51% |        3472      2.99%     68.50% |        3501      3.02%     71.52% |        3648      3.14%     74.67% |        3863      3.33%     77.99% |        3748      3.23%     81.22% |        3528      3.04%     84.26% |        3498      3.01%     87.28% |        3610      3.11%     90.39% |        3792      3.27%     93.66% |        3648      3.14%     96.80% |        3712      3.20%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total       116043                      
system.ruby.L1Cache_Controller.Data_Exclusive |         102     97.14%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           1      0.95%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           1      0.95%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           1      0.95%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          105                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6146      3.16%      3.16% |        6334      3.25%      6.41% |        5941      3.05%      9.46% |        6029      3.10%     12.56% |        6413      3.29%     15.86% |        6471      3.32%     19.18% |        6528      3.35%     22.53% |        6078      3.12%     25.66% |        6098      3.13%     28.79% |        6334      3.25%     32.04% |        6190      3.18%     35.22% |        6114      3.14%     38.36% |        6333      3.25%     41.62% |        6223      3.20%     44.81% |        6143      3.16%     47.97% |        6074      3.12%     51.09% |        6251      3.21%     54.30% |        5852      3.01%     57.31% |        5876      3.02%     60.33% |        5861      3.01%     63.34% |        5890      3.03%     66.36% |        6267      3.22%     69.58% |        6169      3.17%     72.75% |        5911      3.04%     75.79% |        5545      2.85%     78.64% |        5740      2.95%     81.59% |        6139      3.15%     84.74% |        6365      3.27%     88.01% |        5892      3.03%     91.04% |        5736      2.95%     93.98% |        5980      3.07%     97.05% |        5734      2.95%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       194657                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           27                      
system.ruby.L1Cache_Controller.E.Load    |        2418     99.88%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           1      0.04%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           2      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         2421                      
system.ruby.L1Cache_Controller.E.Store   |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           26                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        2947      2.54%      2.54% |        3712      3.20%      5.74% |        3772      3.25%      8.99% |        3766      3.25%     12.23% |        3541      3.05%     15.29% |        3249      2.80%     18.09% |        3473      2.99%     21.08% |        3645      3.14%     24.22% |        3525      3.04%     27.26% |        3581      3.09%     30.34% |        3656      3.15%     33.49% |        3674      3.17%     36.66% |        3579      3.08%     39.74% |        3337      2.88%     42.62% |        3757      3.24%     45.86% |        3557      3.07%     48.92% |        3694      3.18%     52.11% |        4010      3.46%     55.56% |        3599      3.10%     58.66% |        3787      3.26%     61.93% |        3612      3.11%     65.04% |        3665      3.16%     68.20% |        3651      3.15%     71.34% |        3676      3.17%     74.51% |        3870      3.33%     77.85% |        3879      3.34%     81.19% |        3574      3.08%     84.27% |        3651      3.15%     87.42% |        3432      2.96%     90.37% |        3848      3.32%     93.69% |        3771      3.25%     96.94% |        3553      3.06%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total       116043                      
system.ruby.L1Cache_Controller.Fwd_GETX  |        1215      1.48%      1.48% |        2543      3.10%      4.58% |        2483      3.03%      7.61% |        2489      3.03%     10.64% |        2714      3.31%     13.95% |        3006      3.66%     17.62% |        2782      3.39%     21.01% |        2610      3.18%     24.19% |        2730      3.33%     27.52% |        2674      3.26%     30.78% |        2599      3.17%     33.95% |        2581      3.15%     37.09% |        2676      3.26%     40.36% |        2918      3.56%     43.92% |        2498      3.05%     46.96% |        2698      3.29%     50.25% |        2561      3.12%     53.37% |        2245      2.74%     56.11% |        2656      3.24%     59.35% |        2468      3.01%     62.36% |        2643      3.22%     65.58% |        2589      3.16%     68.74% |        2604      3.17%     71.91% |        2579      3.14%     75.05% |        2385      2.91%     77.96% |        2376      2.90%     80.86% |        2681      3.27%     84.13% |        2604      3.17%     87.30% |        2823      3.44%     90.74% |        2407      2.93%     93.68% |        2484      3.03%     96.71% |        2701      3.29%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total        82022                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           41                      
system.ruby.L1Cache_Controller.I.Load    |        6325      3.13%      3.13% |        6291      3.12%      6.25% |        6315      3.13%      9.38% |        6324      3.13%     12.51% |        6316      3.13%     15.64% |        6318      3.13%     18.76% |        6332      3.14%     21.90% |        6302      3.12%     25.02% |        6329      3.13%     28.16% |        6318      3.13%     31.29% |        6312      3.13%     34.41% |        6316      3.13%     37.54% |        6333      3.14%     40.68% |        6313      3.13%     43.80% |        6317      3.13%     46.93% |        6322      3.13%     50.06% |        6324      3.13%     53.19% |        6307      3.12%     56.32% |        6302      3.12%     59.44% |        6313      3.13%     62.56% |        6305      3.12%     65.69% |        6317      3.13%     68.82% |        6299      3.12%     71.94% |        6302      3.12%     75.06% |        6284      3.11%     78.17% |        6305      3.12%     81.29% |        6294      3.12%     84.41% |        6304      3.12%     87.53% |        6310      3.13%     90.66% |        6282      3.11%     93.77% |        6292      3.12%     96.88% |        6294      3.12%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       201917                      
system.ruby.L1Cache_Controller.I.Store   |        2705      3.76%      3.76% |        2199      3.06%      6.82% |        2159      3.00%      9.82% |        2186      3.04%     12.85% |        2295      3.19%     16.04% |        2563      3.56%     19.61% |        2415      3.36%     22.96% |        2211      3.07%     26.03% |        2315      3.22%     29.25% |        2386      3.32%     32.57% |        2132      2.96%     35.53% |        2142      2.98%     38.51% |        2303      3.20%     41.71% |        2350      3.27%     44.97% |        2193      3.05%     48.02% |        2197      3.05%     51.07% |        2213      3.08%     54.15% |        1896      2.63%     56.79% |        2252      3.13%     59.92% |        2104      2.92%     62.84% |        2257      3.14%     65.98% |        2326      3.23%     69.21% |        2322      3.23%     72.44% |        2200      3.06%     75.49% |        2084      2.90%     78.39% |        2143      2.98%     81.37% |        2301      3.20%     84.57% |        2353      3.27%     87.84% |        2262      3.14%     90.98% |        2091      2.91%     93.89% |        2204      3.06%     96.95% |        2196      3.05%    100.00%
system.ruby.L1Cache_Controller.I.Store::total        71955                      
system.ruby.L1Cache_Controller.IM.Ack    |        3082      2.77%      2.77% |        4882      4.39%      7.16% |        4352      3.91%     11.07% |        3812      3.43%     14.50% |        3414      3.07%     17.57% |        2083      1.87%     19.44% |        2349      2.11%     21.56% |        4908      4.41%     25.97% |        3119      2.80%     28.77% |        2463      2.21%     30.99% |        5910      5.31%     36.30% |        4269      3.84%     40.14% |        3647      3.28%     43.42% |        3413      3.07%     46.49% |        4184      3.76%     50.25% |        4831      4.34%     54.59% |        3325      2.99%     57.58% |        5449      4.90%     62.48% |        3361      3.02%     65.51% |        3833      3.45%     68.95% |        2167      1.95%     70.90% |        3313      2.98%     73.88% |        2552      2.29%     76.17% |        3643      3.28%     79.45% |        3236      2.91%     82.36% |        2805      2.52%     84.88% |        2369      2.13%     87.01% |        2605      2.34%     89.35% |        2299      2.07%     91.42% |        2914      2.62%     94.04% |        3140      2.82%     96.86% |        3487      3.14%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total       111216                      
system.ruby.L1Cache_Controller.IM.Data   |         948      2.83%      2.83% |        1021      3.05%      5.88% |        1179      3.52%      9.40% |        1070      3.20%     12.60% |        1107      3.31%     15.91% |        1239      3.70%     19.61% |        1110      3.32%     22.92% |        1010      3.02%     25.94% |        1148      3.43%     29.37% |        1118      3.34%     32.71% |        1003      3.00%     35.70% |        1039      3.10%     38.81% |        1138      3.40%     42.21% |        1126      3.36%     45.57% |        1163      3.47%     49.04% |        1120      3.35%     52.39% |        1173      3.50%     55.89% |        1046      3.12%     59.02% |        1132      3.38%     62.40% |         862      2.57%     64.97% |        1130      3.38%     68.35% |         956      2.86%     71.20% |         974      2.91%     74.11% |        1019      3.04%     77.16% |         996      2.98%     80.13% |        1011      3.02%     83.15% |         959      2.86%     86.02% |         930      2.78%     88.80% |         912      2.72%     91.52% |         930      2.78%     94.30% |         962      2.87%     97.17% |         947      2.83%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total        33478                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3284      3.06%      3.06% |        3605      3.36%      6.42% |        3289      3.07%      9.49% |        3376      3.15%     12.64% |        3568      3.33%     15.96% |        3302      3.08%     19.04% |        3546      3.31%     22.35% |        3372      3.14%     25.49% |        3301      3.08%     28.57% |        3440      3.21%     31.77% |        3529      3.29%     35.06% |        3466      3.23%     38.30% |        3519      3.28%     41.58% |        3366      3.14%     44.71% |        3455      3.22%     47.93% |        3402      3.17%     51.11% |        3470      3.23%     54.34% |        3438      3.21%     57.55% |        3154      2.94%     60.49% |        3352      3.12%     63.61% |        3165      2.95%     66.56% |        3391      3.16%     69.72% |        3339      3.11%     72.84% |        3226      3.01%     75.84% |        3091      2.88%     78.73% |        3152      2.94%     81.66% |        3342      3.12%     84.78% |        3526      3.29%     88.07% |        3161      2.95%     91.01% |        3214      3.00%     94.01% |        3305      3.08%     97.09% |        3121      2.91%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       107267                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        3988      3.44%      3.44% |        3594      3.10%      6.53% |        3696      3.19%      9.72% |        3703      3.19%     12.91% |        3503      3.02%     15.93% |        3181      2.74%     18.67% |        3382      2.91%     21.58% |        3630      3.13%     24.71% |        3563      3.07%     27.78% |        3457      2.98%     30.76% |        3683      3.17%     33.94% |        3700      3.19%     37.12% |        3553      3.06%     40.19% |        3488      3.01%     43.19% |        3662      3.16%     46.35% |        3682      3.17%     49.52% |        3575      3.08%     52.60% |        3925      3.38%     55.98% |        3611      3.11%     59.10% |        3836      3.31%     62.40% |        3611      3.11%     65.51% |        3472      2.99%     68.50% |        3501      3.02%     71.52% |        3648      3.14%     74.67% |        3863      3.33%     77.99% |        3748      3.23%     81.22% |        3528      3.04%     84.26% |        3498      3.01%     87.28% |        3610      3.11%     90.39% |        3792      3.27%     93.66% |        3648      3.14%     96.80% |        3712      3.20%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total       116043                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         102     97.14%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           0      0.00%     97.14% |           1      0.95%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           0      0.00%     98.10% |           1      0.95%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           0      0.00%     99.05% |           1      0.95%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          105                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1351      4.92%      4.92% |         859      3.13%      8.05% |         871      3.17%     11.22% |         768      2.80%     14.02% |         951      3.46%     17.48% |         978      3.56%     21.04% |         900      3.28%     24.32% |         795      2.90%     27.21% |         807      2.94%     30.15% |         850      3.10%     33.25% |         847      3.08%     36.33% |         807      2.94%     39.27% |         856      3.12%     42.39% |         880      3.20%     45.59% |         882      3.21%     48.81% |         883      3.22%     52.02% |         879      3.20%     55.22% |         874      3.18%     58.40% |         866      3.15%     61.56% |         695      2.53%     64.09% |         894      3.26%     67.35% |         946      3.45%     70.79% |         960      3.50%     74.29% |         861      3.14%     77.42% |         666      2.43%     79.85% |         809      2.95%     82.79% |         831      3.03%     85.82% |         788      2.87%     88.69% |         765      2.79%     91.47% |         810      2.95%     94.42% |         781      2.84%     97.27% |         750      2.73%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27460                      
system.ruby.L1Cache_Controller.IS.Inv    |        1511      2.52%      2.52% |        1870      3.12%      5.64% |        1781      2.97%      8.61% |        1885      3.15%     11.76% |        1894      3.16%     14.92% |        2191      3.66%     18.58% |        2082      3.47%     22.05% |        1911      3.19%     25.24% |        1990      3.32%     28.56% |        2044      3.41%     31.97% |        1814      3.03%     35.00% |        1841      3.07%     38.07% |        1958      3.27%     41.33% |        1977      3.30%     44.63% |        1806      3.01%     47.65% |        1789      2.99%     50.63% |        1902      3.17%     53.81% |        1540      2.57%     56.38% |        1856      3.10%     59.47% |        1814      3.03%     62.50% |        1831      3.06%     65.55% |        1930      3.22%     68.78% |        1870      3.12%     71.90% |        1824      3.04%     74.94% |        1788      2.98%     77.92% |        1779      2.97%     80.89% |        1966      3.28%     84.17% |        2051      3.42%     87.59% |        1966      3.28%     90.87% |        1712      2.86%     93.73% |        1894      3.16%     96.89% |        1863      3.11%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total        59930                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |        1511      2.52%      2.52% |        1870      3.12%      5.64% |        1781      2.97%      8.61% |        1885      3.15%     11.76% |        1894      3.16%     14.92% |        2191      3.66%     18.58% |        2082      3.47%     22.05% |        1911      3.19%     25.24% |        1990      3.32%     28.56% |        2044      3.41%     31.97% |        1814      3.03%     35.00% |        1841      3.07%     38.07% |        1958      3.27%     41.33% |        1977      3.30%     44.63% |        1806      3.01%     47.65% |        1789      2.99%     50.63% |        1902      3.17%     53.81% |        1540      2.57%     56.38% |        1856      3.10%     59.47% |        1814      3.03%     62.50% |        1831      3.06%     65.55% |        1930      3.22%     68.78% |        1870      3.12%     71.90% |        1824      3.04%     74.94% |        1788      2.98%     77.92% |        1779      2.97%     80.89% |        1966      3.28%     84.17% |        2051      3.42%     87.59% |        1966      3.28%     90.87% |        1712      2.86%     93.73% |        1894      3.16%     96.89% |        1863      3.11%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total        59930                      
system.ruby.L1Cache_Controller.Ifetch    |       71912      3.38%      3.38% |       70806      3.32%      6.70% |       71144      3.34%     10.04% |       70903      3.33%     13.37% |       70495      3.31%     16.68% |       70386      3.30%     19.99% |       70182      3.30%     23.28% |       69305      3.25%     26.53% |       69417      3.26%     29.79% |       68726      3.23%     33.02% |       67996      3.19%     36.21% |       68232      3.20%     39.42% |       67520      3.17%     42.59% |       67339      3.16%     45.75% |       66858      3.14%     48.89% |       66511      3.12%     52.01% |       65923      3.10%     55.11% |       66311      3.11%     58.22% |       65667      3.08%     61.30% |       65500      3.08%     64.38% |       65251      3.06%     67.44% |       65293      3.07%     70.51% |       64533      3.03%     73.54% |       64024      3.01%     76.54% |       63591      2.99%     79.53% |       63227      2.97%     82.50% |       63078      2.96%     85.46% |       62822      2.95%     88.41% |       62167      2.92%     91.33% |       61700      2.90%     94.23% |       61500      2.89%     97.11% |       61473      2.89%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      2129792                      
system.ruby.L1Cache_Controller.Inv       |        9191      3.53%      3.53% |        8378      3.22%      6.74% |        8305      3.19%      9.93% |        8284      3.18%     13.11% |        8280      3.18%     16.29% |        7857      3.02%     19.30% |        8209      3.15%     22.45% |        8078      3.10%     25.55% |        8051      3.09%     28.64% |        8206      3.15%     31.79% |        8249      3.17%     34.96% |        8243      3.16%     38.12% |        8318      3.19%     41.31% |        7890      3.03%     44.34% |        8441      3.24%     47.58% |        8150      3.13%     50.71% |        8409      3.23%     53.93% |        8550      3.28%     57.21% |        7934      3.04%     60.26% |        8062      3.09%     63.35% |        7960      3.05%     66.41% |        8077      3.10%     69.51% |        8011      3.07%     72.58% |        7970      3.06%     75.64% |        7989      3.07%     78.70% |        8095      3.11%     81.81% |        7916      3.04%     84.85% |        8159      3.13%     87.98% |        7562      2.90%     90.88% |        8022      3.08%     93.96% |        8077      3.10%     97.06% |        7661      2.94%    100.00%
system.ruby.L1Cache_Controller.Inv::total       260584                      
system.ruby.L1Cache_Controller.L1_Replacement |         368    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          368                      
system.ruby.L1Cache_Controller.Load      |       57088      1.86%      1.86% |      102429      3.34%      5.20% |       98845      3.22%      8.43% |       98001      3.20%     11.63% |       98244      3.21%     14.83% |       97950      3.20%     18.03% |       97655      3.19%     21.21% |       99819      3.26%     24.47% |       97081      3.17%     27.64% |       96998      3.16%     30.80% |       98181      3.20%     34.00% |       97133      3.17%     37.17% |       96007      3.13%     40.31% |       96649      3.15%     43.46% |       97168      3.17%     46.63% |       96304      3.14%     49.77% |       96090      3.13%     52.91% |       96749      3.16%     56.06% |       97102      3.17%     59.23% |       96335      3.14%     62.37% |       96417      3.15%     65.52% |       95653      3.12%     68.64% |       96075      3.13%     71.77% |       96444      3.15%     74.92% |       98074      3.20%     78.12% |       96277      3.14%     81.26% |       95785      3.12%     84.39% |       95212      3.11%     87.49% |       95252      3.11%     90.60% |       96933      3.16%     93.76% |       95031      3.10%     96.86% |       96167      3.14%    100.00%
system.ruby.L1Cache_Controller.Load::total      3065148                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |        2946      2.54%      2.54% |        3712      3.20%      5.74% |        3772      3.25%      8.99% |        3766      3.25%     12.23% |        3541      3.05%     15.29% |        3249      2.80%     18.08% |        3473      2.99%     21.08% |        3645      3.14%     24.22% |        3525      3.04%     27.26% |        3581      3.09%     30.34% |        3656      3.15%     33.49% |        3674      3.17%     36.66% |        3579      3.08%     39.74% |        3337      2.88%     42.62% |        3757      3.24%     45.86% |        3557      3.07%     48.92% |        3694      3.18%     52.11% |        4010      3.46%     55.56% |        3599      3.10%     58.66% |        3787      3.26%     61.93% |        3612      3.11%     65.04% |        3665      3.16%     68.20% |        3651      3.15%     71.34% |        3676      3.17%     74.51% |        3870      3.34%     77.85% |        3879      3.34%     81.19% |        3574      3.08%     84.27% |        3651      3.15%     87.42% |        3432      2.96%     90.37% |        3848      3.32%     93.69% |        3771      3.25%     96.94% |        3552      3.06%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total       116041                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |        1215      1.48%      1.48% |        2543      3.10%      4.58% |        2483      3.03%      7.61% |        2489      3.03%     10.64% |        2714      3.31%     13.95% |        3006      3.66%     17.62% |        2782      3.39%     21.01% |        2610      3.18%     24.19% |        2730      3.33%     27.52% |        2674      3.26%     30.78% |        2599      3.17%     33.95% |        2581      3.15%     37.09% |        2676      3.26%     40.36% |        2918      3.56%     43.92% |        2498      3.05%     46.96% |        2698      3.29%     50.25% |        2561      3.12%     53.37% |        2245      2.74%     56.11% |        2656      3.24%     59.35% |        2468      3.01%     62.36% |        2643      3.22%     65.58% |        2589      3.16%     68.74% |        2604      3.17%     71.91% |        2579      3.14%     75.05% |        2385      2.91%     77.96% |        2376      2.90%     80.86% |        2681      3.27%     84.13% |        2604      3.17%     87.30% |        2823      3.44%     90.74% |        2407      2.93%     93.68% |        2484      3.03%     96.71% |        2701      3.29%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total        82022                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           30                      
system.ruby.L1Cache_Controller.M.Load    |       41672      1.78%      1.78% |       73918      3.15%      4.92% |       74344      3.17%      8.09% |       74370      3.17%     11.26% |       74427      3.17%     14.43% |       74562      3.18%     17.60% |       74678      3.18%     20.79% |       74310      3.17%     23.95% |       74698      3.18%     27.13% |       74631      3.18%     30.31% |       74277      3.16%     33.48% |       74611      3.18%     36.65% |       74349      3.17%     39.82% |       74461      3.17%     42.99% |       74284      3.16%     46.16% |       74307      3.17%     49.32% |       74138      3.16%     52.48% |       74391      3.17%     55.65% |       74482      3.17%     58.82% |       74499      3.17%     61.99% |       74535      3.17%     65.17% |       74586      3.18%     68.35% |       74548      3.18%     71.52% |       74337      3.17%     74.69% |       74211      3.16%     77.85% |       74219      3.16%     81.01% |       74398      3.17%     84.18% |       74351      3.17%     87.35% |       74358      3.17%     90.51% |       74164      3.16%     93.67% |       74218      3.16%     96.83% |       74336      3.17%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2347670                      
system.ruby.L1Cache_Controller.M.Store   |       24888      7.72%      7.72% |        9568      2.97%     10.69% |        9595      2.98%     13.66% |        9597      2.98%     16.64% |        9601      2.98%     19.62% |        9610      2.98%     22.60% |        9619      2.98%     25.58% |        9592      2.98%     28.56% |        9620      2.98%     31.54% |        9614      2.98%     34.52% |        9591      2.97%     37.50% |        9615      2.98%     40.48% |        9596      2.98%     43.46% |        9603      2.98%     46.43% |        9591      2.97%     49.41% |        9595      2.98%     52.38% |        9581      2.97%     55.36% |        9599      2.98%     58.33% |        9603      2.98%     61.31% |        9603      2.98%     64.29% |        9606      2.98%     67.27% |        9612      2.98%     70.25% |        9604      2.98%     73.23% |        9593      2.98%     76.21% |        9583      2.97%     79.18% |        9585      2.97%     82.15% |        9597      2.98%     85.13% |        9595      2.98%     88.10% |        9595      2.98%     91.08% |        9581      2.97%     94.05% |        9586      2.97%     97.02% |        9593      2.98%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       322411                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            4                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           57                      
system.ruby.L1Cache_Controller.NP.Ifetch |         521     48.11%     48.11% |          18      1.66%     49.77% |          18      1.66%     51.43% |          18      1.66%     53.09% |          18      1.66%     54.76% |          18      1.66%     56.42% |          18      1.66%     58.08% |          19      1.75%     59.83% |          18      1.66%     61.50% |          18      1.66%     63.16% |          18      1.66%     64.82% |          18      1.66%     66.48% |          19      1.75%     68.24% |          18      1.66%     69.90% |          18      1.66%     71.56% |          18      1.66%     73.22% |          18      1.66%     74.88% |          18      1.66%     76.55% |          18      1.66%     78.21% |          18      1.66%     79.87% |          18      1.66%     81.53% |          18      1.66%     83.19% |          18      1.66%     84.86% |          18      1.66%     86.52% |          19      1.75%     88.27% |          18      1.66%     89.94% |          18      1.66%     91.60% |          19      1.75%     93.35% |          18      1.66%     95.01% |          18      1.66%     96.68% |          18      1.66%     98.34% |          18      1.66%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1083                      
system.ruby.L1Cache_Controller.NP.Load   |         108     20.00%     20.00% |          14      2.59%     22.59% |          15      2.78%     25.37% |          14      2.59%     27.96% |          14      2.59%     30.56% |          14      2.59%     33.15% |          14      2.59%     35.74% |          15      2.78%     38.52% |          14      2.59%     41.11% |          15      2.78%     43.89% |          14      2.59%     46.48% |          14      2.59%     49.07% |          15      2.78%     51.85% |          14      2.59%     54.44% |          15      2.78%     57.22% |          14      2.59%     59.81% |          14      2.59%     62.41% |          15      2.78%     65.19% |          13      2.41%     67.59% |          14      2.59%     70.19% |          13      2.41%     72.59% |          13      2.41%     75.00% |          14      2.59%     77.59% |          13      2.41%     80.00% |          14      2.59%     82.59% |          13      2.41%     85.00% |          13      2.41%     87.41% |          14      2.59%     90.00% |          13      2.41%     92.41% |          14      2.59%     95.00% |          13      2.41%     97.41% |          14      2.59%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          540                      
system.ruby.L1Cache_Controller.NP.Store  |         216     58.22%     58.22% |           5      1.35%     59.57% |           5      1.35%     60.92% |           5      1.35%     62.26% |           5      1.35%     63.61% |           5      1.35%     64.96% |           5      1.35%     66.31% |           5      1.35%     67.65% |           5      1.35%     69.00% |           5      1.35%     70.35% |           5      1.35%     71.70% |           5      1.35%     73.05% |           5      1.35%     74.39% |           5      1.35%     75.74% |           5      1.35%     77.09% |           5      1.35%     78.44% |           5      1.35%     79.78% |           5      1.35%     81.13% |           5      1.35%     82.48% |           5      1.35%     83.83% |           5      1.35%     85.18% |           5      1.35%     86.52% |           5      1.35%     87.87% |           5      1.35%     89.22% |           5      1.35%     90.57% |           5      1.35%     91.91% |           5      1.35%     93.26% |           5      1.35%     94.61% |           5      1.35%     95.96% |           5      1.35%     97.30% |           5      1.35%     98.65% |           5      1.35%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          371                      
system.ruby.L1Cache_Controller.S.Ifetch  |       71387      3.35%      3.35% |       70788      3.33%      6.68% |       71126      3.34%     10.02% |       70885      3.33%     13.35% |       70477      3.31%     16.66% |       70368      3.31%     19.97% |       70164      3.30%     23.26% |       69286      3.25%     26.52% |       69399      3.26%     29.78% |       68708      3.23%     33.01% |       67978      3.19%     36.20% |       68214      3.20%     39.40% |       67501      3.17%     42.57% |       67321      3.16%     45.74% |       66840      3.14%     48.88% |       66493      3.12%     52.00% |       65905      3.10%     55.10% |       66293      3.11%     58.21% |       65649      3.08%     61.29% |       65482      3.08%     64.37% |       65233      3.06%     67.44% |       65275      3.07%     70.50% |       64515      3.03%     73.53% |       64006      3.01%     76.54% |       63572      2.99%     79.53% |       63209      2.97%     82.49% |       63060      2.96%     85.46% |       62803      2.95%     88.41% |       62149      2.92%     91.33% |       61682      2.90%     94.22% |       61482      2.89%     97.11% |       61455      2.89%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total      2128705                      
system.ruby.L1Cache_Controller.S.Inv     |        6369      4.82%      4.82% |        4086      3.09%      7.91% |        4220      3.19%     11.10% |        4144      3.13%     14.23% |        4011      3.03%     17.26% |        3693      2.79%     20.06% |        3891      2.94%     23.00% |        4001      3.03%     26.03% |        3932      2.97%     29.00% |        3995      3.02%     32.02% |        4040      3.06%     35.08% |        4044      3.06%     38.13% |        4011      3.03%     41.17% |        3776      2.86%     44.02% |        4215      3.19%     47.21% |        4041      3.06%     50.27% |        4082      3.09%     53.35% |        4427      3.35%     56.70% |        4049      3.06%     59.76% |        4143      3.13%     62.90% |        4096      3.10%     65.99% |        4131      3.12%     69.12% |        4155      3.14%     72.26% |        4106      3.11%     75.36% |        4203      3.18%     78.54% |        4301      3.25%     81.80% |        3955      2.99%     84.79% |        4010      3.03%     87.82% |        3790      2.87%     90.68% |        4262      3.22%     93.91% |        4125      3.12%     97.03% |        3931      2.97%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total       132235                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         270    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          270                      
system.ruby.L1Cache_Controller.S.Load    |        6565      1.28%      1.28% |       22206      4.33%      5.61% |       18171      3.54%      9.16% |       17293      3.37%     12.53% |       17487      3.41%     15.94% |       17056      3.33%     19.27% |       16631      3.24%     22.51% |       19192      3.74%     26.26% |       16039      3.13%     29.39% |       16034      3.13%     32.52% |       17578      3.43%     35.94% |       16192      3.16%     39.10% |       15310      2.99%     42.09% |       15861      3.09%     45.18% |       16552      3.23%     48.41% |       15661      3.06%     51.47% |       15614      3.05%     54.51% |       16034      3.13%     57.64% |       16305      3.18%     60.82% |       15509      3.03%     63.85% |       15564      3.04%     66.89% |       14737      2.87%     69.76% |       15214      2.97%     72.73% |       15792      3.08%     75.81% |       17565      3.43%     79.24% |       15740      3.07%     82.31% |       15080      2.94%     85.25% |       14543      2.84%     88.09% |       14571      2.84%     90.93% |       16473      3.21%     94.14% |       14508      2.83%     96.97% |       15523      3.03%    100.00%
system.ruby.L1Cache_Controller.S.Load::total       512600                      
system.ruby.L1Cache_Controller.S.Store   |        1351      1.07%      1.07% |        4054      3.22%      4.29% |        4094      3.25%      7.54% |        4067      3.23%     10.77% |        3958      3.14%     13.91% |        3690      2.93%     16.84% |        3838      3.05%     19.89% |        4042      3.21%     23.10% |        3938      3.13%     26.23% |        3867      3.07%     29.30% |        4121      3.27%     32.57% |        4111      3.26%     35.83% |        3950      3.14%     38.97% |        3903      3.10%     42.07% |        4060      3.22%     45.29% |        4056      3.22%     48.51% |        4040      3.21%     51.72% |        4357      3.46%     55.18% |        4001      3.18%     58.36% |        4149      3.29%     61.65% |        3996      3.17%     64.82% |        3926      3.12%     67.94% |        3931      3.12%     71.06% |        4053      3.22%     74.28% |        4169      3.31%     77.59% |        4110      3.26%     80.85% |        3952      3.14%     83.99% |        3900      3.10%     87.09% |        3991      3.17%     90.26% |        4162      3.30%     93.56% |        4049      3.21%     96.78% |        4058      3.22%    100.00%
system.ruby.L1Cache_Controller.S.Store::total       125944                      
system.ruby.L1Cache_Controller.SM.Ack    |        1172      1.01%      1.01% |        3408      2.94%      3.95% |        3784      3.27%      7.22% |        3695      3.19%     10.41% |        3532      3.05%     13.45% |        3931      3.39%     16.85% |        3543      3.06%     19.90% |        3871      3.34%     23.24% |        3946      3.40%     26.65% |        3589      3.10%     29.74% |        3643      3.14%     32.89% |        3580      3.09%     35.98% |        3627      3.13%     39.11% |        3841      3.31%     42.42% |        3605      3.11%     45.53% |        3882      3.35%     48.88% |        3575      3.08%     51.97% |        3528      3.04%     55.01% |        4007      3.46%     58.47% |        3498      3.02%     61.49% |        3916      3.38%     64.87% |        3532      3.05%     67.91% |        3644      3.14%     71.06% |        3706      3.20%     74.26% |        3851      3.32%     77.58% |        3752      3.24%     80.82% |        3562      3.07%     83.89% |        3505      3.02%     86.91% |        3974      3.43%     90.34% |        3704      3.20%     93.54% |        3554      3.07%     96.61% |        3933      3.39%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total       115890                      
system.ruby.L1Cache_Controller.SM.Ack_all |         988      1.09%      1.09% |        2653      2.92%      4.00% |        2969      3.26%      7.26% |        2882      3.17%     10.43% |        2690      2.96%     13.39% |        2956      3.25%     16.63% |        2712      2.98%     19.61% |        2886      3.17%     22.79% |        2957      3.25%     26.04% |        2818      3.10%     29.13% |        2729      3.00%     32.13% |        2792      3.07%     35.20% |        2739      3.01%     38.21% |        2892      3.18%     41.39% |        2803      3.08%     44.47% |        2856      3.14%     47.61% |        2788      3.06%     50.67% |        2820      3.10%     53.77% |        3104      3.41%     57.18% |        2906      3.19%     60.37% |        3093      3.40%     63.77% |        2866      3.15%     66.92% |        2919      3.21%     70.13% |        3032      3.33%     73.46% |        3167      3.48%     76.94% |        3106      3.41%     80.35% |        2916      3.20%     83.56% |        2732      3.00%     86.56% |        3097      3.40%     89.96% |        3044      3.34%     93.31% |        2953      3.24%     96.55% |        3138      3.45%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total        91003                      
system.ruby.L1Cache_Controller.SM.Inv    |        1311      1.92%      1.92% |        2422      3.54%      5.46% |        2304      3.37%      8.82% |        2255      3.30%     12.12% |        2375      3.47%     15.59% |        1973      2.88%     18.47% |        2236      3.27%     21.74% |        2166      3.17%     24.91% |        2129      3.11%     28.02% |        2167      3.17%     31.19% |        2395      3.50%     34.69% |        2358      3.45%     38.13% |        2349      3.43%     41.57% |        2137      3.12%     44.69% |        2420      3.54%     48.23% |        2320      3.39%     51.62% |        2425      3.54%     55.16% |        2583      3.78%     58.94% |        2029      2.97%     61.90% |        2105      3.08%     64.98% |        2033      2.97%     67.95% |        2016      2.95%     70.90% |        1986      2.90%     73.80% |        2040      2.98%     76.78% |        1998      2.92%     79.70% |        2015      2.95%     82.65% |        1995      2.92%     85.56% |        2098      3.07%     88.63% |        1806      2.64%     91.27% |        2048      2.99%     94.26% |        2058      3.01%     97.27% |        1867      2.73%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total        68419                      
system.ruby.L1Cache_Controller.Store     |       29186      5.61%      5.61% |       15826      3.04%      8.64% |       15853      3.04%     11.69% |       15855      3.04%     14.73% |       15859      3.05%     17.78% |       15868      3.05%     20.83% |       15877      3.05%     23.88% |       15850      3.04%     26.92% |       15878      3.05%     29.97% |       15872      3.05%     33.02% |       15849      3.04%     36.06% |       15873      3.05%     39.11% |       15854      3.04%     42.15% |       15861      3.05%     45.20% |       15849      3.04%     48.24% |       15853      3.04%     51.29% |       15839      3.04%     54.33% |       15857      3.05%     57.38% |       15861      3.05%     60.42% |       15861      3.05%     63.47% |       15864      3.05%     66.51% |       15869      3.05%     69.56% |       15862      3.05%     72.61% |       15851      3.04%     75.65% |       15841      3.04%     78.69% |       15843      3.04%     81.74% |       15855      3.04%     84.78% |       15853      3.04%     87.83% |       15853      3.04%     90.87% |       15839      3.04%     93.91% |       15844      3.04%     96.96% |       15852      3.04%    100.00%
system.ruby.L1Cache_Controller.Store::total       520707                      
system.ruby.L1Cache_Controller.WB_Ack    |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           57                      
system.ruby.L2Cache_Controller.Exclusive_Unblock       198375      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          245      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR            1      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          490      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data           97      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS        2387739      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX        2235550      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1083      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             57      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE       116419      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS       116043      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX        82022      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           57      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IB.L1_GETS        19375      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IB.L1_GETX          842      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE         1630      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data       116023      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS       657319      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX       641252      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock       116025      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           18      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        82373      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS       844513      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX       806480      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           18      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data           832      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS           97      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          245      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          492      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS        86309      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX        58477      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          586      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE        57525      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock       116002      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS       664075      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX       646231      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE        57263      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock         116043      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data         116041      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data_clean            2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples      2862691                      
system.ruby.LD.hit_latency_hist_seqr     |     2862691    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total      2862691                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples      3065148                      
system.ruby.LD.latency_hist_seqr         |     3065148    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total       3065148                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples       202457                      
system.ruby.LD.miss_latency_hist_seqr    |      202457    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       202457                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          157                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         157    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          157                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          254                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          254                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           97                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          97    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           97                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          254                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          254                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          254                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          254                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       105257                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      105257    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       105257                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       105258                      
system.ruby.RMW_Read.latency_hist_seqr   |      105258    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       105258                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples       216769                      
system.ruby.ST.hit_latency_hist_seqr     |      216769    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total       216769                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples       414941                      
system.ruby.ST.latency_hist_seqr         |      414941    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        414941                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       198172                      
system.ruby.ST.miss_latency_hist_seqr    |      198172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       198172                      
system.ruby.delayHist::bucket_size               2048                       # delay histogram for all message
system.ruby.delayHist::max_bucket               20479                       # delay histogram for all message
system.ruby.delayHist::samples                1954258                       # delay histogram for all message
system.ruby.delayHist::mean                787.357277                       # delay histogram for all message
system.ruby.delayHist::stdev              2383.227659                       # delay histogram for all message
system.ruby.delayHist                    |     1755470     89.83%     89.83% |       10554      0.54%     90.37% |       38367      1.96%     92.33% |       70629      3.61%     95.95% |       59403      3.04%     98.99% |       18328      0.94%     99.92% |        1501      0.08%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  1954258                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size         2048                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket        20479                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples        716285                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean      2125.027743                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev     3559.258749                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      517498     72.25%     72.25% |       10553      1.47%     73.72% |       38367      5.36%     79.08% |       70629      9.86%     88.94% |       59403      8.29%     97.23% |       18328      2.56%     99.79% |        1501      0.21%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total          716285                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size          256                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket         2559                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples        779324                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        21.260472                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       53.326426                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |      770835     98.91%     98.91% |        7773      1.00%     99.91% |         496      0.06%     99.97% |          98      0.01%     99.98% |          32      0.00%     99.99% |          39      0.01%     99.99% |          23      0.00%    100.00% |          27      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total          779324                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples        458649                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         0.010823                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        0.146966                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |      456171     99.46%     99.46% |           0      0.00%     99.46% |        2474      0.54%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total          458649                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 43997.536492                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.983177                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000233                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.983279                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples      5313833                      
system.ruby.hit_latency_hist_seqr        |     5313833    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total      5313833                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        86274                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        75569                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        10705                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        71908                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        71387                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          521                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            98                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.032268                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.115008                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.004602                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.999388                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.002723                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3406.583585                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.006648                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   972.719496                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.003361                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  7816.929902                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001705                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.964009                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses       118255                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits       105692                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        12563                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses        70806                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits        70788                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.038552                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   486.364030                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.005131                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   972.727653                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.002984                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3406.503956                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.007482                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   972.590214                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.004464                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time 12083.418553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.002009                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   486.359034                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       114030                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits       101446                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        12584                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses        67996                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits        67978                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.037118                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   485.535118                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.005139                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   971.069827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.002958                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  3400.218189                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.007406                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   970.861631                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.004722                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time 12400.025556                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.002027                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time   485.530122                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses       113006                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits       100418                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        12588                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses        68232                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits        68214                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.036957                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   485.453042                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.005141                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   970.905676                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.002956                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  3399.257037                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.007411                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   970.569217                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.004383                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time 12673.900492                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.002031                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time   485.448046                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses       111861                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits        99255                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        12606                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses        67520                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits        67501                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           19                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.036578                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   485.351900                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.005149                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   970.703393                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.002972                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  3399.446984                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.007403                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   970.569217                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.004290                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time 12582.954607                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.002001                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time   485.346905                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses       112510                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits        99925                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        12585                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses        67339                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits        67321                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.036674                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   485.288993                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.005140                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   970.577578                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.002884                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  3397.982368                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.007130                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   970.290262                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.004279                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time 13121.754553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.001987                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time   485.283079                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses       113017                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits       100427                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        12590                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses        66858                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits        66840                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.036679                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   485.207121                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.005142                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   970.413834                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.002997                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  3398.328411                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.007526                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   970.252538                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.004396                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time 12408.832491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.002023                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time   485.202125                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses       112157                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits        99563                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        12594                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses        66511                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits        66493                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.036433                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   485.130449                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.005144                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   970.260491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.002937                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  3397.799252                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.007325                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   970.090426                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.004577                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time 12486.036303                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.002027                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time   485.125453                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.L1Dcache.demand_accesses       111929                       # Number of cache demand accesses
system.ruby.l1_cntrl16.L1Dcache.demand_hits        99333                       # Number of cache demand hits
system.ruby.l1_cntrl16.L1Dcache.demand_misses        12596                       # Number of cache demand misses
system.ruby.l1_cntrl16.L1Icache.demand_accesses        65923                       # Number of cache demand accesses
system.ruby.l1_cntrl16.L1Icache.demand_hits        65905                       # Number of cache demand hits
system.ruby.l1_cntrl16.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl16.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl16.mandatoryQueue.avg_buf_msgs     0.036267                       # Average number of messages in buffer
system.ruby.l1_cntrl16.mandatoryQueue.avg_stall_time   485.049801                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl16.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl16.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl16.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl16.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl16.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl16.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl16.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl16.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl16.requestFromL1Cache.avg_buf_msgs     0.005144                       # Average number of messages in buffer
system.ruby.l1_cntrl16.requestFromL1Cache.avg_stall_time   970.099194                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.requestToL1Cache.avg_buf_msgs     0.002990                       # Average number of messages in buffer
system.ruby.l1_cntrl16.requestToL1Cache.avg_stall_time  3396.308127                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.responseFromL1Cache.avg_buf_msgs     0.007487                       # Average number of messages in buffer
system.ruby.l1_cntrl16.responseFromL1Cache.avg_stall_time   969.812898                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.responseToL1Cache.avg_buf_msgs     0.004218                       # Average number of messages in buffer
system.ruby.l1_cntrl16.responseToL1Cache.avg_stall_time 12848.149590                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.unblockFromL1Cache.avg_buf_msgs     0.002005                       # Average number of messages in buffer
system.ruby.l1_cntrl16.unblockFromL1Cache.avg_stall_time   485.044805                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.L1Dcache.demand_accesses       112606                       # Number of cache demand accesses
system.ruby.l1_cntrl17.L1Dcache.demand_hits       100026                       # Number of cache demand hits
system.ruby.l1_cntrl17.L1Dcache.demand_misses        12580                       # Number of cache demand misses
system.ruby.l1_cntrl17.L1Icache.demand_accesses        66311                       # Number of cache demand accesses
system.ruby.l1_cntrl17.L1Icache.demand_hits        66293                       # Number of cache demand hits
system.ruby.l1_cntrl17.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl17.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl17.mandatoryQueue.avg_buf_msgs     0.036484                       # Average number of messages in buffer
system.ruby.l1_cntrl17.mandatoryQueue.avg_stall_time   484.967216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl17.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl17.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl17.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl17.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl17.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl17.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl17.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl17.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl17.requestFromL1Cache.avg_buf_msgs     0.005138                       # Average number of messages in buffer
system.ruby.l1_cntrl17.requestFromL1Cache.avg_stall_time   969.934023                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.requestToL1Cache.avg_buf_msgs     0.003019                       # Average number of messages in buffer
system.ruby.l1_cntrl17.requestToL1Cache.avg_stall_time  3396.079743                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.responseFromL1Cache.avg_buf_msgs     0.007673                       # Average number of messages in buffer
system.ruby.l1_cntrl17.responseFromL1Cache.avg_stall_time   969.771096                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.responseToL1Cache.avg_buf_msgs     0.004613                       # Average number of messages in buffer
system.ruby.l1_cntrl17.responseToL1Cache.avg_stall_time 11017.501984                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.unblockFromL1Cache.avg_buf_msgs     0.002077                       # Average number of messages in buffer
system.ruby.l1_cntrl17.unblockFromL1Cache.avg_stall_time   484.962220                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.L1Dcache.demand_accesses       112963                       # Number of cache demand accesses
system.ruby.l1_cntrl18.L1Dcache.demand_hits       100390                       # Number of cache demand hits
system.ruby.l1_cntrl18.L1Dcache.demand_misses        12573                       # Number of cache demand misses
system.ruby.l1_cntrl18.L1Icache.demand_accesses        65667                       # Number of cache demand accesses
system.ruby.l1_cntrl18.L1Icache.demand_hits        65649                       # Number of cache demand hits
system.ruby.l1_cntrl18.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl18.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl18.mandatoryQueue.avg_buf_msgs     0.036425                       # Average number of messages in buffer
system.ruby.l1_cntrl18.mandatoryQueue.avg_stall_time   484.889932                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl18.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl18.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl18.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl18.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl18.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl18.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl18.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl18.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl18.requestFromL1Cache.avg_buf_msgs     0.005135                       # Average number of messages in buffer
system.ruby.l1_cntrl18.requestFromL1Cache.avg_stall_time   969.779456                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.requestToL1Cache.avg_buf_msgs     0.002893                       # Average number of messages in buffer
system.ruby.l1_cntrl18.requestToL1Cache.avg_stall_time  3395.535291                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.responseFromL1Cache.avg_buf_msgs     0.007254                       # Average number of messages in buffer
system.ruby.l1_cntrl18.responseFromL1Cache.avg_stall_time   969.534963                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.responseToL1Cache.avg_buf_msgs     0.004301                       # Average number of messages in buffer
system.ruby.l1_cntrl18.responseToL1Cache.avg_stall_time 12927.578996                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.unblockFromL1Cache.avg_buf_msgs     0.002012                       # Average number of messages in buffer
system.ruby.l1_cntrl18.unblockFromL1Cache.avg_stall_time   484.884936                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.L1Dcache.demand_accesses       112196                       # Number of cache demand accesses
system.ruby.l1_cntrl19.L1Dcache.demand_hits        99611                       # Number of cache demand hits
system.ruby.l1_cntrl19.L1Dcache.demand_misses        12585                       # Number of cache demand misses
system.ruby.l1_cntrl19.L1Icache.demand_accesses        65500                       # Number of cache demand accesses
system.ruby.l1_cntrl19.L1Icache.demand_hits        65482                       # Number of cache demand hits
system.ruby.l1_cntrl19.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl19.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl19.mandatoryQueue.avg_buf_msgs     0.036235                       # Average number of messages in buffer
system.ruby.l1_cntrl19.mandatoryQueue.avg_stall_time   484.827126                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl19.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl19.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl19.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl19.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl19.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl19.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl19.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl19.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl19.requestFromL1Cache.avg_buf_msgs     0.005140                       # Average number of messages in buffer
system.ruby.l1_cntrl19.requestFromL1Cache.avg_stall_time   969.653845                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.requestToL1Cache.avg_buf_msgs     0.002919                       # Average number of messages in buffer
system.ruby.l1_cntrl19.requestToL1Cache.avg_stall_time  3395.313636                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.responseFromL1Cache.avg_buf_msgs     0.007383                       # Average number of messages in buffer
system.ruby.l1_cntrl19.responseFromL1Cache.avg_stall_time   969.478886                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.responseToL1Cache.avg_buf_msgs     0.004241                       # Average number of messages in buffer
system.ruby.l1_cntrl19.responseToL1Cache.avg_stall_time 13538.405406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.unblockFromL1Cache.avg_buf_msgs     0.002058                       # Average number of messages in buffer
system.ruby.l1_cntrl19.unblockFromL1Cache.avg_stall_time   484.821315                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses       114698                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits       102110                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        12588                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses        71144                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits        71126                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.037896                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   486.273288                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.005141                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   972.546169                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.002969                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3406.311971                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.007476                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   972.408119                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.004470                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time 11178.727242                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.002030                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   486.267681                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.L1Dcache.demand_accesses       112281                       # Number of cache demand accesses
system.ruby.l1_cntrl20.L1Dcache.demand_hits        99705                       # Number of cache demand hits
system.ruby.l1_cntrl20.L1Dcache.demand_misses        12576                       # Number of cache demand misses
system.ruby.l1_cntrl20.L1Icache.demand_accesses        65251                       # Number of cache demand accesses
system.ruby.l1_cntrl20.L1Icache.demand_hits        65233                       # Number of cache demand hits
system.ruby.l1_cntrl20.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl20.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl20.mandatoryQueue.avg_buf_msgs     0.036201                       # Average number of messages in buffer
system.ruby.l1_cntrl20.mandatoryQueue.avg_stall_time   484.743623                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl20.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl20.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl20.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl20.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl20.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl20.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl20.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl20.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl20.requestFromL1Cache.avg_buf_msgs     0.005136                       # Average number of messages in buffer
system.ruby.l1_cntrl20.requestFromL1Cache.avg_stall_time   969.486839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.requestToL1Cache.avg_buf_msgs     0.002899                       # Average number of messages in buffer
system.ruby.l1_cntrl20.requestToL1Cache.avg_stall_time  3395.680682                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.responseFromL1Cache.avg_buf_msgs     0.007270                       # Average number of messages in buffer
system.ruby.l1_cntrl20.responseFromL1Cache.avg_stall_time   969.317590                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.responseToL1Cache.avg_buf_msgs     0.004039                       # Average number of messages in buffer
system.ruby.l1_cntrl20.responseToL1Cache.avg_stall_time 13029.994852                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.unblockFromL1Cache.avg_buf_msgs     0.002012                       # Average number of messages in buffer
system.ruby.l1_cntrl20.unblockFromL1Cache.avg_stall_time   484.738627                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.L1Dcache.demand_accesses       111522                       # Number of cache demand accesses
system.ruby.l1_cntrl21.L1Dcache.demand_hits        98935                       # Number of cache demand hits
system.ruby.l1_cntrl21.L1Dcache.demand_misses        12587                       # Number of cache demand misses
system.ruby.l1_cntrl21.L1Icache.demand_accesses        65293                       # Number of cache demand accesses
system.ruby.l1_cntrl21.L1Icache.demand_hits        65275                       # Number of cache demand hits
system.ruby.l1_cntrl21.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl21.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl21.mandatoryQueue.avg_buf_msgs     0.036055                       # Average number of messages in buffer
system.ruby.l1_cntrl21.mandatoryQueue.avg_stall_time   484.665524                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl21.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl21.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl21.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl21.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl21.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl21.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl21.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl21.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl21.requestFromL1Cache.avg_buf_msgs     0.005141                       # Average number of messages in buffer
system.ruby.l1_cntrl21.requestFromL1Cache.avg_stall_time   969.330640                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.requestToL1Cache.avg_buf_msgs     0.002922                       # Average number of messages in buffer
system.ruby.l1_cntrl21.requestToL1Cache.avg_stall_time  3396.301296                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.responseFromL1Cache.avg_buf_msgs     0.007339                       # Average number of messages in buffer
system.ruby.l1_cntrl21.responseFromL1Cache.avg_stall_time   969.011922                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.responseToL1Cache.avg_buf_msgs     0.004161                       # Average number of messages in buffer
system.ruby.l1_cntrl21.responseToL1Cache.avg_stall_time 13548.275750                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.unblockFromL1Cache.avg_buf_msgs     0.001984                       # Average number of messages in buffer
system.ruby.l1_cntrl21.unblockFromL1Cache.avg_stall_time   484.660528                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.L1Dcache.demand_accesses       111937                       # Number of cache demand accesses
system.ruby.l1_cntrl22.L1Dcache.demand_hits        99366                       # Number of cache demand hits
system.ruby.l1_cntrl22.L1Dcache.demand_misses        12571                       # Number of cache demand misses
system.ruby.l1_cntrl22.L1Icache.demand_accesses        64533                       # Number of cache demand accesses
system.ruby.l1_cntrl22.L1Icache.demand_hits        64515                       # Number of cache demand hits
system.ruby.l1_cntrl22.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl22.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl22.mandatoryQueue.avg_buf_msgs     0.035985                       # Average number of messages in buffer
system.ruby.l1_cntrl22.mandatoryQueue.avg_stall_time   484.573355                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl22.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl22.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl22.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl22.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl22.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl22.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl22.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl22.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl22.requestFromL1Cache.avg_buf_msgs     0.005134                       # Average number of messages in buffer
system.ruby.l1_cntrl22.requestFromL1Cache.avg_stall_time   969.146302                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.requestToL1Cache.avg_buf_msgs     0.002909                       # Average number of messages in buffer
system.ruby.l1_cntrl22.requestToL1Cache.avg_stall_time  3393.331892                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.responseFromL1Cache.avg_buf_msgs     0.007307                       # Average number of messages in buffer
system.ruby.l1_cntrl22.responseFromL1Cache.avg_stall_time   968.933823                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.responseToL1Cache.avg_buf_msgs     0.004029                       # Average number of messages in buffer
system.ruby.l1_cntrl22.responseToL1Cache.avg_stall_time 13148.477262                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.unblockFromL1Cache.avg_buf_msgs     0.001990                       # Average number of messages in buffer
system.ruby.l1_cntrl22.unblockFromL1Cache.avg_stall_time   484.568359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.L1Dcache.demand_accesses       112295                       # Number of cache demand accesses
system.ruby.l1_cntrl23.L1Dcache.demand_hits        99722                       # Number of cache demand hits
system.ruby.l1_cntrl23.L1Dcache.demand_misses        12573                       # Number of cache demand misses
system.ruby.l1_cntrl23.L1Icache.demand_accesses        64024                       # Number of cache demand accesses
system.ruby.l1_cntrl23.L1Icache.demand_hits        64006                       # Number of cache demand hits
system.ruby.l1_cntrl23.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl23.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl23.mandatoryQueue.avg_buf_msgs     0.035954                       # Average number of messages in buffer
system.ruby.l1_cntrl23.mandatoryQueue.avg_stall_time   484.491279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl23.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl23.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl23.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl23.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl23.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl23.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl23.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl23.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl23.requestFromL1Cache.avg_buf_msgs     0.005135                       # Average number of messages in buffer
system.ruby.l1_cntrl23.requestFromL1Cache.avg_stall_time   968.982150                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.requestToL1Cache.avg_buf_msgs     0.002901                       # Average number of messages in buffer
system.ruby.l1_cntrl23.requestToL1Cache.avg_stall_time  3392.985645                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.responseFromL1Cache.avg_buf_msgs     0.007301                       # Average number of messages in buffer
system.ruby.l1_cntrl23.responseFromL1Cache.avg_stall_time   968.686270                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.responseToL1Cache.avg_buf_msgs     0.004274                       # Average number of messages in buffer
system.ruby.l1_cntrl23.responseToL1Cache.avg_stall_time 12570.469551                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.unblockFromL1Cache.avg_buf_msgs     0.002020                       # Average number of messages in buffer
system.ruby.l1_cntrl23.unblockFromL1Cache.avg_stall_time   484.485468                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.L1Dcache.demand_accesses       113915                       # Number of cache demand accesses
system.ruby.l1_cntrl24.L1Dcache.demand_hits       101359                       # Number of cache demand hits
system.ruby.l1_cntrl24.L1Dcache.demand_misses        12556                       # Number of cache demand misses
system.ruby.l1_cntrl24.L1Icache.demand_accesses        63591                       # Number of cache demand accesses
system.ruby.l1_cntrl24.L1Icache.demand_hits        63572                       # Number of cache demand hits
system.ruby.l1_cntrl24.L1Icache.demand_misses           19                       # Number of cache demand misses
system.ruby.l1_cntrl24.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl24.mandatoryQueue.avg_buf_msgs     0.036196                       # Average number of messages in buffer
system.ruby.l1_cntrl24.mandatoryQueue.avg_stall_time   484.405635                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl24.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl24.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl24.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl24.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl24.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl24.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl24.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl24.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl24.requestFromL1Cache.avg_buf_msgs     0.005128                       # Average number of messages in buffer
system.ruby.l1_cntrl24.requestFromL1Cache.avg_stall_time   968.810862                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.requestToL1Cache.avg_buf_msgs     0.002905                       # Average number of messages in buffer
system.ruby.l1_cntrl24.requestToL1Cache.avg_stall_time  3392.271639                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.responseFromL1Cache.avg_buf_msgs     0.007387                       # Average number of messages in buffer
system.ruby.l1_cntrl24.responseFromL1Cache.avg_stall_time   968.631010                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.responseToL1Cache.avg_buf_msgs     0.004212                       # Average number of messages in buffer
system.ruby.l1_cntrl24.responseToL1Cache.avg_stall_time 12718.775946                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.unblockFromL1Cache.avg_buf_msgs     0.002064                       # Average number of messages in buffer
system.ruby.l1_cntrl24.unblockFromL1Cache.avg_stall_time   484.400639                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.L1Dcache.demand_accesses       112120                       # Number of cache demand accesses
system.ruby.l1_cntrl25.L1Dcache.demand_hits        99544                       # Number of cache demand hits
system.ruby.l1_cntrl25.L1Dcache.demand_misses        12576                       # Number of cache demand misses
system.ruby.l1_cntrl25.L1Icache.demand_accesses        63227                       # Number of cache demand accesses
system.ruby.l1_cntrl25.L1Icache.demand_hits        63209                       # Number of cache demand hits
system.ruby.l1_cntrl25.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl25.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl25.mandatoryQueue.avg_buf_msgs     0.035756                       # Average number of messages in buffer
system.ruby.l1_cntrl25.mandatoryQueue.avg_stall_time   484.319685                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl25.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl25.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl25.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl25.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl25.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl25.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl25.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl25.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl25.requestFromL1Cache.avg_buf_msgs     0.005136                       # Average number of messages in buffer
system.ruby.l1_cntrl25.requestFromL1Cache.avg_stall_time   968.638962                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.requestToL1Cache.avg_buf_msgs     0.002926                       # Average number of messages in buffer
system.ruby.l1_cntrl25.requestToL1Cache.avg_stall_time  3391.736873                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.responseFromL1Cache.avg_buf_msgs     0.007434                       # Average number of messages in buffer
system.ruby.l1_cntrl25.responseFromL1Cache.avg_stall_time   968.471140                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.responseToL1Cache.avg_buf_msgs     0.004111                       # Average number of messages in buffer
system.ruby.l1_cntrl25.responseToL1Cache.avg_stall_time 12149.172821                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.unblockFromL1Cache.avg_buf_msgs     0.002040                       # Average number of messages in buffer
system.ruby.l1_cntrl25.unblockFromL1Cache.avg_stall_time   484.314689                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.L1Dcache.demand_accesses       111640                       # Number of cache demand accesses
system.ruby.l1_cntrl26.L1Dcache.demand_hits        99075                       # Number of cache demand hits
system.ruby.l1_cntrl26.L1Dcache.demand_misses        12565                       # Number of cache demand misses
system.ruby.l1_cntrl26.L1Icache.demand_accesses        63078                       # Number of cache demand accesses
system.ruby.l1_cntrl26.L1Icache.demand_hits        63060                       # Number of cache demand hits
system.ruby.l1_cntrl26.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl26.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl26.mandatoryQueue.avg_buf_msgs     0.035628                       # Average number of messages in buffer
system.ruby.l1_cntrl26.mandatoryQueue.avg_stall_time   484.240770                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl26.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl26.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl26.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl26.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl26.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl26.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl26.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl26.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl26.requestFromL1Cache.avg_buf_msgs     0.005132                       # Average number of messages in buffer
system.ruby.l1_cntrl26.requestFromL1Cache.avg_stall_time   968.481132                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.requestToL1Cache.avg_buf_msgs     0.002890                       # Average number of messages in buffer
system.ruby.l1_cntrl26.requestToL1Cache.avg_stall_time  3390.921622                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.responseFromL1Cache.avg_buf_msgs     0.007237                       # Average number of messages in buffer
system.ruby.l1_cntrl26.responseFromL1Cache.avg_stall_time   968.198915                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.responseToL1Cache.avg_buf_msgs     0.003971                       # Average number of messages in buffer
system.ruby.l1_cntrl26.responseToL1Cache.avg_stall_time 12947.867261                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.unblockFromL1Cache.avg_buf_msgs     0.001996                       # Average number of messages in buffer
system.ruby.l1_cntrl26.unblockFromL1Cache.avg_stall_time   484.235774                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.L1Dcache.demand_accesses       111065                       # Number of cache demand accesses
system.ruby.l1_cntrl27.L1Dcache.demand_hits        98489                       # Number of cache demand hits
system.ruby.l1_cntrl27.L1Dcache.demand_misses        12576                       # Number of cache demand misses
system.ruby.l1_cntrl27.L1Icache.demand_accesses        62822                       # Number of cache demand accesses
system.ruby.l1_cntrl27.L1Icache.demand_hits        62803                       # Number of cache demand hits
system.ruby.l1_cntrl27.L1Icache.demand_misses           19                       # Number of cache demand misses
system.ruby.l1_cntrl27.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl27.mandatoryQueue.avg_buf_msgs     0.035458                       # Average number of messages in buffer
system.ruby.l1_cntrl27.mandatoryQueue.avg_stall_time   484.156247                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl27.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl27.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl27.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl27.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl27.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl27.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl27.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl27.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl27.requestFromL1Cache.avg_buf_msgs     0.005137                       # Average number of messages in buffer
system.ruby.l1_cntrl27.requestFromL1Cache.avg_stall_time   968.312087                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.requestToL1Cache.avg_buf_msgs     0.002939                       # Average number of messages in buffer
system.ruby.l1_cntrl27.requestToL1Cache.avg_stall_time  3390.245442                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.responseFromL1Cache.avg_buf_msgs     0.007367                       # Average number of messages in buffer
system.ruby.l1_cntrl27.responseFromL1Cache.avg_stall_time   968.035375                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.responseToL1Cache.avg_buf_msgs     0.004004                       # Average number of messages in buffer
system.ruby.l1_cntrl27.responseToL1Cache.avg_stall_time 13833.209327                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.unblockFromL1Cache.avg_buf_msgs     0.001989                       # Average number of messages in buffer
system.ruby.l1_cntrl27.unblockFromL1Cache.avg_stall_time   484.151252                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.L1Dcache.demand_accesses       111105                       # Number of cache demand accesses
system.ruby.l1_cntrl28.L1Dcache.demand_hits        98524                       # Number of cache demand hits
system.ruby.l1_cntrl28.L1Dcache.demand_misses        12581                       # Number of cache demand misses
system.ruby.l1_cntrl28.L1Icache.demand_accesses        62167                       # Number of cache demand accesses
system.ruby.l1_cntrl28.L1Icache.demand_hits        62149                       # Number of cache demand hits
system.ruby.l1_cntrl28.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl28.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl28.mandatoryQueue.avg_buf_msgs     0.035333                       # Average number of messages in buffer
system.ruby.l1_cntrl28.mandatoryQueue.avg_stall_time   484.022072                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl28.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl28.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl28.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl28.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl28.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl28.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl28.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl28.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl28.requestFromL1Cache.avg_buf_msgs     0.005138                       # Average number of messages in buffer
system.ruby.l1_cntrl28.requestFromL1Cache.avg_stall_time   968.043736                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.requestToL1Cache.avg_buf_msgs     0.002817                       # Average number of messages in buffer
system.ruby.l1_cntrl28.requestToL1Cache.avg_stall_time  3389.694057                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.responseFromL1Cache.avg_buf_msgs     0.007035                       # Average number of messages in buffer
system.ruby.l1_cntrl28.responseFromL1Cache.avg_stall_time   967.787211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.responseToL1Cache.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.l1_cntrl28.responseToL1Cache.avg_stall_time 13036.402985                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.unblockFromL1Cache.avg_buf_msgs     0.002012                       # Average number of messages in buffer
system.ruby.l1_cntrl28.unblockFromL1Cache.avg_stall_time   484.017076                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.L1Dcache.demand_accesses       112772                       # Number of cache demand accesses
system.ruby.l1_cntrl29.L1Dcache.demand_hits       100218                       # Number of cache demand hits
system.ruby.l1_cntrl29.L1Dcache.demand_misses        12554                       # Number of cache demand misses
system.ruby.l1_cntrl29.L1Icache.demand_accesses        61700                       # Number of cache demand accesses
system.ruby.l1_cntrl29.L1Icache.demand_hits        61682                       # Number of cache demand hits
system.ruby.l1_cntrl29.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl29.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl29.mandatoryQueue.avg_buf_msgs     0.035577                       # Average number of messages in buffer
system.ruby.l1_cntrl29.mandatoryQueue.avg_stall_time   483.967015                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl29.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl29.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl29.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl29.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl29.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl29.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl29.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl29.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl29.requestFromL1Cache.avg_buf_msgs     0.005127                       # Average number of messages in buffer
system.ruby.l1_cntrl29.requestFromL1Cache.avg_stall_time   967.933622                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.requestToL1Cache.avg_buf_msgs     0.002911                       # Average number of messages in buffer
system.ruby.l1_cntrl29.requestToL1Cache.avg_stall_time  3389.108822                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.responseFromL1Cache.avg_buf_msgs     0.007392                       # Average number of messages in buffer
system.ruby.l1_cntrl29.responseFromL1Cache.avg_stall_time   967.770898                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.responseToL1Cache.avg_buf_msgs     0.004103                       # Average number of messages in buffer
system.ruby.l1_cntrl29.responseToL1Cache.avg_stall_time 12805.266868                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.unblockFromL1Cache.avg_buf_msgs     0.002049                       # Average number of messages in buffer
system.ruby.l1_cntrl29.unblockFromL1Cache.avg_stall_time   483.955494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses       113856                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits       101260                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        12596                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses        70903                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits        70885                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.037675                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   486.208240                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.005144                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   972.416071                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.002965                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3404.440647                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.007465                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   972.111627                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.004321                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time 11698.613087                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.002031                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   486.198961                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.L1Dcache.demand_accesses       110875                       # Number of cache demand accesses
system.ruby.l1_cntrl30.L1Dcache.demand_hits        98312                       # Number of cache demand hits
system.ruby.l1_cntrl30.L1Dcache.demand_misses        12563                       # Number of cache demand misses
system.ruby.l1_cntrl30.L1Icache.demand_accesses        61500                       # Number of cache demand accesses
system.ruby.l1_cntrl30.L1Icache.demand_hits        61482                       # Number of cache demand hits
system.ruby.l1_cntrl30.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl30.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl30.mandatoryQueue.avg_buf_msgs     0.035150                       # Average number of messages in buffer
system.ruby.l1_cntrl30.mandatoryQueue.avg_stall_time   483.889629                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl30.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl30.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl30.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl30.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl30.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl30.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl30.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl30.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl30.requestFromL1Cache.avg_buf_msgs     0.005131                       # Average number of messages in buffer
system.ruby.l1_cntrl30.requestFromL1Cache.avg_stall_time   967.778851                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.requestToL1Cache.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.l1_cntrl30.requestToL1Cache.avg_stall_time  3389.356068                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.responseFromL1Cache.avg_buf_msgs     0.007383                       # Average number of messages in buffer
system.ruby.l1_cntrl30.responseFromL1Cache.avg_stall_time   967.579830                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.responseToL1Cache.avg_buf_msgs     0.004127                       # Average number of messages in buffer
system.ruby.l1_cntrl30.responseToL1Cache.avg_stall_time 13062.222957                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.unblockFromL1Cache.avg_buf_msgs     0.002020                       # Average number of messages in buffer
system.ruby.l1_cntrl30.unblockFromL1Cache.avg_stall_time   483.884633                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.L1Dcache.demand_accesses       112019                       # Number of cache demand accesses
system.ruby.l1_cntrl31.L1Dcache.demand_hits        99452                       # Number of cache demand hits
system.ruby.l1_cntrl31.L1Dcache.demand_misses        12567                       # Number of cache demand misses
system.ruby.l1_cntrl31.L1Icache.demand_accesses        61473                       # Number of cache demand accesses
system.ruby.l1_cntrl31.L1Icache.demand_hits        61455                       # Number of cache demand hits
system.ruby.l1_cntrl31.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl31.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl31.mandatoryQueue.avg_buf_msgs     0.035378                       # Average number of messages in buffer
system.ruby.l1_cntrl31.mandatoryQueue.avg_stall_time   483.821522                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl31.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl31.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl31.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl31.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl31.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl31.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl31.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl31.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl31.requestFromL1Cache.avg_buf_msgs     0.005133                       # Average number of messages in buffer
system.ruby.l1_cntrl31.requestFromL1Cache.avg_stall_time   967.642636                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.requestToL1Cache.avg_buf_msgs     0.002837                       # Average number of messages in buffer
system.ruby.l1_cntrl31.requestToL1Cache.avg_stall_time  3388.311822                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.responseFromL1Cache.avg_buf_msgs     0.007124                       # Average number of messages in buffer
system.ruby.l1_cntrl31.responseFromL1Cache.avg_stall_time   967.483378                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.responseToL1Cache.avg_buf_msgs     0.004272                       # Average number of messages in buffer
system.ruby.l1_cntrl31.responseToL1Cache.avg_stall_time 13331.300268                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.unblockFromL1Cache.avg_buf_msgs     0.002033                       # Average number of messages in buffer
system.ruby.l1_cntrl31.unblockFromL1Cache.avg_stall_time   483.816526                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses       114103                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits       101515                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        12588                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses        70495                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits        70477                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.037642                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   486.114847                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.005141                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   972.229286                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.002964                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3404.099906                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.007372                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   971.931366                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.004213                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time 13334.616092                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.001990                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time   486.109851                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses       113818                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits       101228                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        12590                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses        70386                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits        70368                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.037562                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   486.022779                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.005142                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   972.045151                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.002878                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3403.218791                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.007080                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   971.843479                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.004050                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time 13586.313681                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.001925                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time   486.017783                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses       113532                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits       100928                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        12604                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses        70182                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits        70164                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.037462                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   485.942233                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.005148                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   971.884058                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.002949                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  3403.214101                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.007315                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   971.566767                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.004002                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time 13299.531629                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.001966                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time   485.937237                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       115669                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits       103094                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        12575                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses        69305                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits        69286                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           19                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.037719                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   485.845068                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.005136                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   971.689728                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  3402.532007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.007332                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   971.517216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.004564                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time 13920.194746                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.002016                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time   485.840072                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses       112959                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits       100358                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        12601                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses        69417                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits        69399                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.037189                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   485.783486                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.005146                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   971.566563                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.002917                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  3401.147631                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.007272                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   971.117543                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.004248                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time 12669.208870                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.002003                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time   485.773596                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       112870                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits       100279                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        12591                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses        68726                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits        68708                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.037030                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   485.613829                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.005142                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   971.227250                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.002949                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  3400.802506                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.007358                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   971.061875                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.004033                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time 12977.528276                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.001981                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time   485.608833                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.997757                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.064043                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   491.905612                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs    28.309928                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 49264.890688                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls      4338981                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses       401810                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits       202910                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       198900                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles       1088933                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.071204                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   768.043022                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.023833                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 13035.205945                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.064114                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3501.362149                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           32                      
system.ruby.latency_hist_seqr::max_bucket          319                      
system.ruby.latency_hist_seqr::samples        5715641                      
system.ruby.latency_hist_seqr::mean          0.000031                      
system.ruby.latency_hist_seqr::stdev         0.074454                      
system.ruby.latency_hist_seqr            |     5715640    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total          5715641                      
system.ruby.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.miss_latency_hist_seqr::samples       401808                      
system.ruby.miss_latency_hist_seqr::mean     0.000443                      
system.ruby.miss_latency_hist_seqr::stdev     0.280809                      
system.ruby.miss_latency_hist_seqr       |      401807    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       401808                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.002301                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2748.100485                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.003324                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time  2186.297761                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.001705                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time  1499.939030                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.002565                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2001.595325                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.003741                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  2179.653610                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_buf_msgs     0.002009                       # Average number of messages in buffer
system.ruby.network.int_link_buffers005.avg_stall_time  1459.076491                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_buf_msgs     0.002571                       # Average number of messages in buffer
system.ruby.network.int_link_buffers006.avg_stall_time  2008.181663                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.003738                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  2179.147698                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers008.avg_buf_msgs     0.002030                       # Average number of messages in buffer
system.ruby.network.int_link_buffers008.avg_stall_time  1458.891133                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_buf_msgs     0.002572                       # Average number of messages in buffer
system.ruby.network.int_link_buffers009.avg_stall_time  2007.420348                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_buf_msgs     0.003733                       # Average number of messages in buffer
system.ruby.network.int_link_buffers010.avg_stall_time  2177.665240                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_buf_msgs     0.002031                       # Average number of messages in buffer
system.ruby.network.int_link_buffers011.avg_stall_time  1458.596273                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_buf_msgs     0.002571                       # Average number of messages in buffer
system.ruby.network.int_link_buffers012.avg_stall_time  2019.327429                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers013.avg_buf_msgs     0.003686                       # Average number of messages in buffer
system.ruby.network.int_link_buffers013.avg_stall_time  2162.835146                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers014.avg_buf_msgs     0.001990                       # Average number of messages in buffer
system.ruby.network.int_link_buffers014.avg_stall_time  1458.328941                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers015.avg_buf_msgs     0.002571                       # Average number of messages in buffer
system.ruby.network.int_link_buffers015.avg_stall_time  2009.394853                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers016.avg_buf_msgs     0.003540                       # Average number of messages in buffer
system.ruby.network.int_link_buffers016.avg_stall_time  2151.777472                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers017.avg_buf_msgs     0.001925                       # Average number of messages in buffer
system.ruby.network.int_link_buffers017.avg_stall_time  1458.052738                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers018.avg_buf_msgs     0.002574                       # Average number of messages in buffer
system.ruby.network.int_link_buffers018.avg_stall_time  2009.696137                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers019.avg_buf_msgs     0.003658                       # Average number of messages in buffer
system.ruby.network.int_link_buffers019.avg_stall_time  2159.778467                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers020.avg_buf_msgs     0.001966                       # Average number of messages in buffer
system.ruby.network.int_link_buffers020.avg_stall_time  1457.811100                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers021.avg_buf_msgs     0.002568                       # Average number of messages in buffer
system.ruby.network.int_link_buffers021.avg_stall_time  2002.637329                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers022.avg_buf_msgs     0.003666                       # Average number of messages in buffer
system.ruby.network.int_link_buffers022.avg_stall_time  2169.206558                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers023.avg_buf_msgs     0.002016                       # Average number of messages in buffer
system.ruby.network.int_link_buffers023.avg_stall_time  1457.519604                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers024.avg_buf_msgs     0.002573                       # Average number of messages in buffer
system.ruby.network.int_link_buffers024.avg_stall_time  2000.684337                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers025.avg_buf_msgs     0.003636                       # Average number of messages in buffer
system.ruby.network.int_link_buffers025.avg_stall_time  2158.947413                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers026.avg_buf_msgs     0.002003                       # Average number of messages in buffer
system.ruby.network.int_link_buffers026.avg_stall_time  1457.320175                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers027.avg_buf_msgs     0.002571                       # Average number of messages in buffer
system.ruby.network.int_link_buffers027.avg_stall_time  2009.380069                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.003679                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2166.845941                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_buf_msgs     0.001981                       # Average number of messages in buffer
system.ruby.network.int_link_buffers029.avg_stall_time  1456.825887                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.002570                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  1996.216569                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.003703                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  2171.131002                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.002027                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time  1456.589754                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.002571                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  2004.796172                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_buf_msgs     0.003706                       # Average number of messages in buffer
system.ruby.network.int_link_buffers034.avg_stall_time  2169.675154                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers035.avg_buf_msgs     0.002031                       # Average number of messages in buffer
system.ruby.network.int_link_buffers035.avg_stall_time  1456.343527                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers036.avg_buf_msgs     0.002574                       # Average number of messages in buffer
system.ruby.network.int_link_buffers036.avg_stall_time  1995.310169                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_buf_msgs     0.003701                       # Average number of messages in buffer
system.ruby.network.int_link_buffers037.avg_stall_time  2161.935679                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_buf_msgs     0.002001                       # Average number of messages in buffer
system.ruby.network.int_link_buffers038.avg_stall_time  1456.040102                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers039.avg_buf_msgs     0.002570                       # Average number of messages in buffer
system.ruby.network.int_link_buffers039.avg_stall_time  2040.990596                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_buf_msgs     0.003565                       # Average number of messages in buffer
system.ruby.network.int_link_buffers040.avg_stall_time  2152.661951                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers041.avg_buf_msgs     0.001987                       # Average number of messages in buffer
system.ruby.network.int_link_buffers041.avg_stall_time  1455.848626                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers042.avg_buf_msgs     0.002571                       # Average number of messages in buffer
system.ruby.network.int_link_buffers042.avg_stall_time  1987.640026                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers043.avg_buf_msgs     0.003763                       # Average number of messages in buffer
system.ruby.network.int_link_buffers043.avg_stall_time  2173.384359                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers044.avg_buf_msgs     0.002023                       # Average number of messages in buffer
system.ruby.network.int_link_buffers044.avg_stall_time  1455.605764                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers045.avg_buf_msgs     0.002572                       # Average number of messages in buffer
system.ruby.network.int_link_buffers045.avg_stall_time  2000.259787                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers046.avg_buf_msgs     0.003663                       # Average number of messages in buffer
system.ruby.network.int_link_buffers046.avg_stall_time  2166.719209                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers047.avg_buf_msgs     0.002027                       # Average number of messages in buffer
system.ruby.network.int_link_buffers047.avg_stall_time  1455.375748                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers048.avg_buf_msgs     0.002572                       # Average number of messages in buffer
system.ruby.network.int_link_buffers048.avg_stall_time  1984.186427                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers049.avg_buf_msgs     0.003743                       # Average number of messages in buffer
system.ruby.network.int_link_buffers049.avg_stall_time  2168.572384                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers050.avg_buf_msgs     0.002005                       # Average number of messages in buffer
system.ruby.network.int_link_buffers050.avg_stall_time  1455.133804                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers051.avg_buf_msgs     0.002569                       # Average number of messages in buffer
system.ruby.network.int_link_buffers051.avg_stall_time  2007.342147                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers052.avg_buf_msgs     0.003837                       # Average number of messages in buffer
system.ruby.network.int_link_buffers052.avg_stall_time  2177.673396                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers053.avg_buf_msgs     0.002077                       # Average number of messages in buffer
system.ruby.network.int_link_buffers053.avg_stall_time  1454.886047                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers054.avg_buf_msgs     0.002567                       # Average number of messages in buffer
system.ruby.network.int_link_buffers054.avg_stall_time  2000.736132                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers055.avg_buf_msgs     0.003627                       # Average number of messages in buffer
system.ruby.network.int_link_buffers055.avg_stall_time  2162.240939                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers056.avg_buf_msgs     0.002012                       # Average number of messages in buffer
system.ruby.network.int_link_buffers056.avg_stall_time  1454.654197                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers057.avg_buf_msgs     0.002570                       # Average number of messages in buffer
system.ruby.network.int_link_buffers057.avg_stall_time  1980.867310                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers058.avg_buf_msgs     0.003692                       # Average number of messages in buffer
system.ruby.network.int_link_buffers058.avg_stall_time  2170.752129                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers059.avg_buf_msgs     0.002058                       # Average number of messages in buffer
system.ruby.network.int_link_buffers059.avg_stall_time  1454.463333                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers060.avg_buf_msgs     0.002568                       # Average number of messages in buffer
system.ruby.network.int_link_buffers060.avg_stall_time  1994.726260                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers061.avg_buf_msgs     0.003635                       # Average number of messages in buffer
system.ruby.network.int_link_buffers061.avg_stall_time  2155.816611                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers062.avg_buf_msgs     0.002012                       # Average number of messages in buffer
system.ruby.network.int_link_buffers062.avg_stall_time  1454.215271                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers063.avg_buf_msgs     0.002570                       # Average number of messages in buffer
system.ruby.network.int_link_buffers063.avg_stall_time  2011.120074                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers064.avg_buf_msgs     0.003670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers064.avg_stall_time  2163.695768                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers065.avg_buf_msgs     0.001984                       # Average number of messages in buffer
system.ruby.network.int_link_buffers065.avg_stall_time  1453.980973                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers066.avg_buf_msgs     0.002567                       # Average number of messages in buffer
system.ruby.network.int_link_buffers066.avg_stall_time  2021.817633                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers067.avg_buf_msgs     0.003654                       # Average number of messages in buffer
system.ruby.network.int_link_buffers067.avg_stall_time  2162.618589                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers068.avg_buf_msgs     0.001990                       # Average number of messages in buffer
system.ruby.network.int_link_buffers068.avg_stall_time  1453.704465                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers069.avg_buf_msgs     0.002567                       # Average number of messages in buffer
system.ruby.network.int_link_buffers069.avg_stall_time  1985.084772                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers070.avg_buf_msgs     0.003650                       # Average number of messages in buffer
system.ruby.network.int_link_buffers070.avg_stall_time  2165.910382                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers071.avg_buf_msgs     0.002020                       # Average number of messages in buffer
system.ruby.network.int_link_buffers071.avg_stall_time  1453.455791                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers072.avg_buf_msgs     0.002564                       # Average number of messages in buffer
system.ruby.network.int_link_buffers072.avg_stall_time  1980.564803                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers073.avg_buf_msgs     0.003694                       # Average number of messages in buffer
system.ruby.network.int_link_buffers073.avg_stall_time  2176.180232                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers074.avg_buf_msgs     0.002064                       # Average number of messages in buffer
system.ruby.network.int_link_buffers074.avg_stall_time  1453.201305                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers075.avg_buf_msgs     0.002568                       # Average number of messages in buffer
system.ruby.network.int_link_buffers075.avg_stall_time  1985.291338                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers076.avg_buf_msgs     0.003717                       # Average number of messages in buffer
system.ruby.network.int_link_buffers076.avg_stall_time  2176.086941                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers077.avg_buf_msgs     0.002040                       # Average number of messages in buffer
system.ruby.network.int_link_buffers077.avg_stall_time  1452.943456                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers078.avg_buf_msgs     0.002566                       # Average number of messages in buffer
system.ruby.network.int_link_buffers078.avg_stall_time  2027.234215                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers079.avg_buf_msgs     0.003618                       # Average number of messages in buffer
system.ruby.network.int_link_buffers079.avg_stall_time  2154.113925                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers080.avg_buf_msgs     0.001996                       # Average number of messages in buffer
system.ruby.network.int_link_buffers080.avg_stall_time  1452.706711                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers081.avg_buf_msgs     0.002568                       # Average number of messages in buffer
system.ruby.network.int_link_buffers081.avg_stall_time  2016.639223                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers082.avg_buf_msgs     0.003684                       # Average number of messages in buffer
system.ruby.network.int_link_buffers082.avg_stall_time  2157.442116                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers083.avg_buf_msgs     0.001989                       # Average number of messages in buffer
system.ruby.network.int_link_buffers083.avg_stall_time  1452.453143                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers084.avg_buf_msgs     0.002569                       # Average number of messages in buffer
system.ruby.network.int_link_buffers084.avg_stall_time  1991.092605                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers085.avg_buf_msgs     0.003517                       # Average number of messages in buffer
system.ruby.network.int_link_buffers085.avg_stall_time  2145.417377                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers086.avg_buf_msgs     0.002012                       # Average number of messages in buffer
system.ruby.network.int_link_buffers086.avg_stall_time  1452.050616                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers087.avg_buf_msgs     0.002564                       # Average number of messages in buffer
system.ruby.network.int_link_buffers087.avg_stall_time  1981.238638                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers088.avg_buf_msgs     0.003696                       # Average number of messages in buffer
system.ruby.network.int_link_buffers088.avg_stall_time  2170.879983                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers089.avg_buf_msgs     0.002049                       # Average number of messages in buffer
system.ruby.network.int_link_buffers089.avg_stall_time  1451.865869                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers090.avg_buf_msgs     0.002565                       # Average number of messages in buffer
system.ruby.network.int_link_buffers090.avg_stall_time  1977.045135                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers091.avg_buf_msgs     0.003691                       # Average number of messages in buffer
system.ruby.network.int_link_buffers091.avg_stall_time  2165.681793                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers092.avg_buf_msgs     0.002020                       # Average number of messages in buffer
system.ruby.network.int_link_buffers092.avg_stall_time  1451.653288                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers093.avg_buf_msgs     0.002566                       # Average number of messages in buffer
system.ruby.network.int_link_buffers093.avg_stall_time  1977.919419                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers094.avg_buf_msgs     0.003562                       # Average number of messages in buffer
system.ruby.network.int_link_buffers094.avg_stall_time  2152.013707                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers095.avg_buf_msgs     0.002033                       # Average number of messages in buffer
system.ruby.network.int_link_buffers095.avg_stall_time  1451.448966                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers096.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.network.int_link_buffers096.avg_stall_time 41997.545056                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers097.avg_buf_msgs     0.041558                       # Average number of messages in buffer
system.ruby.network.int_link_buffers097.avg_stall_time 11412.087949                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers098.avg_buf_msgs     0.064043                       # Average number of messages in buffer
system.ruby.network.int_link_buffers098.avg_stall_time  1460.826078                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers100.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.network.int_link_buffers100.avg_stall_time  1499.948919                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers103.avg_buf_msgs     0.003361                       # Average number of messages in buffer
system.ruby.network.int_link_buffers103.avg_stall_time  6816.967422                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers104.avg_buf_msgs     0.002723                       # Average number of messages in buffer
system.ruby.network.int_link_buffers104.avg_stall_time  2433.864701                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers106.avg_buf_msgs     0.004464                       # Average number of messages in buffer
system.ruby.network.int_link_buffers106.avg_stall_time 11110.766348                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers107.avg_buf_msgs     0.002984                       # Average number of messages in buffer
system.ruby.network.int_link_buffers107.avg_stall_time  2433.914354                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers109.avg_buf_msgs     0.004470                       # Average number of messages in buffer
system.ruby.network.int_link_buffers109.avg_stall_time 10206.203300                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers110.avg_buf_msgs     0.002969                       # Average number of messages in buffer
system.ruby.network.int_link_buffers110.avg_stall_time  2433.904464                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers112.avg_buf_msgs     0.004321                       # Average number of messages in buffer
system.ruby.network.int_link_buffers112.avg_stall_time 10726.224340                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers113.avg_buf_msgs     0.002965                       # Average number of messages in buffer
system.ruby.network.int_link_buffers113.avg_stall_time  2432.329632                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers115.avg_buf_msgs     0.004213                       # Average number of messages in buffer
system.ruby.network.int_link_buffers115.avg_stall_time 12362.463275                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers116.avg_buf_msgs     0.002964                       # Average number of messages in buffer
system.ruby.network.int_link_buffers116.avg_stall_time  2432.169151                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers118.avg_buf_msgs     0.004050                       # Average number of messages in buffer
system.ruby.network.int_link_buffers118.avg_stall_time 12614.294224                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers119.avg_buf_msgs     0.002878                       # Average number of messages in buffer
system.ruby.network.int_link_buffers119.avg_stall_time  2431.375924                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers121.avg_buf_msgs     0.004002                       # Average number of messages in buffer
system.ruby.network.int_link_buffers121.avg_stall_time 12327.676527                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers122.avg_buf_msgs     0.002949                       # Average number of messages in buffer
system.ruby.network.int_link_buffers122.avg_stall_time  2431.647946                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers124.avg_buf_msgs     0.004564                       # Average number of messages in buffer
system.ruby.network.int_link_buffers124.avg_stall_time 12948.582302                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers125.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.network.int_link_buffers125.avg_stall_time  2431.015403                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers127.avg_buf_msgs     0.004248                       # Average number of messages in buffer
system.ruby.network.int_link_buffers127.avg_stall_time 11697.728155                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers128.avg_buf_msgs     0.002917                       # Average number of messages in buffer
system.ruby.network.int_link_buffers128.avg_stall_time  2430.030699                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers130.avg_buf_msgs     0.004033                       # Average number of messages in buffer
system.ruby.network.int_link_buffers130.avg_stall_time 12006.376067                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers131.avg_buf_msgs     0.002949                       # Average number of messages in buffer
system.ruby.network.int_link_buffers131.avg_stall_time  2429.741243                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers133.avg_buf_msgs     0.004722                       # Average number of messages in buffer
system.ruby.network.int_link_buffers133.avg_stall_time 11429.029545                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers134.avg_buf_msgs     0.002958                       # Average number of messages in buffer
system.ruby.network.int_link_buffers134.avg_stall_time  2429.357170                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers136.avg_buf_msgs     0.004383                       # Average number of messages in buffer
system.ruby.network.int_link_buffers136.avg_stall_time 11703.027238                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers137.avg_buf_msgs     0.002956                       # Average number of messages in buffer
system.ruby.network.int_link_buffers137.avg_stall_time  2428.688432                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers139.avg_buf_msgs     0.004290                       # Average number of messages in buffer
system.ruby.network.int_link_buffers139.avg_stall_time 11612.286899                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers140.avg_buf_msgs     0.002972                       # Average number of messages in buffer
system.ruby.network.int_link_buffers140.avg_stall_time  2428.878378                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers142.avg_buf_msgs     0.004279                       # Average number of messages in buffer
system.ruby.network.int_link_buffers142.avg_stall_time 12151.217962                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers143.avg_buf_msgs     0.002884                       # Average number of messages in buffer
system.ruby.network.int_link_buffers143.avg_stall_time  2427.692717                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers145.avg_buf_msgs     0.004396                       # Average number of messages in buffer
system.ruby.network.int_link_buffers145.avg_stall_time 11438.460867                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers146.avg_buf_msgs     0.002997                       # Average number of messages in buffer
system.ruby.network.int_link_buffers146.avg_stall_time  2428.076484                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers148.avg_buf_msgs     0.004577                       # Average number of messages in buffer
system.ruby.network.int_link_buffers148.avg_stall_time 11515.848610                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers149.avg_buf_msgs     0.002937                       # Average number of messages in buffer
system.ruby.network.int_link_buffers149.avg_stall_time  2427.709438                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers151.avg_buf_msgs     0.004218                       # Average number of messages in buffer
system.ruby.network.int_link_buffers151.avg_stall_time 11878.121970                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers152.avg_buf_msgs     0.002990                       # Average number of messages in buffer
system.ruby.network.int_link_buffers152.avg_stall_time  2426.495841                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers154.avg_buf_msgs     0.004613                       # Average number of messages in buffer
system.ruby.network.int_link_buffers154.avg_stall_time 10047.573058                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers155.avg_buf_msgs     0.003019                       # Average number of messages in buffer
system.ruby.network.int_link_buffers155.avg_stall_time  2426.309259                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers157.avg_buf_msgs     0.004301                       # Average number of messages in buffer
system.ruby.network.int_link_buffers157.avg_stall_time 11957.870094                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers158.avg_buf_msgs     0.002893                       # Average number of messages in buffer
system.ruby.network.int_link_buffers158.avg_stall_time  2426.000940                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers160.avg_buf_msgs     0.004241                       # Average number of messages in buffer
system.ruby.network.int_link_buffers160.avg_stall_time 12568.798869                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers161.avg_buf_msgs     0.002919                       # Average number of messages in buffer
system.ruby.network.int_link_buffers161.avg_stall_time  2425.835361                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers163.avg_buf_msgs     0.004039                       # Average number of messages in buffer
system.ruby.network.int_link_buffers163.avg_stall_time 12060.556952                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers164.avg_buf_msgs     0.002899                       # Average number of messages in buffer
system.ruby.network.int_link_buffers164.avg_stall_time  2426.363704                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers166.avg_buf_msgs     0.004161                       # Average number of messages in buffer
system.ruby.network.int_link_buffers166.avg_stall_time 12578.953878                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers167.avg_buf_msgs     0.002922                       # Average number of messages in buffer
system.ruby.network.int_link_buffers167.avg_stall_time  2427.289986                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers169.avg_buf_msgs     0.004029                       # Average number of messages in buffer
system.ruby.network.int_link_buffers169.avg_stall_time 12179.383366                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers170.avg_buf_msgs     0.002909                       # Average number of messages in buffer
system.ruby.network.int_link_buffers170.avg_stall_time  2424.398682                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers172.avg_buf_msgs     0.004274                       # Average number of messages in buffer
system.ruby.network.int_link_buffers172.avg_stall_time 11601.544497                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers173.avg_buf_msgs     0.002901                       # Average number of messages in buffer
system.ruby.network.int_link_buffers173.avg_stall_time  2424.299987                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers175.avg_buf_msgs     0.004212                       # Average number of messages in buffer
system.ruby.network.int_link_buffers175.avg_stall_time 11749.977115                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers176.avg_buf_msgs     0.002905                       # Average number of messages in buffer
system.ruby.network.int_link_buffers176.avg_stall_time  2423.641241                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers178.avg_buf_msgs     0.004111                       # Average number of messages in buffer
system.ruby.network.int_link_buffers178.avg_stall_time 11180.592790                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers179.avg_buf_msgs     0.002926                       # Average number of messages in buffer
system.ruby.network.int_link_buffers179.avg_stall_time  2423.266344                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers181.avg_buf_msgs     0.003971                       # Average number of messages in buffer
system.ruby.network.int_link_buffers181.avg_stall_time 11979.448323                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers182.avg_buf_msgs     0.002890                       # Average number of messages in buffer
system.ruby.network.int_link_buffers182.avg_stall_time  2422.723320                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers184.avg_buf_msgs     0.004004                       # Average number of messages in buffer
system.ruby.network.int_link_buffers184.avg_stall_time 12864.912533                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers185.avg_buf_msgs     0.002939                       # Average number of messages in buffer
system.ruby.network.int_link_buffers185.avg_stall_time  2422.210678                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers187.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.network.int_link_buffers187.avg_stall_time 12068.424910                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers188.avg_buf_msgs     0.002817                       # Average number of messages in buffer
system.ruby.network.int_link_buffers188.avg_stall_time  2421.907457                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers190.avg_buf_msgs     0.004103                       # Average number of messages in buffer
system.ruby.network.int_link_buffers190.avg_stall_time 11837.415016                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers191.avg_buf_msgs     0.002911                       # Average number of messages in buffer
system.ruby.network.int_link_buffers191.avg_stall_time  2421.338536                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers193.avg_buf_msgs     0.004127                       # Average number of messages in buffer
system.ruby.network.int_link_buffers193.avg_stall_time 12094.516292                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers194.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.network.int_link_buffers194.avg_stall_time  2421.776850                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers196.avg_buf_msgs     0.004272                       # Average number of messages in buffer
system.ruby.network.int_link_buffers196.avg_stall_time 12363.661710                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers197.avg_buf_msgs     0.002837                       # Average number of messages in buffer
system.ruby.network.int_link_buffers197.avg_stall_time  2420.829055                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers198.avg_buf_msgs     0.081947                       # Average number of messages in buffer
system.ruby.network.int_link_buffers198.avg_stall_time  4871.951247                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers199.avg_buf_msgs     0.023833                       # Average number of messages in buffer
system.ruby.network.int_link_buffers199.avg_stall_time 12035.241834                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers200.avg_buf_msgs     0.064114                       # Average number of messages in buffer
system.ruby.network.int_link_buffers200.avg_stall_time  2501.436374                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers201.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.network.int_link_buffers201.avg_stall_time 42997.541182                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control          9663456                      
system.ruby.network.msg_byte.Request_Control      9850912                      
system.ruby.network.msg_byte.Response_Control     15182016                      
system.ruby.network.msg_byte.Response_Data    365236872                      
system.ruby.network.msg_byte.Writeback_Control          648                      
system.ruby.network.msg_byte.Writeback_Data        23760                      
system.ruby.network.msg_count.Control         1207932                      
system.ruby.network.msg_count.Request_Control      1231364                      
system.ruby.network.msg_count.Response_Control      1897752                      
system.ruby.network.msg_count.Response_Data      1383473                      
system.ruby.network.msg_count.Writeback_Control           81                      
system.ruby.network.msg_count.Writeback_Data           90                      
system.ruby.network.routers00.msg_bytes.Control::0        89808                      
system.ruby.network.routers00.msg_bytes.Request_Control::2       106824                      
system.ruby.network.routers00.msg_bytes.Response_Control::1       115920                      
system.ruby.network.routers00.msg_bytes.Response_Control::2        66896                      
system.ruby.network.routers00.msg_bytes.Response_Data::1      4829352                      
system.ruby.network.routers00.msg_bytes.Writeback_Control::0          216                      
system.ruby.network.routers00.msg_bytes.Writeback_Data::0         7920                      
system.ruby.network.routers00.msg_count.Control::0        11226                      
system.ruby.network.routers00.msg_count.Request_Control::2        13353                      
system.ruby.network.routers00.msg_count.Response_Control::1        14490                      
system.ruby.network.routers00.msg_count.Response_Control::2         8362                      
system.ruby.network.routers00.msg_count.Response_Data::1        18293                      
system.ruby.network.routers00.msg_count.Writeback_Control::0           27                      
system.ruby.network.routers00.msg_count.Writeback_Data::0           30                      
system.ruby.network.routers00.percent_links_utilized     3.324302                      
system.ruby.network.routers00.port_buffers001.avg_buf_msgs     0.003361                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers001.avg_stall_time  7316.948764                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers002.avg_buf_msgs     0.002723                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers002.avg_stall_time  2920.224245                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers003.avg_buf_msgs     0.010608                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers003.avg_stall_time  2248.101300                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers004.avg_buf_msgs     0.013513                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers004.avg_stall_time  1699.940154                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers005.avg_buf_msgs     0.001706                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers005.avg_stall_time   999.975428                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.throttle0.link_utilization     3.952924                      
system.ruby.network.routers00.throttle0.msg_bytes.Request_Control::2       106824                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Control::1        42392                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Data::1      2952576                      
system.ruby.network.routers00.throttle0.msg_count.Request_Control::2        13353                      
system.ruby.network.routers00.throttle0.msg_count.Response_Control::1         5299                      
system.ruby.network.routers00.throttle0.msg_count.Response_Data::1        11184                      
system.ruby.network.routers00.throttle1.link_utilization     2.695679                      
system.ruby.network.routers00.throttle1.msg_bytes.Control::0        89808                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::1        73528                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::2        66896                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Data::1      1876776                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Control::0          216                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Data::0         7920                      
system.ruby.network.routers00.throttle1.msg_count.Control::0        11226                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::1         9191                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::2         8362                      
system.ruby.network.routers00.throttle1.msg_count.Response_Data::1         7109                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Control::0           27                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Data::0           30                      
system.ruby.network.routers01.msg_bytes.Control::0       100648                      
system.ruby.network.routers01.msg_bytes.Request_Control::2       117064                      
system.ruby.network.routers01.msg_bytes.Response_Control::1       154568                      
system.ruby.network.routers01.msg_bytes.Response_Control::2        78816                      
system.ruby.network.routers01.msg_bytes.Response_Data::1      5521824                      
system.ruby.network.routers01.msg_count.Control::0        12581                      
system.ruby.network.routers01.msg_count.Request_Control::2        14633                      
system.ruby.network.routers01.msg_count.Response_Control::1        19321                      
system.ruby.network.routers01.msg_count.Response_Control::2         9852                      
system.ruby.network.routers01.msg_count.Response_Data::1        20916                      
system.ruby.network.routers01.percent_links_utilized     3.806141                      
system.ruby.network.routers01.port_buffers001.avg_buf_msgs     0.004464                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers001.avg_stall_time 11597.092552                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers002.avg_buf_msgs     0.002984                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers002.avg_stall_time  2920.209257                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers003.avg_buf_msgs     0.003615                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers003.avg_stall_time  1515.232009                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers004.avg_buf_msgs     0.016407                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers004.avg_stall_time  1693.359013                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers005.avg_buf_msgs     0.002009                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers005.avg_stall_time   972.717865                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.throttle0.link_utilization     3.944656                      
system.ruby.network.routers01.throttle0.msg_bytes.Request_Control::2       117064                      
system.ruby.network.routers01.throttle0.msg_bytes.Response_Control::1        87544                      
system.ruby.network.routers01.throttle0.msg_bytes.Response_Data::1      2890536                      
system.ruby.network.routers01.throttle0.msg_count.Request_Control::2        14633                      
system.ruby.network.routers01.throttle0.msg_count.Response_Control::1        10943                      
system.ruby.network.routers01.throttle0.msg_count.Response_Data::1        10949                      
system.ruby.network.routers01.throttle1.link_utilization     3.667627                      
system.ruby.network.routers01.throttle1.msg_bytes.Control::0       100648                      
system.ruby.network.routers01.throttle1.msg_bytes.Response_Control::1        67024                      
system.ruby.network.routers01.throttle1.msg_bytes.Response_Control::2        78816                      
system.ruby.network.routers01.throttle1.msg_bytes.Response_Data::1      2631288                      
system.ruby.network.routers01.throttle1.msg_count.Control::0        12581                      
system.ruby.network.routers01.throttle1.msg_count.Response_Control::1         8378                      
system.ruby.network.routers01.throttle1.msg_count.Response_Control::2         9852                      
system.ruby.network.routers01.throttle1.msg_count.Response_Data::1         9967                      
system.ruby.network.routers02.msg_bytes.Control::0       100848                      
system.ruby.network.routers02.msg_bytes.Request_Control::2       116480                      
system.ruby.network.routers02.msg_bytes.Response_Control::1       155280                      
system.ruby.network.routers02.msg_bytes.Response_Control::2        79632                      
system.ruby.network.routers02.msg_bytes.Response_Data::1      5502552                      
system.ruby.network.routers02.msg_count.Control::0        12606                      
system.ruby.network.routers02.msg_count.Request_Control::2        14560                      
system.ruby.network.routers02.msg_count.Response_Control::1        19410                      
system.ruby.network.routers02.msg_count.Response_Control::2         9954                      
system.ruby.network.routers02.msg_count.Response_Data::1        20843                      
system.ruby.network.routers02.percent_links_utilized     3.794590                      
system.ruby.network.routers02.port_buffers001.avg_buf_msgs     0.004470                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers001.avg_stall_time 10692.465373                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers002.avg_buf_msgs     0.002969                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers002.avg_stall_time  2920.108319                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers003.avg_buf_msgs     0.003705                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers003.avg_stall_time  1521.909089                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers004.avg_buf_msgs     0.016586                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers004.avg_stall_time  1692.944149                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers005.avg_buf_msgs     0.002030                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers005.avg_stall_time   972.623860                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.throttle0.link_utilization     3.900814                      
system.ruby.network.routers02.throttle0.msg_bytes.Request_Control::2       116480                      
system.ruby.network.routers02.throttle0.msg_bytes.Response_Control::1        88840                      
system.ruby.network.routers02.throttle0.msg_bytes.Response_Data::1      2855424                      
system.ruby.network.routers02.throttle0.msg_count.Request_Control::2        14560                      
system.ruby.network.routers02.throttle0.msg_count.Response_Control::1        11105                      
system.ruby.network.routers02.throttle0.msg_count.Response_Data::1        10816                      
system.ruby.network.routers02.throttle1.link_utilization     3.688366                      
system.ruby.network.routers02.throttle1.msg_bytes.Control::0       100848                      
system.ruby.network.routers02.throttle1.msg_bytes.Response_Control::1        66440                      
system.ruby.network.routers02.throttle1.msg_bytes.Response_Control::2        79632                      
system.ruby.network.routers02.throttle1.msg_bytes.Response_Data::1      2647128                      
system.ruby.network.routers02.throttle1.msg_count.Control::0        12606                      
system.ruby.network.routers02.throttle1.msg_count.Response_Control::1         8305                      
system.ruby.network.routers02.throttle1.msg_count.Response_Control::2         9954                      
system.ruby.network.routers02.throttle1.msg_count.Response_Data::1        10027                      
system.ruby.network.routers03.msg_bytes.Control::0       100912                      
system.ruby.network.routers03.msg_bytes.Request_Control::2       116312                      
system.ruby.network.routers03.msg_bytes.Response_Control::1       149384                      
system.ruby.network.routers03.msg_bytes.Response_Control::2        79688                      
system.ruby.network.routers03.msg_bytes.Response_Data::1      5497272                      
system.ruby.network.routers03.msg_count.Control::0        12614                      
system.ruby.network.routers03.msg_count.Request_Control::2        14539                      
system.ruby.network.routers03.msg_count.Response_Control::1        18673                      
system.ruby.network.routers03.msg_count.Response_Control::2         9961                      
system.ruby.network.routers03.msg_count.Response_Data::1        20823                      
system.ruby.network.routers03.percent_links_utilized     3.787437                      
system.ruby.network.routers03.port_buffers001.avg_buf_msgs     0.004321                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers001.avg_stall_time 11212.418815                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers002.avg_buf_msgs     0.002965                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers002.avg_stall_time  2918.385242                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers003.avg_buf_msgs     0.003699                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers003.avg_stall_time  1521.212823                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers004.avg_buf_msgs     0.016569                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers004.avg_stall_time  1691.609936                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers005.avg_buf_msgs     0.002031                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers005.avg_stall_time   972.397719                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.throttle0.link_utilization     3.888589                      
system.ruby.network.routers03.throttle0.msg_bytes.Request_Control::2       116312                      
system.ruby.network.routers03.throttle0.msg_bytes.Response_Control::1        83112                      
system.ruby.network.routers03.throttle0.msg_bytes.Response_Data::1      2851728                      
system.ruby.network.routers03.throttle0.msg_count.Request_Control::2        14539                      
system.ruby.network.routers03.throttle0.msg_count.Response_Control::1        10389                      
system.ruby.network.routers03.throttle0.msg_count.Response_Data::1        10802                      
system.ruby.network.routers03.throttle1.link_utilization     3.686286                      
system.ruby.network.routers03.throttle1.msg_bytes.Control::0       100912                      
system.ruby.network.routers03.throttle1.msg_bytes.Response_Control::1        66272                      
system.ruby.network.routers03.throttle1.msg_bytes.Response_Control::2        79688                      
system.ruby.network.routers03.throttle1.msg_bytes.Response_Data::1      2645544                      
system.ruby.network.routers03.throttle1.msg_count.Control::0        12614                      
system.ruby.network.routers03.throttle1.msg_count.Response_Control::1         8284                      
system.ruby.network.routers03.throttle1.msg_count.Response_Control::2         9961                      
system.ruby.network.routers03.throttle1.msg_count.Response_Data::1        10021                      
system.ruby.network.routers04.msg_bytes.Control::0       100848                      
system.ruby.network.routers04.msg_bytes.Request_Control::2       116280                      
system.ruby.network.routers04.msg_bytes.Response_Control::1       143328                      
system.ruby.network.routers04.msg_bytes.Response_Control::2        78088                      
system.ruby.network.routers04.msg_bytes.Response_Data::1      5496216                      
system.ruby.network.routers04.msg_count.Control::0        12606                      
system.ruby.network.routers04.msg_count.Request_Control::2        14535                      
system.ruby.network.routers04.msg_count.Response_Control::1        17916                      
system.ruby.network.routers04.msg_count.Response_Control::2         9761                      
system.ruby.network.routers04.msg_count.Response_Data::1        20819                      
system.ruby.network.routers04.percent_links_utilized     3.781825                      
system.ruby.network.routers04.port_buffers001.avg_buf_msgs     0.004213                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers001.avg_stall_time 12848.539786                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers002.avg_buf_msgs     0.002964                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers002.avg_stall_time  2918.134631                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers003.avg_buf_msgs     0.003666                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers003.avg_stall_time  1533.213296                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers004.avg_buf_msgs     0.015779                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers004.avg_stall_time  1676.869973                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers005.avg_buf_msgs     0.001990                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers005.avg_stall_time   972.219498                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.throttle0.link_utilization     3.955229                      
system.ruby.network.routers04.throttle0.msg_bytes.Request_Control::2       116280                      
system.ruby.network.routers04.throttle0.msg_bytes.Response_Control::1        77088                      
system.ruby.network.routers04.throttle0.msg_bytes.Response_Data::1      2910072                      
system.ruby.network.routers04.throttle0.msg_count.Request_Control::2        14535                      
system.ruby.network.routers04.throttle0.msg_count.Response_Control::1         9636                      
system.ruby.network.routers04.throttle0.msg_count.Response_Data::1        11023                      
system.ruby.network.routers04.throttle1.link_utilization     3.608421                      
system.ruby.network.routers04.throttle1.msg_bytes.Control::0       100848                      
system.ruby.network.routers04.throttle1.msg_bytes.Response_Control::1        66240                      
system.ruby.network.routers04.throttle1.msg_bytes.Response_Control::2        78088                      
system.ruby.network.routers04.throttle1.msg_bytes.Response_Data::1      2586144                      
system.ruby.network.routers04.throttle1.msg_count.Control::0        12606                      
system.ruby.network.routers04.throttle1.msg_count.Response_Control::1         8280                      
system.ruby.network.routers04.throttle1.msg_count.Response_Control::2         9761                      
system.ruby.network.routers04.throttle1.msg_count.Response_Data::1         9796                      
system.ruby.network.routers05.msg_bytes.Control::0       100864                      
system.ruby.network.routers05.msg_bytes.Request_Control::2       112896                      
system.ruby.network.routers05.msg_bytes.Response_Control::1       134616                      
system.ruby.network.routers05.msg_bytes.Response_Control::2        75512                      
system.ruby.network.routers05.msg_bytes.Response_Data::1      5384280                      
system.ruby.network.routers05.msg_count.Control::0        12608                      
system.ruby.network.routers05.msg_count.Request_Control::2        14112                      
system.ruby.network.routers05.msg_count.Response_Control::1        16827                      
system.ruby.network.routers05.msg_count.Response_Control::2         9439                      
system.ruby.network.routers05.msg_count.Response_Data::1        20395                      
system.ruby.network.routers05.percent_links_utilized     3.701156                      
system.ruby.network.routers05.port_buffers001.avg_buf_msgs     0.004050                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers001.avg_stall_time 13100.304054                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers002.avg_buf_msgs     0.002878                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers002.avg_stall_time  2917.297459                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers003.avg_buf_msgs     0.003483                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers003.avg_stall_time  1523.372787                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers004.avg_buf_msgs     0.014613                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers004.avg_stall_time  1665.856242                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers005.avg_buf_msgs     0.001925                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers005.avg_stall_time   972.035363                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.throttle0.link_utilization     3.899713                      
system.ruby.network.routers05.throttle0.msg_bytes.Request_Control::2       112896                      
system.ruby.network.routers05.throttle0.msg_bytes.Response_Control::1        71760                      
system.ruby.network.routers05.throttle0.msg_bytes.Response_Data::1      2875224                      
system.ruby.network.routers05.throttle0.msg_count.Request_Control::2        14112                      
system.ruby.network.routers05.throttle0.msg_count.Response_Control::1         8970                      
system.ruby.network.routers05.throttle0.msg_count.Response_Data::1        10891                      
system.ruby.network.routers05.throttle1.link_utilization     3.502599                      
system.ruby.network.routers05.throttle1.msg_bytes.Control::0       100864                      
system.ruby.network.routers05.throttle1.msg_bytes.Response_Control::1        62856                      
system.ruby.network.routers05.throttle1.msg_bytes.Response_Control::2        75512                      
system.ruby.network.routers05.throttle1.msg_bytes.Response_Data::1      2509056                      
system.ruby.network.routers05.throttle1.msg_count.Control::0        12608                      
system.ruby.network.routers05.throttle1.msg_count.Response_Control::1         7857                      
system.ruby.network.routers05.throttle1.msg_count.Response_Control::2         9439                      
system.ruby.network.routers05.throttle1.msg_count.Response_Data::1         9504                      
system.ruby.network.routers06.msg_bytes.Control::0       100976                      
system.ruby.network.routers06.msg_bytes.Request_Control::2       115712                      
system.ruby.network.routers06.msg_bytes.Response_Control::1       134504                      
system.ruby.network.routers06.msg_bytes.Response_Control::2        77120                      
system.ruby.network.routers06.msg_bytes.Response_Data::1      5477472                      
system.ruby.network.routers06.msg_count.Control::0        12622                      
system.ruby.network.routers06.msg_count.Request_Control::2        14464                      
system.ruby.network.routers06.msg_count.Response_Control::1        16813                      
system.ruby.network.routers06.msg_count.Response_Control::2         9640                      
system.ruby.network.routers06.msg_count.Response_Data::1        20748                      
system.ruby.network.routers06.percent_links_utilized     3.763360                      
system.ruby.network.routers06.port_buffers001.avg_buf_msgs     0.004002                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers001.avg_stall_time 12813.604180                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers002.avg_buf_msgs     0.002949                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers002.avg_stall_time  2917.431125                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers003.avg_buf_msgs     0.003608                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers003.avg_stall_time  1523.754617                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers004.avg_buf_msgs     0.015491                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers004.avg_stall_time  1673.995593                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers005.avg_buf_msgs     0.001966                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers005.avg_stall_time   971.874270                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.throttle0.link_utilization     3.942973                      
system.ruby.network.routers06.throttle0.msg_bytes.Request_Control::2       115712                      
system.ruby.network.routers06.throttle0.msg_bytes.Response_Control::1        68832                      
system.ruby.network.routers06.throttle0.msg_bytes.Response_Data::1      2909280                      
system.ruby.network.routers06.throttle0.msg_count.Request_Control::2        14464                      
system.ruby.network.routers06.throttle0.msg_count.Response_Control::1         8604                      
system.ruby.network.routers06.throttle0.msg_count.Response_Data::1        11020                      
system.ruby.network.routers06.throttle1.link_utilization     3.583747                      
system.ruby.network.routers06.throttle1.msg_bytes.Control::0       100976                      
system.ruby.network.routers06.throttle1.msg_bytes.Response_Control::1        65672                      
system.ruby.network.routers06.throttle1.msg_bytes.Response_Control::2        77120                      
system.ruby.network.routers06.throttle1.msg_bytes.Response_Data::1      2568192                      
system.ruby.network.routers06.throttle1.msg_count.Control::0        12622                      
system.ruby.network.routers06.throttle1.msg_count.Response_Control::1         8209                      
system.ruby.network.routers06.throttle1.msg_count.Response_Control::2         9640                      
system.ruby.network.routers06.throttle1.msg_count.Response_Data::1         9728                      
system.ruby.network.routers07.msg_bytes.Control::0       100752                      
system.ruby.network.routers07.msg_bytes.Request_Control::2       114664                      
system.ruby.network.routers07.msg_bytes.Response_Control::1       157944                      
system.ruby.network.routers07.msg_bytes.Response_Control::2        79104                      
system.ruby.network.routers07.msg_bytes.Response_Data::1      5443152                      
system.ruby.network.routers07.msg_count.Control::0        12594                      
system.ruby.network.routers07.msg_count.Request_Control::2        14333                      
system.ruby.network.routers07.msg_count.Response_Control::1        19743                      
system.ruby.network.routers07.msg_count.Response_Control::2         9888                      
system.ruby.network.routers07.msg_count.Response_Data::1        20618                      
system.ruby.network.routers07.percent_links_utilized     3.756881                      
system.ruby.network.routers07.port_buffers001.avg_buf_msgs     0.004564                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers001.avg_stall_time 13434.388626                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers002.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers002.avg_stall_time  2916.773807                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers003.avg_buf_msgs     0.003674                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers003.avg_stall_time  1516.792975                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers004.avg_buf_msgs     0.016099                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers004.avg_stall_time  1683.448460                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers005.avg_buf_msgs     0.002016                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers005.avg_stall_time   971.679940                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.throttle0.link_utilization     3.871236                      
system.ruby.network.routers07.throttle0.msg_bytes.Request_Control::2       114664                      
system.ruby.network.routers07.throttle0.msg_bytes.Response_Control::1        93320                      
system.ruby.network.routers07.throttle0.msg_bytes.Response_Data::1      2829552                      
system.ruby.network.routers07.throttle0.msg_count.Request_Control::2        14333                      
system.ruby.network.routers07.throttle0.msg_count.Response_Control::1        11665                      
system.ruby.network.routers07.throttle0.msg_count.Response_Data::1        10718                      
system.ruby.network.routers07.throttle1.link_utilization     3.642526                      
system.ruby.network.routers07.throttle1.msg_bytes.Control::0       100752                      
system.ruby.network.routers07.throttle1.msg_bytes.Response_Control::1        64624                      
system.ruby.network.routers07.throttle1.msg_bytes.Response_Control::2        79104                      
system.ruby.network.routers07.throttle1.msg_bytes.Response_Data::1      2613600                      
system.ruby.network.routers07.throttle1.msg_count.Control::0        12594                      
system.ruby.network.routers07.throttle1.msg_count.Response_Control::1         8078                      
system.ruby.network.routers07.throttle1.msg_count.Response_Control::2         9888                      
system.ruby.network.routers07.throttle1.msg_count.Response_Data::1         9900                      
system.ruby.network.routers08.msg_bytes.Control::0       100952                      
system.ruby.network.routers08.msg_bytes.Request_Control::2       114448                      
system.ruby.network.routers08.msg_bytes.Response_Control::1       144584                      
system.ruby.network.routers08.msg_bytes.Response_Control::2        78576                      
system.ruby.network.routers08.msg_bytes.Response_Data::1      5435760                      
system.ruby.network.routers08.msg_count.Control::0        12619                      
system.ruby.network.routers08.msg_count.Request_Control::2        14306                      
system.ruby.network.routers08.msg_count.Response_Control::1        18073                      
system.ruby.network.routers08.msg_count.Response_Control::2         9822                      
system.ruby.network.routers08.msg_count.Response_Data::1        20590                      
system.ruby.network.routers08.percent_links_utilized     3.743310                      
system.ruby.network.routers08.port_buffers001.avg_buf_msgs     0.004248                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers001.avg_stall_time 12183.468614                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers002.avg_buf_msgs     0.002917                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers002.avg_stall_time  2915.589267                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers003.avg_buf_msgs     0.003584                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers003.avg_stall_time  1514.901565                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers004.avg_buf_msgs     0.015634                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers004.avg_stall_time  1673.389151                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers005.avg_buf_msgs     0.002003                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers005.avg_stall_time   971.546988                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.throttle0.link_utilization     3.885163                      
system.ruby.network.routers08.throttle0.msg_bytes.Request_Control::2       114448                      
system.ruby.network.routers08.throttle0.msg_bytes.Response_Control::1        80176                      
system.ruby.network.routers08.throttle0.msg_bytes.Response_Data::1      2853840                      
system.ruby.network.routers08.throttle0.msg_count.Request_Control::2        14306                      
system.ruby.network.routers08.throttle0.msg_count.Response_Control::1        10022                      
system.ruby.network.routers08.throttle0.msg_count.Response_Data::1        10810                      
system.ruby.network.routers08.throttle1.link_utilization     3.601457                      
system.ruby.network.routers08.throttle1.msg_bytes.Control::0       100952                      
system.ruby.network.routers08.throttle1.msg_bytes.Response_Control::1        64408                      
system.ruby.network.routers08.throttle1.msg_bytes.Response_Control::2        78576                      
system.ruby.network.routers08.throttle1.msg_bytes.Response_Data::1      2581920                      
system.ruby.network.routers08.throttle1.msg_count.Control::0        12619                      
system.ruby.network.routers08.throttle1.msg_count.Response_Control::1         8051                      
system.ruby.network.routers08.throttle1.msg_count.Response_Control::2         9822                      
system.ruby.network.routers08.throttle1.msg_count.Response_Data::1         9780                      
system.ruby.network.routers09.msg_bytes.Control::0       100872                      
system.ruby.network.routers09.msg_bytes.Request_Control::2       115688                      
system.ruby.network.routers09.msg_bytes.Response_Control::1       136608                      
system.ruby.network.routers09.msg_bytes.Response_Control::2        77720                      
system.ruby.network.routers09.msg_bytes.Response_Data::1      5476680                      
system.ruby.network.routers09.msg_count.Control::0        12609                      
system.ruby.network.routers09.msg_count.Request_Control::2        14461                      
system.ruby.network.routers09.msg_count.Response_Control::1        17076                      
system.ruby.network.routers09.msg_count.Response_Control::2         9715                      
system.ruby.network.routers09.msg_count.Response_Data::1        20745                      
system.ruby.network.routers09.percent_links_utilized     3.764497                      
system.ruby.network.routers09.port_buffers001.avg_buf_msgs     0.004033                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers001.avg_stall_time 12491.952274                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers002.avg_buf_msgs     0.002949                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers002.avg_stall_time  2915.271976                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers003.avg_buf_msgs     0.003531                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers003.avg_stall_time  1523.766954                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers004.avg_buf_msgs     0.015820                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers004.avg_stall_time  1681.315514                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers005.avg_buf_msgs     0.001981                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers005.avg_stall_time   971.217462                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.throttle0.link_utilization     3.908308                      
system.ruby.network.routers09.throttle0.msg_bytes.Request_Control::2       115688                      
system.ruby.network.routers09.throttle0.msg_bytes.Response_Control::1        70960                      
system.ruby.network.routers09.throttle0.msg_bytes.Response_Data::1      2879976                      
system.ruby.network.routers09.throttle0.msg_count.Request_Control::2        14461                      
system.ruby.network.routers09.throttle0.msg_count.Response_Control::1         8870                      
system.ruby.network.routers09.throttle0.msg_count.Response_Data::1        10909                      
system.ruby.network.routers09.throttle1.link_utilization     3.620686                      
system.ruby.network.routers09.throttle1.msg_bytes.Control::0       100872                      
system.ruby.network.routers09.throttle1.msg_bytes.Response_Control::1        65648                      
system.ruby.network.routers09.throttle1.msg_bytes.Response_Control::2        77720                      
system.ruby.network.routers09.throttle1.msg_bytes.Response_Data::1      2596704                      
system.ruby.network.routers09.throttle1.msg_count.Control::0        12609                      
system.ruby.network.routers09.throttle1.msg_count.Response_Control::1         8206                      
system.ruby.network.routers09.throttle1.msg_count.Response_Control::2         9715                      
system.ruby.network.routers09.throttle1.msg_count.Response_Data::1         9836                      
system.ruby.network.routers10.msg_bytes.Control::0       100816                      
system.ruby.network.routers10.msg_bytes.Request_Control::2       116032                      
system.ruby.network.routers10.msg_bytes.Response_Control::1       164248                      
system.ruby.network.routers10.msg_bytes.Response_Control::2        79528                      
system.ruby.network.routers10.msg_bytes.Response_Data::1      5487768                      
system.ruby.network.routers10.msg_count.Control::0        12602                      
system.ruby.network.routers10.msg_count.Request_Control::2        14504                      
system.ruby.network.routers10.msg_count.Response_Control::1        20531                      
system.ruby.network.routers10.msg_count.Response_Control::2         9941                      
system.ruby.network.routers10.msg_count.Response_Data::1        20787                      
system.ruby.network.routers10.percent_links_utilized     3.790511                      
system.ruby.network.routers10.port_buffers001.avg_buf_msgs     0.004722                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers001.avg_stall_time 11914.527652                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers002.avg_buf_msgs     0.002958                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers002.avg_stall_time  2914.787781                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers003.avg_buf_msgs     0.003615                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers003.avg_stall_time  1510.682166                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers004.avg_buf_msgs     0.016189                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers004.avg_stall_time  1685.700696                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers005.avg_buf_msgs     0.002027                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers005.avg_stall_time   971.060040                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.throttle0.link_utilization     3.932431                      
system.ruby.network.routers10.throttle0.msg_bytes.Request_Control::2       116032                      
system.ruby.network.routers10.throttle0.msg_bytes.Response_Control::1        98256                      
system.ruby.network.routers10.throttle0.msg_bytes.Response_Data::1      2871264                      
system.ruby.network.routers10.throttle0.msg_count.Request_Control::2        14504                      
system.ruby.network.routers10.throttle0.msg_count.Response_Control::1        12282                      
system.ruby.network.routers10.throttle0.msg_count.Response_Data::1        10876                      
system.ruby.network.routers10.throttle1.link_utilization     3.648592                      
system.ruby.network.routers10.throttle1.msg_bytes.Control::0       100816                      
system.ruby.network.routers10.throttle1.msg_bytes.Response_Control::1        65992                      
system.ruby.network.routers10.throttle1.msg_bytes.Response_Control::2        79528                      
system.ruby.network.routers10.throttle1.msg_bytes.Response_Data::1      2616504                      
system.ruby.network.routers10.throttle1.msg_count.Control::0        12602                      
system.ruby.network.routers10.throttle1.msg_count.Response_Control::1         8249                      
system.ruby.network.routers10.throttle1.msg_count.Response_Control::2         9941                      
system.ruby.network.routers10.throttle1.msg_count.Response_Data::1         9911                      
system.ruby.network.routers11.msg_bytes.Control::0       100848                      
system.ruby.network.routers11.msg_bytes.Request_Control::2       115984                      
system.ruby.network.routers11.msg_bytes.Response_Control::1       151072                      
system.ruby.network.routers11.msg_bytes.Response_Control::2        79664                      
system.ruby.network.routers11.msg_bytes.Response_Data::1      5486448                      
system.ruby.network.routers11.msg_count.Control::0        12606                      
system.ruby.network.routers11.msg_count.Request_Control::2        14498                      
system.ruby.network.routers11.msg_count.Response_Control::1        18884                      
system.ruby.network.routers11.msg_count.Response_Control::2         9958                      
system.ruby.network.routers11.msg_count.Response_Data::1        20782                      
system.ruby.network.routers11.percent_links_utilized     3.781351                      
system.ruby.network.routers11.port_buffers001.avg_buf_msgs     0.004383                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers001.avg_stall_time 12188.463967                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers002.avg_buf_msgs     0.002956                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers002.avg_stall_time  2913.972837                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers003.avg_buf_msgs     0.003606                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers003.avg_stall_time  1519.343844                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers004.avg_buf_msgs     0.016225                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers004.avg_stall_time  1684.391055                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers005.avg_buf_msgs     0.002031                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers005.avg_stall_time   970.895888                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.throttle0.link_utilization     3.907900                      
system.ruby.network.routers11.throttle0.msg_bytes.Request_Control::2       115984                      
system.ruby.network.routers11.throttle0.msg_bytes.Response_Control::1        85128                      
system.ruby.network.routers11.throttle0.msg_bytes.Response_Data::1      2865192                      
system.ruby.network.routers11.throttle0.msg_count.Request_Control::2        14498                      
system.ruby.network.routers11.throttle0.msg_count.Response_Control::1        10641                      
system.ruby.network.routers11.throttle0.msg_count.Response_Data::1        10853                      
system.ruby.network.routers11.throttle1.link_utilization     3.654801                      
system.ruby.network.routers11.throttle1.msg_bytes.Control::0       100848                      
system.ruby.network.routers11.throttle1.msg_bytes.Response_Control::1        65944                      
system.ruby.network.routers11.throttle1.msg_bytes.Response_Control::2        79664                      
system.ruby.network.routers11.throttle1.msg_bytes.Response_Data::1      2621256                      
system.ruby.network.routers11.throttle1.msg_count.Control::0        12606                      
system.ruby.network.routers11.throttle1.msg_count.Response_Control::1         8243                      
system.ruby.network.routers11.throttle1.msg_count.Response_Control::2         9958                      
system.ruby.network.routers11.throttle1.msg_count.Response_Data::1         9929                      
system.ruby.network.routers12.msg_bytes.Control::0       101000                      
system.ruby.network.routers12.msg_bytes.Request_Control::2       116584                      
system.ruby.network.routers12.msg_bytes.Response_Control::1       146648                      
system.ruby.network.routers12.msg_bytes.Response_Control::2        78488                      
system.ruby.network.routers12.msg_bytes.Response_Data::1      5506512                      
system.ruby.network.routers12.msg_count.Control::0        12625                      
system.ruby.network.routers12.msg_count.Request_Control::2        14573                      
system.ruby.network.routers12.msg_count.Response_Control::1        18331                      
system.ruby.network.routers12.msg_count.Response_Control::2         9811                      
system.ruby.network.routers12.msg_count.Response_Data::1        20858                      
system.ruby.network.routers12.percent_links_utilized     3.791047                      
system.ruby.network.routers12.port_buffers001.avg_buf_msgs     0.004290                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers001.avg_stall_time 12097.620855                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers002.avg_buf_msgs     0.002972                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers002.avg_stall_time  2914.162783                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers003.avg_buf_msgs     0.003660                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers003.avg_stall_time  1509.958983                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers004.avg_buf_msgs     0.015928                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers004.avg_stall_time  1676.651580                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers005.avg_buf_msgs     0.002001                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers005.avg_stall_time   970.693605                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.throttle0.link_utilization     3.959796                      
system.ruby.network.routers12.throttle0.msg_bytes.Request_Control::2       116584                      
system.ruby.network.routers12.throttle0.msg_bytes.Response_Control::1        80104                      
system.ruby.network.routers12.throttle0.msg_bytes.Response_Data::1      2910336                      
system.ruby.network.routers12.throttle0.msg_count.Request_Control::2        14573                      
system.ruby.network.routers12.throttle0.msg_count.Response_Control::1        10013                      
system.ruby.network.routers12.throttle0.msg_count.Response_Data::1        11024                      
system.ruby.network.routers12.throttle1.link_utilization     3.622297                      
system.ruby.network.routers12.throttle1.msg_bytes.Control::0       101000                      
system.ruby.network.routers12.throttle1.msg_bytes.Response_Control::1        66544                      
system.ruby.network.routers12.throttle1.msg_bytes.Response_Control::2        78488                      
system.ruby.network.routers12.throttle1.msg_bytes.Response_Data::1      2596176                      
system.ruby.network.routers12.throttle1.msg_count.Control::0        12625                      
system.ruby.network.routers12.throttle1.msg_count.Response_Control::1         8318                      
system.ruby.network.routers12.throttle1.msg_count.Response_Control::2         9811                      
system.ruby.network.routers12.throttle1.msg_count.Response_Data::1         9834                      
system.ruby.network.routers13.msg_bytes.Control::0       100824                      
system.ruby.network.routers13.msg_bytes.Request_Control::2       113160                      
system.ruby.network.routers13.msg_bytes.Response_Control::1       144288                      
system.ruby.network.routers13.msg_bytes.Response_Control::2        77968                      
system.ruby.network.routers13.msg_bytes.Response_Data::1      5393256                      
system.ruby.network.routers13.msg_count.Control::0        12603                      
system.ruby.network.routers13.msg_count.Request_Control::2        14145                      
system.ruby.network.routers13.msg_count.Response_Control::1        18036                      
system.ruby.network.routers13.msg_count.Response_Control::2         9746                      
system.ruby.network.routers13.msg_count.Response_Data::1        20429                      
system.ruby.network.routers13.percent_links_utilized     3.714747                      
system.ruby.network.routers13.port_buffers001.avg_buf_msgs     0.004279                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers001.avg_stall_time 12636.486359                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers002.avg_buf_msgs     0.002884                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers002.avg_stall_time  2912.837644                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers003.avg_buf_msgs     0.003566                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers003.avg_stall_time  1555.702317                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers004.avg_buf_msgs     0.014953                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers004.avg_stall_time  1667.517330                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers005.avg_buf_msgs     0.001987                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers005.avg_stall_time   970.565955                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.throttle0.link_utilization     3.893871                      
system.ruby.network.routers13.throttle0.msg_bytes.Request_Control::2       113160                      
system.ruby.network.routers13.throttle0.msg_bytes.Response_Control::1        81168                      
system.ruby.network.routers13.throttle0.msg_bytes.Response_Data::1      2860968                      
system.ruby.network.routers13.throttle0.msg_count.Request_Control::2        14145                      
system.ruby.network.routers13.throttle0.msg_count.Response_Control::1        10146                      
system.ruby.network.routers13.throttle0.msg_count.Response_Data::1        10837                      
system.ruby.network.routers13.throttle1.link_utilization     3.535623                      
system.ruby.network.routers13.throttle1.msg_bytes.Control::0       100824                      
system.ruby.network.routers13.throttle1.msg_bytes.Response_Control::1        63120                      
system.ruby.network.routers13.throttle1.msg_bytes.Response_Control::2        77968                      
system.ruby.network.routers13.throttle1.msg_bytes.Response_Data::1      2532288                      
system.ruby.network.routers13.throttle1.msg_count.Control::0        12603                      
system.ruby.network.routers13.throttle1.msg_count.Response_Control::1         7890                      
system.ruby.network.routers13.throttle1.msg_count.Response_Control::2         9746                      
system.ruby.network.routers13.throttle1.msg_count.Response_Data::1         9592                      
system.ruby.network.routers14.msg_bytes.Control::0       100864                      
system.ruby.network.routers14.msg_bytes.Request_Control::2       117568                      
system.ruby.network.routers14.msg_bytes.Response_Control::1       152264                      
system.ruby.network.routers14.msg_bytes.Response_Control::2        79360                      
system.ruby.network.routers14.msg_bytes.Response_Data::1      5538720                      
system.ruby.network.routers14.msg_count.Control::0        12608                      
system.ruby.network.routers14.msg_count.Request_Control::2        14696                      
system.ruby.network.routers14.msg_count.Response_Control::1        19033                      
system.ruby.network.routers14.msg_count.Response_Control::2         9920                      
system.ruby.network.routers14.msg_count.Response_Data::1        20980                      
system.ruby.network.routers14.percent_links_utilized     3.816245                      
system.ruby.network.routers14.port_buffers001.avg_buf_msgs     0.004396                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers001.avg_stall_time 11923.646781                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers002.avg_buf_msgs     0.002997                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers002.avg_stall_time  2913.202549                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers003.avg_buf_msgs     0.003648                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers003.avg_stall_time  1502.433618                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers004.avg_buf_msgs     0.016565                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers004.avg_stall_time  1688.258600                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers005.avg_buf_msgs     0.002023                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers005.avg_stall_time   970.404046                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.throttle0.link_utilization     3.948112                      
system.ruby.network.routers14.throttle0.msg_bytes.Request_Control::2       117568                      
system.ruby.network.routers14.throttle0.msg_bytes.Response_Control::1        84736                      
system.ruby.network.routers14.throttle0.msg_bytes.Response_Data::1      2895552                      
system.ruby.network.routers14.throttle0.msg_count.Request_Control::2        14696                      
system.ruby.network.routers14.throttle0.msg_count.Response_Control::1        10592                      
system.ruby.network.routers14.throttle0.msg_count.Response_Data::1        10968                      
system.ruby.network.routers14.throttle1.link_utilization     3.684379                      
system.ruby.network.routers14.throttle1.msg_bytes.Control::0       100864                      
system.ruby.network.routers14.throttle1.msg_bytes.Response_Control::1        67528                      
system.ruby.network.routers14.throttle1.msg_bytes.Response_Control::2        79360                      
system.ruby.network.routers14.throttle1.msg_bytes.Response_Data::1      2643168                      
system.ruby.network.routers14.throttle1.msg_count.Control::0        12608                      
system.ruby.network.routers14.throttle1.msg_count.Response_Control::1         8441                      
system.ruby.network.routers14.throttle1.msg_count.Response_Control::2         9920                      
system.ruby.network.routers14.throttle1.msg_count.Response_Data::1        10012                      
system.ruby.network.routers15.msg_bytes.Control::0       100896                      
system.ruby.network.routers15.msg_bytes.Request_Control::2       115240                      
system.ruby.network.routers15.msg_bytes.Response_Control::1       157752                      
system.ruby.network.routers15.msg_bytes.Response_Control::2        79520                      
system.ruby.network.routers15.msg_bytes.Response_Data::1      5461632                      
system.ruby.network.routers15.msg_count.Control::0        12612                      
system.ruby.network.routers15.msg_count.Request_Control::2        14405                      
system.ruby.network.routers15.msg_count.Response_Control::1        19719                      
system.ruby.network.routers15.msg_count.Response_Control::2         9940                      
system.ruby.network.routers15.msg_count.Response_Data::1        20688                      
system.ruby.network.routers15.percent_links_utilized     3.769258                      
system.ruby.network.routers15.port_buffers001.avg_buf_msgs     0.004577                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers001.avg_stall_time 12000.942558                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers002.avg_buf_msgs     0.002937                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers002.avg_stall_time  2912.754447                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers003.avg_buf_msgs     0.003603                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers003.avg_stall_time  1515.130052                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers004.avg_buf_msgs     0.015814                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers004.avg_stall_time  1681.674505                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers005.avg_buf_msgs     0.002027                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers005.avg_stall_time   970.250703                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.throttle0.link_utilization     3.924152                      
system.ruby.network.routers15.throttle0.msg_bytes.Request_Control::2       115240                      
system.ruby.network.routers15.throttle0.msg_bytes.Response_Control::1        92552                      
system.ruby.network.routers15.throttle0.msg_bytes.Response_Data::1      2871264                      
system.ruby.network.routers15.throttle0.msg_count.Request_Control::2        14405                      
system.ruby.network.routers15.throttle0.msg_count.Response_Control::1        11569                      
system.ruby.network.routers15.throttle0.msg_count.Response_Data::1        10876                      
system.ruby.network.routers15.throttle1.link_utilization     3.614365                      
system.ruby.network.routers15.throttle1.msg_bytes.Control::0       100896                      
system.ruby.network.routers15.throttle1.msg_bytes.Response_Control::1        65200                      
system.ruby.network.routers15.throttle1.msg_bytes.Response_Control::2        79520                      
system.ruby.network.routers15.throttle1.msg_bytes.Response_Data::1      2590368                      
system.ruby.network.routers15.throttle1.msg_count.Control::0        12612                      
system.ruby.network.routers15.throttle1.msg_count.Response_Control::1         8150                      
system.ruby.network.routers15.throttle1.msg_count.Response_Control::2         9940                      
system.ruby.network.routers15.throttle1.msg_count.Response_Data::1         9812                      
system.ruby.network.routers16.msg_bytes.Control::0       100912                      
system.ruby.network.routers16.msg_bytes.Request_Control::2       117312                      
system.ruby.network.routers16.msg_bytes.Response_Control::1       144776                      
system.ruby.network.routers16.msg_bytes.Response_Control::2        78664                      
system.ruby.network.routers16.msg_bytes.Response_Data::1      5530272                      
system.ruby.network.routers16.msg_count.Control::0        12614                      
system.ruby.network.routers16.msg_count.Request_Control::2        14664                      
system.ruby.network.routers16.msg_count.Response_Control::1        18097                      
system.ruby.network.routers16.msg_count.Response_Control::2         9833                      
system.ruby.network.routers16.msg_count.Response_Data::1        20948                      
system.ruby.network.routers16.percent_links_utilized     3.805514                      
system.ruby.network.routers16.port_buffers001.avg_buf_msgs     0.004218                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers001.avg_stall_time 12363.135882                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers002.avg_buf_msgs     0.002990                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers002.avg_stall_time  2911.402086                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers003.avg_buf_msgs     0.003599                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers003.avg_stall_time  1499.137340                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers004.avg_buf_msgs     0.016365                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers004.avg_stall_time  1683.666445                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers005.avg_buf_msgs     0.002005                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers005.avg_stall_time   970.089406                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.throttle0.link_utilization     3.948999                      
system.ruby.network.routers16.throttle0.msg_bytes.Request_Control::2       117312                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Control::1        77504                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Data::1      2903736                      
system.ruby.network.routers16.throttle0.msg_count.Request_Control::2        14664                      
system.ruby.network.routers16.throttle0.msg_count.Response_Control::1         9688                      
system.ruby.network.routers16.throttle0.msg_count.Response_Data::1        10999                      
system.ruby.network.routers16.throttle1.link_utilization     3.662030                      
system.ruby.network.routers16.throttle1.msg_bytes.Control::0       100912                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Control::1        67272                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Control::2        78664                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Data::1      2626536                      
system.ruby.network.routers16.throttle1.msg_count.Control::0        12614                      
system.ruby.network.routers16.throttle1.msg_count.Response_Control::1         8409                      
system.ruby.network.routers16.throttle1.msg_count.Response_Control::2         9833                      
system.ruby.network.routers16.throttle1.msg_count.Response_Data::1         9949                      
system.ruby.network.routers17.msg_bytes.Control::0       100784                      
system.ruby.network.routers17.msg_bytes.Request_Control::2       118440                      
system.ruby.network.routers17.msg_bytes.Response_Control::1       162776                      
system.ruby.network.routers17.msg_bytes.Response_Control::2        81472                      
system.ruby.network.routers17.msg_bytes.Response_Data::1      5567496                      
system.ruby.network.routers17.msg_count.Control::0        12598                      
system.ruby.network.routers17.msg_count.Request_Control::2        14805                      
system.ruby.network.routers17.msg_count.Response_Control::1        20347                      
system.ruby.network.routers17.msg_count.Response_Control::2        10184                      
system.ruby.network.routers17.msg_count.Response_Data::1        21089                      
system.ruby.network.routers17.percent_links_utilized     3.843132                      
system.ruby.network.routers17.port_buffers001.avg_buf_msgs     0.004613                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers001.avg_stall_time 10532.537623                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers002.avg_buf_msgs     0.003019                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers002.avg_stall_time  2911.194603                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers003.avg_buf_msgs     0.003846                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers003.avg_stall_time  1522.375645                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers004.avg_buf_msgs     0.017499                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers004.avg_stall_time  1692.788358                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers005.avg_buf_msgs     0.002077                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers005.avg_stall_time   969.924236                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.throttle0.link_utilization     3.913059                      
system.ruby.network.routers17.throttle0.msg_bytes.Request_Control::2       118440                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Control::1        94376                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Data::1      2857536                      
system.ruby.network.routers17.throttle0.msg_count.Request_Control::2        14805                      
system.ruby.network.routers17.throttle0.msg_count.Response_Control::1        11797                      
system.ruby.network.routers17.throttle0.msg_count.Response_Data::1        10824                      
system.ruby.network.routers17.throttle1.link_utilization     3.773204                      
system.ruby.network.routers17.throttle1.msg_bytes.Control::0       100784                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Control::1        68400                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Control::2        81472                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Data::1      2709960                      
system.ruby.network.routers17.throttle1.msg_count.Control::0        12598                      
system.ruby.network.routers17.throttle1.msg_count.Response_Control::1         8550                      
system.ruby.network.routers17.throttle1.msg_count.Response_Control::2        10184                      
system.ruby.network.routers17.throttle1.msg_count.Response_Data::1        10265                      
system.ruby.network.routers18.msg_bytes.Control::0       100728                      
system.ruby.network.routers18.msg_bytes.Request_Control::2       113512                      
system.ruby.network.routers18.msg_bytes.Response_Control::1       147248                      
system.ruby.network.routers18.msg_bytes.Response_Control::2        78952                      
system.ruby.network.routers18.msg_bytes.Response_Data::1      5404872                      
system.ruby.network.routers18.msg_count.Control::0        12591                      
system.ruby.network.routers18.msg_count.Request_Control::2        14189                      
system.ruby.network.routers18.msg_count.Response_Control::1        18406                      
system.ruby.network.routers18.msg_count.Response_Control::2         9869                      
system.ruby.network.routers18.msg_count.Response_Data::1        20473                      
system.ruby.network.routers18.percent_links_utilized     3.724825                      
system.ruby.network.routers18.port_buffers001.avg_buf_msgs     0.004301                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers001.avg_stall_time 12442.724647                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers002.avg_buf_msgs     0.002893                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers002.avg_stall_time  2910.768218                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers003.avg_buf_msgs     0.003519                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers003.avg_stall_time  1515.846913                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers004.avg_buf_msgs     0.015846                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers004.avg_stall_time  1677.473968                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers005.avg_buf_msgs     0.002012                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers005.avg_stall_time   969.769668                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.throttle0.link_utilization     3.824295                      
system.ruby.network.routers18.throttle0.msg_bytes.Request_Control::2       113512                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Control::1        83776                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Data::1      2803416                      
system.ruby.network.routers18.throttle0.msg_count.Request_Control::2        14189                      
system.ruby.network.routers18.throttle0.msg_count.Response_Control::1        10472                      
system.ruby.network.routers18.throttle0.msg_count.Response_Data::1        10619                      
system.ruby.network.routers18.throttle1.link_utilization     3.625356                      
system.ruby.network.routers18.throttle1.msg_bytes.Control::0       100728                      
system.ruby.network.routers18.throttle1.msg_bytes.Response_Control::1        63472                      
system.ruby.network.routers18.throttle1.msg_bytes.Response_Control::2        78952                      
system.ruby.network.routers18.throttle1.msg_bytes.Response_Data::1      2601456                      
system.ruby.network.routers18.throttle1.msg_count.Control::0        12591                      
system.ruby.network.routers18.throttle1.msg_count.Response_Control::1         7934                      
system.ruby.network.routers18.throttle1.msg_count.Response_Control::2         9869                      
system.ruby.network.routers18.throttle1.msg_count.Response_Data::1         9854                      
system.ruby.network.routers19.msg_bytes.Control::0       100824                      
system.ruby.network.routers19.msg_bytes.Request_Control::2       114536                      
system.ruby.network.routers19.msg_bytes.Response_Control::1       146392                      
system.ruby.network.routers19.msg_bytes.Response_Control::2        80752                      
system.ruby.network.routers19.msg_bytes.Response_Data::1      5438664                      
system.ruby.network.routers19.msg_count.Control::0        12603                      
system.ruby.network.routers19.msg_count.Request_Control::2        14317                      
system.ruby.network.routers19.msg_count.Response_Control::1        18299                      
system.ruby.network.routers19.msg_count.Response_Control::2        10094                      
system.ruby.network.routers19.msg_count.Response_Data::1        20601                      
system.ruby.network.routers19.percent_links_utilized     3.747674                      
system.ruby.network.routers19.port_buffers001.avg_buf_msgs     0.004241                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers001.avg_stall_time 13053.602239                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers002.avg_buf_msgs     0.002919                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers002.avg_stall_time  2910.574601                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers003.avg_buf_msgs     0.003518                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers003.avg_stall_time  1496.040897                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers004.avg_buf_msgs     0.016485                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers004.avg_stall_time  1686.013195                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers005.avg_buf_msgs     0.002058                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers005.avg_stall_time   969.642426                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.throttle0.link_utilization     3.803017                      
system.ruby.network.routers19.throttle0.msg_bytes.Request_Control::2       114536                      
system.ruby.network.routers19.throttle0.msg_bytes.Response_Control::1        81896                      
system.ruby.network.routers19.throttle0.msg_bytes.Response_Data::1      2787576                      
system.ruby.network.routers19.throttle0.msg_count.Request_Control::2        14317                      
system.ruby.network.routers19.throttle0.msg_count.Response_Control::1        10237                      
system.ruby.network.routers19.throttle0.msg_count.Response_Data::1        10559                      
system.ruby.network.routers19.throttle1.link_utilization     3.692332                      
system.ruby.network.routers19.throttle1.msg_bytes.Control::0       100824                      
system.ruby.network.routers19.throttle1.msg_bytes.Response_Control::1        64496                      
system.ruby.network.routers19.throttle1.msg_bytes.Response_Control::2        80752                      
system.ruby.network.routers19.throttle1.msg_bytes.Response_Data::1      2651088                      
system.ruby.network.routers19.throttle1.msg_count.Control::0        12603                      
system.ruby.network.routers19.throttle1.msg_count.Response_Control::1         8062                      
system.ruby.network.routers19.throttle1.msg_count.Response_Control::2        10094                      
system.ruby.network.routers19.throttle1.msg_count.Response_Data::1        10042                      
system.ruby.network.routers20.msg_bytes.Control::0       100752                      
system.ruby.network.routers20.msg_bytes.Request_Control::2       113720                      
system.ruby.network.routers20.msg_bytes.Response_Control::1       137088                      
system.ruby.network.routers20.msg_bytes.Response_Control::2        78952                      
system.ruby.network.routers20.msg_bytes.Response_Data::1      5411472                      
system.ruby.network.routers20.msg_count.Control::0        12594                      
system.ruby.network.routers20.msg_count.Request_Control::2        14215                      
system.ruby.network.routers20.msg_count.Response_Control::1        17136                      
system.ruby.network.routers20.msg_count.Response_Control::2         9869                      
system.ruby.network.routers20.msg_count.Response_Data::1        20498                      
system.ruby.network.routers20.percent_links_utilized     3.722705                      
system.ruby.network.routers20.port_buffers001.avg_buf_msgs     0.004039                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers001.avg_stall_time 12545.276004                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers002.avg_buf_msgs     0.002899                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers002.avg_stall_time  2911.022295                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers003.avg_buf_msgs     0.003533                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers003.avg_stall_time  1509.983350                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers004.avg_buf_msgs     0.015846                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers004.avg_stall_time  1671.158326                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers005.avg_buf_msgs     0.002012                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers005.avg_stall_time   969.477051                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.throttle0.link_utilization     3.815384                      
system.ruby.network.routers20.throttle0.msg_bytes.Request_Control::2       113720                      
system.ruby.network.routers20.throttle0.msg_bytes.Response_Control::1        73408                      
system.ruby.network.routers20.throttle0.msg_bytes.Response_Data::1      2806584                      
system.ruby.network.routers20.throttle0.msg_count.Request_Control::2        14215                      
system.ruby.network.routers20.throttle0.msg_count.Response_Control::1         9176                      
system.ruby.network.routers20.throttle0.msg_count.Response_Data::1        10631                      
system.ruby.network.routers20.throttle1.link_utilization     3.630026                      
system.ruby.network.routers20.throttle1.msg_bytes.Control::0       100752                      
system.ruby.network.routers20.throttle1.msg_bytes.Response_Control::1        63680                      
system.ruby.network.routers20.throttle1.msg_bytes.Response_Control::2        78952                      
system.ruby.network.routers20.throttle1.msg_bytes.Response_Data::1      2604888                      
system.ruby.network.routers20.throttle1.msg_count.Control::0        12594                      
system.ruby.network.routers20.throttle1.msg_count.Response_Control::1         7960                      
system.ruby.network.routers20.throttle1.msg_count.Response_Control::2         9869                      
system.ruby.network.routers20.throttle1.msg_count.Response_Data::1         9867                      
system.ruby.network.routers21.msg_bytes.Control::0       100840                      
system.ruby.network.routers21.msg_bytes.Request_Control::2       114648                      
system.ruby.network.routers21.msg_bytes.Response_Control::1       142304                      
system.ruby.network.routers21.msg_bytes.Response_Control::2        77832                      
system.ruby.network.routers21.msg_bytes.Response_Data::1      5442096                      
system.ruby.network.routers21.msg_count.Control::0        12605                      
system.ruby.network.routers21.msg_count.Request_Control::2        14331                      
system.ruby.network.routers21.msg_count.Response_Control::1        17788                      
system.ruby.network.routers21.msg_count.Response_Control::2         9729                      
system.ruby.network.routers21.msg_count.Response_Data::1        20614                      
system.ruby.network.routers21.percent_links_utilized     3.745477                      
system.ruby.network.routers21.port_buffers001.avg_buf_msgs     0.004161                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers001.avg_stall_time 13063.614916                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers002.avg_buf_msgs     0.002922                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers002.avg_stall_time  2911.795743                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers003.avg_buf_msgs     0.003536                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers003.avg_stall_time  1526.456385                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers004.avg_buf_msgs     0.016040                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers004.avg_stall_time  1679.190316                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers005.avg_buf_msgs     0.001984                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers005.avg_stall_time   969.320852                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.throttle0.link_utilization     3.843555                      
system.ruby.network.routers21.throttle0.msg_bytes.Request_Control::2       114648                      
system.ruby.network.routers21.throttle0.msg_bytes.Response_Control::1        77688                      
system.ruby.network.routers21.throttle0.msg_bytes.Response_Data::1      2823480                      
system.ruby.network.routers21.throttle0.msg_count.Request_Control::2        14331                      
system.ruby.network.routers21.throttle0.msg_count.Response_Control::1         9711                      
system.ruby.network.routers21.throttle0.msg_count.Response_Data::1        10695                      
system.ruby.network.routers21.throttle1.link_utilization     3.647399                      
system.ruby.network.routers21.throttle1.msg_bytes.Control::0       100840                      
system.ruby.network.routers21.throttle1.msg_bytes.Response_Control::1        64616                      
system.ruby.network.routers21.throttle1.msg_bytes.Response_Control::2        77832                      
system.ruby.network.routers21.throttle1.msg_bytes.Response_Data::1      2618616                      
system.ruby.network.routers21.throttle1.msg_count.Control::0        12605                      
system.ruby.network.routers21.throttle1.msg_count.Response_Control::1         8077                      
system.ruby.network.routers21.throttle1.msg_count.Response_Control::2         9729                      
system.ruby.network.routers21.throttle1.msg_count.Response_Data::1         9919                      
system.ruby.network.routers22.msg_bytes.Control::0       100712                      
system.ruby.network.routers22.msg_bytes.Request_Control::2       114128                      
system.ruby.network.routers22.msg_bytes.Response_Control::1       137008                      
system.ruby.network.routers22.msg_bytes.Response_Control::2        78072                      
system.ruby.network.routers22.msg_bytes.Response_Data::1      5425200                      
system.ruby.network.routers22.msg_count.Control::0        12589                      
system.ruby.network.routers22.msg_count.Request_Control::2        14266                      
system.ruby.network.routers22.msg_count.Response_Control::1        17126                      
system.ruby.network.routers22.msg_count.Response_Control::2         9759                      
system.ruby.network.routers22.msg_count.Response_Data::1        20550                      
system.ruby.network.routers22.percent_links_utilized     3.731075                      
system.ruby.network.routers22.port_buffers001.avg_buf_msgs     0.004029                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers001.avg_stall_time 12663.930416                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers002.avg_buf_msgs     0.002909                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers002.avg_stall_time  2908.865389                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers003.avg_buf_msgs     0.003486                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers003.avg_stall_time  1537.244992                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers004.avg_buf_msgs     0.015983                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers004.avg_stall_time  1678.152187                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers005.avg_buf_msgs     0.001990                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers005.avg_stall_time   969.136514                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.throttle0.link_utilization     3.819656                      
system.ruby.network.routers22.throttle0.msg_bytes.Request_Control::2       114128                      
system.ruby.network.routers22.throttle0.msg_bytes.Response_Control::1        72920                      
system.ruby.network.routers22.throttle0.msg_bytes.Response_Data::1      2810016                      
system.ruby.network.routers22.throttle0.msg_count.Request_Control::2        14266                      
system.ruby.network.routers22.throttle0.msg_count.Response_Control::1         9115                      
system.ruby.network.routers22.throttle0.msg_count.Response_Data::1        10644                      
system.ruby.network.routers22.throttle1.link_utilization     3.642495                      
system.ruby.network.routers22.throttle1.msg_bytes.Control::0       100712                      
system.ruby.network.routers22.throttle1.msg_bytes.Response_Control::1        64088                      
system.ruby.network.routers22.throttle1.msg_bytes.Response_Control::2        78072                      
system.ruby.network.routers22.throttle1.msg_bytes.Response_Data::1      2615184                      
system.ruby.network.routers22.throttle1.msg_count.Control::0        12589                      
system.ruby.network.routers22.throttle1.msg_count.Response_Control::1         8011                      
system.ruby.network.routers22.throttle1.msg_count.Response_Control::2         9759                      
system.ruby.network.routers22.throttle1.msg_count.Response_Data::1         9906                      
system.ruby.network.routers23.msg_bytes.Control::0       100728                      
system.ruby.network.routers23.msg_bytes.Request_Control::2       113800                      
system.ruby.network.routers23.msg_bytes.Response_Control::1       146808                      
system.ruby.network.routers23.msg_bytes.Response_Control::2        79248                      
system.ruby.network.routers23.msg_bytes.Response_Data::1      5414376                      
system.ruby.network.routers23.msg_count.Control::0        12591                      
system.ruby.network.routers23.msg_count.Request_Control::2        14225                      
system.ruby.network.routers23.msg_count.Response_Control::1        18351                      
system.ruby.network.routers23.msg_count.Response_Control::2         9906                      
system.ruby.network.routers23.msg_count.Response_Data::1        20509                      
system.ruby.network.routers23.percent_links_utilized     3.730973                      
system.ruby.network.routers23.port_buffers001.avg_buf_msgs     0.004274                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers001.avg_stall_time 12086.007126                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers002.avg_buf_msgs     0.002901                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers002.avg_stall_time  2908.642918                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers003.avg_buf_msgs     0.003473                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers003.avg_stall_time  1500.594207                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers004.avg_buf_msgs     0.016094                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers004.avg_stall_time  1681.567756                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers005.avg_buf_msgs     0.002020                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers005.avg_stall_time   968.970731                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.throttle0.link_utilization     3.809939                      
system.ruby.network.routers23.throttle0.msg_bytes.Request_Control::2       113800                      
system.ruby.network.routers23.throttle0.msg_bytes.Response_Control::1        83048                      
system.ruby.network.routers23.throttle0.msg_bytes.Response_Data::1      2792592                      
system.ruby.network.routers23.throttle0.msg_count.Request_Control::2        14225                      
system.ruby.network.routers23.throttle0.msg_count.Response_Control::1        10381                      
system.ruby.network.routers23.throttle0.msg_count.Response_Data::1        10578                      
system.ruby.network.routers23.throttle1.link_utilization     3.652008                      
system.ruby.network.routers23.throttle1.msg_bytes.Control::0       100728                      
system.ruby.network.routers23.throttle1.msg_bytes.Response_Control::1        63760                      
system.ruby.network.routers23.throttle1.msg_bytes.Response_Control::2        79248                      
system.ruby.network.routers23.throttle1.msg_bytes.Response_Data::1      2621784                      
system.ruby.network.routers23.throttle1.msg_count.Control::0        12591                      
system.ruby.network.routers23.throttle1.msg_count.Response_Control::1         7970                      
system.ruby.network.routers23.throttle1.msg_count.Response_Control::2         9906                      
system.ruby.network.routers23.throttle1.msg_count.Response_Data::1         9931                      
system.ruby.network.routers24.msg_bytes.Control::0       100600                      
system.ruby.network.routers24.msg_bytes.Request_Control::2       113952                      
system.ruby.network.routers24.msg_bytes.Response_Control::1       145944                      
system.ruby.network.routers24.msg_bytes.Response_Control::2        80968                      
system.ruby.network.routers24.msg_bytes.Response_Data::1      5419656                      
system.ruby.network.routers24.msg_count.Control::0        12575                      
system.ruby.network.routers24.msg_count.Request_Control::2        14244                      
system.ruby.network.routers24.msg_count.Response_Control::1        18243                      
system.ruby.network.routers24.msg_count.Response_Control::2        10121                      
system.ruby.network.routers24.msg_count.Response_Data::1        20529                      
system.ruby.network.routers24.percent_links_utilized     3.734899                      
system.ruby.network.routers24.port_buffers001.avg_buf_msgs     0.004212                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers001.avg_stall_time 12234.376633                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers002.avg_buf_msgs     0.002905                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers002.avg_stall_time  2907.956542                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers003.avg_buf_msgs     0.003546                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers003.avg_stall_time  1496.159881                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers004.avg_buf_msgs     0.016770                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers004.avg_stall_time  1691.865237                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers005.avg_buf_msgs     0.002064                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers005.avg_stall_time   968.801074                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.throttle0.link_utilization     3.750294                      
system.ruby.network.routers24.throttle0.msg_bytes.Request_Control::2       113952                      
system.ruby.network.routers24.throttle0.msg_bytes.Response_Control::1        82032                      
system.ruby.network.routers24.throttle0.msg_bytes.Response_Data::1      2746656                      
system.ruby.network.routers24.throttle0.msg_count.Request_Control::2        14244                      
system.ruby.network.routers24.throttle0.msg_count.Response_Control::1        10254                      
system.ruby.network.routers24.throttle0.msg_count.Response_Data::1        10404                      
system.ruby.network.routers24.throttle1.link_utilization     3.719503                      
system.ruby.network.routers24.throttle1.msg_bytes.Control::0       100600                      
system.ruby.network.routers24.throttle1.msg_bytes.Response_Control::1        63912                      
system.ruby.network.routers24.throttle1.msg_bytes.Response_Control::2        80968                      
system.ruby.network.routers24.throttle1.msg_bytes.Response_Data::1      2673000                      
system.ruby.network.routers24.throttle1.msg_count.Control::0        12575                      
system.ruby.network.routers24.throttle1.msg_count.Response_Control::1         7989                      
system.ruby.network.routers24.throttle1.msg_count.Response_Control::2        10121                      
system.ruby.network.routers24.throttle1.msg_count.Response_Data::1        10125                      
system.ruby.network.routers25.msg_bytes.Control::0       100752                      
system.ruby.network.routers25.msg_bytes.Request_Control::2       114800                      
system.ruby.network.routers25.msg_bytes.Response_Control::1       142064                      
system.ruby.network.routers25.msg_bytes.Response_Control::2        80048                      
system.ruby.network.routers25.msg_bytes.Response_Data::1      5447112                      
system.ruby.network.routers25.msg_count.Control::0        12594                      
system.ruby.network.routers25.msg_count.Request_Control::2        14350                      
system.ruby.network.routers25.msg_count.Response_Control::1        17758                      
system.ruby.network.routers25.msg_count.Response_Control::2        10006                      
system.ruby.network.routers25.msg_count.Response_Data::1        20633                      
system.ruby.network.routers25.percent_links_utilized     3.749973                      
system.ruby.network.routers25.port_buffers001.avg_buf_msgs     0.004111                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers001.avg_stall_time 11664.882908                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers002.avg_buf_msgs     0.002926                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers002.avg_stall_time  2907.501710                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers003.avg_buf_msgs     0.003568                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers003.avg_stall_time  1500.972367                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers004.avg_buf_msgs     0.016832                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers004.avg_stall_time  1691.851880                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers005.avg_buf_msgs     0.002040                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers005.avg_stall_time   968.629174                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.throttle0.link_utilization     3.777313                      
system.ruby.network.routers25.throttle0.msg_bytes.Request_Control::2       114800                      
system.ruby.network.routers25.throttle0.msg_bytes.Response_Control::1        77304                      
system.ruby.network.routers25.throttle0.msg_bytes.Response_Data::1      2771736                      
system.ruby.network.routers25.throttle0.msg_count.Request_Control::2        14350                      
system.ruby.network.routers25.throttle0.msg_count.Response_Control::1         9663                      
system.ruby.network.routers25.throttle0.msg_count.Response_Data::1        10499                      
system.ruby.network.routers25.throttle1.link_utilization     3.722633                      
system.ruby.network.routers25.throttle1.msg_bytes.Control::0       100752                      
system.ruby.network.routers25.throttle1.msg_bytes.Response_Control::1        64760                      
system.ruby.network.routers25.throttle1.msg_bytes.Response_Control::2        80048                      
system.ruby.network.routers25.throttle1.msg_bytes.Response_Data::1      2675376                      
system.ruby.network.routers25.throttle1.msg_count.Control::0        12594                      
system.ruby.network.routers25.throttle1.msg_count.Response_Control::1         8095                      
system.ruby.network.routers25.throttle1.msg_count.Response_Control::2        10006                      
system.ruby.network.routers25.throttle1.msg_count.Response_Data::1        10134                      
system.ruby.network.routers26.msg_bytes.Control::0       100664                      
system.ruby.network.routers26.msg_bytes.Request_Control::2       113368                      
system.ruby.network.routers26.msg_bytes.Response_Control::1       134104                      
system.ruby.network.routers26.msg_bytes.Response_Control::2        78288                      
system.ruby.network.routers26.msg_bytes.Response_Data::1      5400120                      
system.ruby.network.routers26.msg_count.Control::0        12583                      
system.ruby.network.routers26.msg_count.Request_Control::2        14171                      
system.ruby.network.routers26.msg_count.Response_Control::1        16763                      
system.ruby.network.routers26.msg_count.Response_Control::2         9786                      
system.ruby.network.routers26.msg_count.Response_Data::1        20455                      
system.ruby.network.routers26.percent_links_utilized     3.712866                      
system.ruby.network.routers26.port_buffers001.avg_buf_msgs     0.003971                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers001.avg_stall_time 12463.657894                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers002.avg_buf_msgs     0.002890                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers002.avg_stall_time  2906.822573                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers003.avg_buf_msgs     0.003509                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers003.avg_stall_time  1542.994159                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers004.avg_buf_msgs     0.015708                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers004.avg_stall_time  1670.014977                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers005.avg_buf_msgs     0.001996                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers005.avg_stall_time   968.471344                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.throttle0.link_utilization     3.809899                      
system.ruby.network.routers26.throttle0.msg_bytes.Request_Control::2       113368                      
system.ruby.network.routers26.throttle0.msg_bytes.Response_Control::1        70776                      
system.ruby.network.routers26.throttle0.msg_bytes.Response_Data::1      2805264                      
system.ruby.network.routers26.throttle0.msg_count.Request_Control::2        14171                      
system.ruby.network.routers26.throttle0.msg_count.Response_Control::1         8847                      
system.ruby.network.routers26.throttle0.msg_count.Response_Data::1        10626                      
system.ruby.network.routers26.throttle1.link_utilization     3.615833                      
system.ruby.network.routers26.throttle1.msg_bytes.Control::0       100664                      
system.ruby.network.routers26.throttle1.msg_bytes.Response_Control::1        63328                      
system.ruby.network.routers26.throttle1.msg_bytes.Response_Control::2        78288                      
system.ruby.network.routers26.throttle1.msg_bytes.Response_Data::1      2594856                      
system.ruby.network.routers26.throttle1.msg_count.Control::0        12583                      
system.ruby.network.routers26.throttle1.msg_count.Response_Control::1         7916                      
system.ruby.network.routers26.throttle1.msg_count.Response_Control::2         9786                      
system.ruby.network.routers26.throttle1.msg_count.Response_Data::1         9829                      
system.ruby.network.routers27.msg_bytes.Control::0       100760                      
system.ruby.network.routers27.msg_bytes.Request_Control::2       115312                      
system.ruby.network.routers27.msg_bytes.Response_Control::1       136008                      
system.ruby.network.routers27.msg_bytes.Response_Control::2        78048                      
system.ruby.network.routers27.msg_bytes.Response_Data::1      5464536                      
system.ruby.network.routers27.msg_count.Control::0        12595                      
system.ruby.network.routers27.msg_count.Request_Control::2        14414                      
system.ruby.network.routers27.msg_count.Response_Control::1        17001                      
system.ruby.network.routers27.msg_count.Response_Control::2         9756                      
system.ruby.network.routers27.msg_count.Response_Data::1        20699                      
system.ruby.network.routers27.percent_links_utilized     3.756274                      
system.ruby.network.routers27.port_buffers001.avg_buf_msgs     0.004004                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers001.avg_stall_time 13349.061032                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers002.avg_buf_msgs     0.002939                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers002.avg_stall_time  2906.228162                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers003.avg_buf_msgs     0.003533                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers003.avg_stall_time  1532.483689                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers004.avg_buf_msgs     0.016033                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers004.avg_stall_time  1673.424938                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers005.avg_buf_msgs     0.001989                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers005.avg_stall_time   968.302299                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.throttle0.link_utilization     3.868514                      
system.ruby.network.routers27.throttle0.msg_bytes.Request_Control::2       115312                      
system.ruby.network.routers27.throttle0.msg_bytes.Response_Control::1        70736                      
system.ruby.network.routers27.throttle0.msg_bytes.Response_Data::1      2849352                      
system.ruby.network.routers27.throttle0.msg_count.Request_Control::2        14414                      
system.ruby.network.routers27.throttle0.msg_count.Response_Control::1         8842                      
system.ruby.network.routers27.throttle0.msg_count.Response_Data::1        10793                      
system.ruby.network.routers27.throttle1.link_utilization     3.644035                      
system.ruby.network.routers27.throttle1.msg_bytes.Control::0       100760                      
system.ruby.network.routers27.throttle1.msg_bytes.Response_Control::1        65272                      
system.ruby.network.routers27.throttle1.msg_bytes.Response_Control::2        78048                      
system.ruby.network.routers27.throttle1.msg_bytes.Response_Data::1      2615184                      
system.ruby.network.routers27.throttle1.msg_count.Control::0        12595                      
system.ruby.network.routers27.throttle1.msg_count.Response_Control::1         8159                      
system.ruby.network.routers27.throttle1.msg_count.Response_Control::2         9756                      
system.ruby.network.routers27.throttle1.msg_count.Response_Data::1         9906                      
system.ruby.network.routers28.msg_bytes.Control::0       100792                      
system.ruby.network.routers28.msg_bytes.Request_Control::2       110536                      
system.ruby.network.routers28.msg_bytes.Response_Control::1       135456                      
system.ruby.network.routers28.msg_bytes.Response_Control::2        78944                      
system.ruby.network.routers28.msg_bytes.Response_Data::1      5306664                      
system.ruby.network.routers28.msg_count.Control::0        12599                      
system.ruby.network.routers28.msg_count.Request_Control::2        13817                      
system.ruby.network.routers28.msg_count.Response_Control::1        16932                      
system.ruby.network.routers28.msg_count.Response_Control::2         9868                      
system.ruby.network.routers28.msg_count.Response_Data::1        20101                      
system.ruby.network.routers28.percent_links_utilized     3.652869                      
system.ruby.network.routers28.port_buffers001.avg_buf_msgs     0.004034                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers001.avg_stall_time 12552.414049                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers002.avg_buf_msgs     0.002817                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers002.avg_stall_time  2905.800859                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers003.avg_buf_msgs     0.003466                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers003.avg_stall_time  1507.071247                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers004.avg_buf_msgs     0.015125                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers004.avg_stall_time  1661.524282                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers005.avg_buf_msgs     0.002012                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers005.avg_stall_time   968.033948                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.throttle0.link_utilization     3.740292                      
system.ruby.network.routers28.throttle0.msg_bytes.Request_Control::2       110536                      
system.ruby.network.routers28.throttle0.msg_bytes.Response_Control::1        74960                      
system.ruby.network.routers28.throttle0.msg_bytes.Response_Data::1      2749296                      
system.ruby.network.routers28.throttle0.msg_count.Request_Control::2        13817                      
system.ruby.network.routers28.throttle0.msg_count.Response_Control::1         9370                      
system.ruby.network.routers28.throttle0.msg_count.Response_Data::1        10414                      
system.ruby.network.routers28.throttle1.link_utilization     3.565446                      
system.ruby.network.routers28.throttle1.msg_bytes.Control::0       100792                      
system.ruby.network.routers28.throttle1.msg_bytes.Response_Control::1        60496                      
system.ruby.network.routers28.throttle1.msg_bytes.Response_Control::2        78944                      
system.ruby.network.routers28.throttle1.msg_bytes.Response_Data::1      2557368                      
system.ruby.network.routers28.throttle1.msg_count.Control::0        12599                      
system.ruby.network.routers28.throttle1.msg_count.Response_Control::1         7562                      
system.ruby.network.routers28.throttle1.msg_count.Response_Control::2         9868                      
system.ruby.network.routers28.throttle1.msg_count.Response_Data::1         9687                      
system.ruby.network.routers29.msg_bytes.Control::0       100576                      
system.ruby.network.routers29.msg_bytes.Request_Control::2       114216                      
system.ruby.network.routers29.msg_bytes.Response_Control::1       141472                      
system.ruby.network.routers29.msg_bytes.Response_Control::2        80400                      
system.ruby.network.routers29.msg_bytes.Response_Data::1      5428104                      
system.ruby.network.routers29.msg_count.Control::0        12572                      
system.ruby.network.routers29.msg_count.Request_Control::2        14277                      
system.ruby.network.routers29.msg_count.Response_Control::1        17684                      
system.ruby.network.routers29.msg_count.Response_Control::2        10050                      
system.ruby.network.routers29.msg_count.Response_Data::1        20561                      
system.ruby.network.routers29.percent_links_utilized     3.737223                      
system.ruby.network.routers29.port_buffers001.avg_buf_msgs     0.004103                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers001.avg_stall_time 12321.341044                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers002.avg_buf_msgs     0.002911                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers002.avg_stall_time  2905.223781                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers003.avg_buf_msgs     0.003583                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers003.avg_stall_time  1497.272337                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers004.avg_buf_msgs     0.016741                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers004.avg_stall_time  1686.995044                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers005.avg_buf_msgs     0.002049                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers005.avg_stall_time   967.910783                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.throttle0.link_utilization     3.762764                      
system.ruby.network.routers29.throttle0.msg_bytes.Request_Control::2       114216                      
system.ruby.network.routers29.throttle0.msg_bytes.Response_Control::1        77296                      
system.ruby.network.routers29.throttle0.msg_bytes.Response_Data::1      2760912                      
system.ruby.network.routers29.throttle0.msg_count.Request_Control::2        14277                      
system.ruby.network.routers29.throttle0.msg_count.Response_Control::1         9662                      
system.ruby.network.routers29.throttle0.msg_count.Response_Data::1        10458                      
system.ruby.network.routers29.throttle1.link_utilization     3.711683                      
system.ruby.network.routers29.throttle1.msg_bytes.Control::0       100576                      
system.ruby.network.routers29.throttle1.msg_bytes.Response_Control::1        64176                      
system.ruby.network.routers29.throttle1.msg_bytes.Response_Control::2        80400                      
system.ruby.network.routers29.throttle1.msg_bytes.Response_Data::1      2667192                      
system.ruby.network.routers29.throttle1.msg_count.Control::0        12572                      
system.ruby.network.routers29.throttle1.msg_count.Response_Control::1         8022                      
system.ruby.network.routers29.throttle1.msg_count.Response_Control::2        10050                      
system.ruby.network.routers29.throttle1.msg_count.Response_Data::1        10103                      
system.ruby.network.routers30.msg_bytes.Control::0       100648                      
system.ruby.network.routers30.msg_bytes.Request_Control::2       114656                      
system.ruby.network.routers30.msg_bytes.Response_Control::1       141792                      
system.ruby.network.routers30.msg_bytes.Response_Control::2        79248                      
system.ruby.network.routers30.msg_bytes.Response_Data::1      5442624                      
system.ruby.network.routers30.msg_count.Control::0        12581                      
system.ruby.network.routers30.msg_count.Request_Control::2        14332                      
system.ruby.network.routers30.msg_count.Response_Control::1        17724                      
system.ruby.network.routers30.msg_count.Response_Control::2         9906                      
system.ruby.network.routers30.msg_count.Response_Data::1        20616                      
system.ruby.network.routers30.percent_links_utilized     3.746272                      
system.ruby.network.routers30.port_buffers001.avg_buf_msgs     0.004127                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers001.avg_stall_time 12578.369727                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers002.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers002.avg_stall_time  2905.566561                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers003.avg_buf_msgs     0.003493                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers003.avg_stall_time  1493.156220                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers004.avg_buf_msgs     0.016427                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers004.avg_stall_time  1681.892388                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers005.avg_buf_msgs     0.002020                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers005.avg_stall_time   967.769063                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.throttle0.link_utilization     3.807584                      
system.ruby.network.routers30.throttle0.msg_bytes.Request_Control::2       114656                      
system.ruby.network.routers30.throttle0.msg_bytes.Response_Control::1        77176                      
system.ruby.network.routers30.throttle0.msg_bytes.Response_Data::1      2795760                      
system.ruby.network.routers30.throttle0.msg_count.Request_Control::2        14332                      
system.ruby.network.routers30.throttle0.msg_count.Response_Control::1         9647                      
system.ruby.network.routers30.throttle0.msg_count.Response_Data::1        10590                      
system.ruby.network.routers30.throttle1.link_utilization     3.684960                      
system.ruby.network.routers30.throttle1.msg_bytes.Control::0       100648                      
system.ruby.network.routers30.throttle1.msg_bytes.Response_Control::1        64616                      
system.ruby.network.routers30.throttle1.msg_bytes.Response_Control::2        79248                      
system.ruby.network.routers30.throttle1.msg_bytes.Response_Data::1      2646864                      
system.ruby.network.routers30.throttle1.msg_count.Control::0        12581                      
system.ruby.network.routers30.throttle1.msg_count.Response_Control::1         8077                      
system.ruby.network.routers30.throttle1.msg_count.Response_Control::2         9906                      
system.ruby.network.routers30.throttle1.msg_count.Response_Data::1        10026                      
system.ruby.network.routers31.msg_bytes.Control::0       100680                      
system.ruby.network.routers31.msg_bytes.Request_Control::2       111320                      
system.ruby.network.routers31.msg_bytes.Response_Control::1       145752                      
system.ruby.network.routers31.msg_bytes.Response_Control::2        79776                      
system.ruby.network.routers31.msg_bytes.Response_Data::1      5333064                      
system.ruby.network.routers31.msg_count.Control::0        12585                      
system.ruby.network.routers31.msg_count.Request_Control::2        13915                      
system.ruby.network.routers31.msg_count.Response_Control::1        18219                      
system.ruby.network.routers31.msg_count.Response_Control::2         9972                      
system.ruby.network.routers31.msg_count.Response_Data::1        20201                      
system.ruby.network.routers31.percent_links_utilized     3.677211                      
system.ruby.network.routers31.port_buffers001.avg_buf_msgs     0.004272                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers001.avg_stall_time 12847.481091                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers002.avg_buf_msgs     0.002837                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers002.avg_stall_time  2904.570541                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers003.avg_buf_msgs     0.003424                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers003.avg_stall_time  1494.098611                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers004.avg_buf_msgs     0.015576                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers004.avg_stall_time  1668.272528                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers005.avg_buf_msgs     0.002033                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers005.avg_stall_time   967.632848                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.throttle0.link_utilization     3.746675                      
system.ruby.network.routers31.throttle0.msg_bytes.Request_Control::2       111320                      
system.ruby.network.routers31.throttle0.msg_bytes.Response_Control::1        84464                      
system.ruby.network.routers31.throttle0.msg_bytes.Response_Data::1      2744016                      
system.ruby.network.routers31.throttle0.msg_count.Request_Control::2        13915                      
system.ruby.network.routers31.throttle0.msg_count.Response_Control::1        10558                      
system.ruby.network.routers31.throttle0.msg_count.Response_Data::1        10394                      
system.ruby.network.routers31.throttle1.link_utilization     3.607748                      
system.ruby.network.routers31.throttle1.msg_bytes.Control::0       100680                      
system.ruby.network.routers31.throttle1.msg_bytes.Response_Control::1        61288                      
system.ruby.network.routers31.throttle1.msg_bytes.Response_Control::2        79776                      
system.ruby.network.routers31.throttle1.msg_bytes.Response_Data::1      2589048                      
system.ruby.network.routers31.throttle1.msg_count.Control::0        12585                      
system.ruby.network.routers31.throttle1.msg_count.Response_Control::1         7661                      
system.ruby.network.routers31.throttle1.msg_count.Response_Control::2         9972                      
system.ruby.network.routers31.throttle1.msg_count.Response_Data::1         9807                      
system.ruby.network.routers32.msg_bytes.Control::0      3221152                      
system.ruby.network.routers32.msg_bytes.Request_Control::2      2512528                      
system.ruby.network.routers32.msg_bytes.Response_Control::1       460656                      
system.ruby.network.routers32.msg_bytes.Response_Control::2      2515344                      
system.ruby.network.routers32.msg_bytes.Response_Data::1     69456288                      
system.ruby.network.routers32.msg_bytes.Writeback_Control::0          216                      
system.ruby.network.routers32.msg_bytes.Writeback_Data::0         7920                      
system.ruby.network.routers32.msg_count.Control::0       402644                      
system.ruby.network.routers32.msg_count.Request_Control::2       314066                      
system.ruby.network.routers32.msg_count.Response_Control::1        57582                      
system.ruby.network.routers32.msg_count.Response_Control::2       314418                      
system.ruby.network.routers32.msg_count.Response_Data::1       263092                      
system.ruby.network.routers32.msg_count.Writeback_Control::0           27                      
system.ruby.network.routers32.msg_count.Writeback_Data::0           30                      
system.ruby.network.routers32.percent_links_utilized    49.815039                      
system.ruby.network.routers32.port_buffers000.avg_buf_msgs     0.081947                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers000.avg_stall_time  5371.949820                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers001.avg_buf_msgs     0.023833                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers001.avg_stall_time 12535.223991                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers002.avg_buf_msgs     0.064114                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers002.avg_stall_time  3001.399364                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers003.avg_buf_msgs     0.000394                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers003.avg_stall_time 41497.546688                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers004.avg_buf_msgs     1.135387                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers004.avg_stall_time 10912.105995                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers005.avg_buf_msgs     0.064252                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers005.avg_stall_time   974.465922                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.throttle0.link_utilization    46.636450                      
system.ruby.network.routers32.throttle0.msg_bytes.Control::0      3214480                      
system.ruby.network.routers32.throttle0.msg_bytes.Response_Control::2      2515344                      
system.ruby.network.routers32.throttle0.msg_bytes.Response_Data::1     30855000                      
system.ruby.network.routers32.throttle0.msg_bytes.Writeback_Control::0          216                      
system.ruby.network.routers32.throttle0.msg_bytes.Writeback_Data::0         7920                      
system.ruby.network.routers32.throttle0.msg_count.Control::0       401810                      
system.ruby.network.routers32.throttle0.msg_count.Response_Control::2       314418                      
system.ruby.network.routers32.throttle0.msg_count.Response_Data::1       116875                      
system.ruby.network.routers32.throttle0.msg_count.Writeback_Control::0           27                      
system.ruby.network.routers32.throttle0.msg_count.Writeback_Data::0           30                      
system.ruby.network.routers32.throttle1.link_utilization    52.993629                      
system.ruby.network.routers32.throttle1.msg_bytes.Control::0         6672                      
system.ruby.network.routers32.throttle1.msg_bytes.Request_Control::2      2512528                      
system.ruby.network.routers32.throttle1.msg_bytes.Response_Control::1       460656                      
system.ruby.network.routers32.throttle1.msg_bytes.Response_Data::1     38601288                      
system.ruby.network.routers32.throttle1.msg_count.Control::0          834                      
system.ruby.network.routers32.throttle1.msg_count.Request_Control::2       314066                      
system.ruby.network.routers32.throttle1.msg_count.Response_Control::1        57582                      
system.ruby.network.routers32.throttle1.msg_count.Response_Data::1       146217                      
system.ruby.network.routers33.msg_bytes.Control::0         6672                      
system.ruby.network.routers33.msg_bytes.Response_Data::1       219648                      
system.ruby.network.routers33.msg_count.Control::0          834                      
system.ruby.network.routers33.msg_count.Response_Data::1          832                      
system.ruby.network.routers33.percent_links_utilized     0.144219                      
system.ruby.network.routers33.port_buffers000.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.network.routers33.port_buffers000.avg_stall_time 43497.538939                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers33.port_buffers003.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.network.routers33.port_buffers003.avg_stall_time   999.966150                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers33.throttle0.link_utilization     0.008503                      
system.ruby.network.routers33.throttle0.msg_bytes.Control::0         6672                      
system.ruby.network.routers33.throttle0.msg_count.Control::0          834                      
system.ruby.network.routers33.throttle1.link_utilization     0.279934                      
system.ruby.network.routers33.throttle1.msg_bytes.Response_Data::1       219648                      
system.ruby.network.routers33.throttle1.msg_count.Response_Data::1          832                      
system.ruby.network.routers34.msg_bytes.Control::0      3221152                      
system.ruby.network.routers34.msg_bytes.Request_Control::2      3669192                      
system.ruby.network.routers34.msg_bytes.Response_Control::1      2545328                      
system.ruby.network.routers34.msg_bytes.Response_Control::2      2515344                      
system.ruby.network.routers34.msg_bytes.Response_Data::1    121745712                      
system.ruby.network.routers34.msg_bytes.Writeback_Control::0          216                      
system.ruby.network.routers34.msg_bytes.Writeback_Data::0         7920                      
system.ruby.network.routers34.msg_count.Control::0       402644                      
system.ruby.network.routers34.msg_count.Request_Control::2       458649                      
system.ruby.network.routers34.msg_count.Response_Control::1       318166                      
system.ruby.network.routers34.msg_count.Response_Control::2       314418                      
system.ruby.network.routers34.msg_count.Response_Data::1       461158                      
system.ruby.network.routers34.msg_count.Writeback_Control::0           27                      
system.ruby.network.routers34.msg_count.Writeback_Data::0           30                      
system.ruby.network.routers34.percent_links_utilized     5.011827                      
system.ruby.network.routers34.port_buffers001.avg_buf_msgs     0.007781                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers001.avg_stall_time  6316.985876                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers002.avg_buf_msgs     0.002727                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers002.avg_stall_time  1947.504953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers004.avg_buf_msgs     0.009040                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers004.avg_stall_time 10624.439940                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers005.avg_buf_msgs     0.002989                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers005.avg_stall_time  1947.619247                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers007.avg_buf_msgs     0.009925                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers007.avg_stall_time  9719.941023                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers008.avg_buf_msgs     0.002975                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers008.avg_stall_time  1947.700405                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers010.avg_buf_msgs     0.009017                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers010.avg_stall_time 10240.029661                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers011.avg_buf_msgs     0.002970                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers011.avg_stall_time  1946.273819                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers013.avg_buf_msgs     0.008902                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers013.avg_stall_time 11876.386560                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers014.avg_buf_msgs     0.002968                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers014.avg_stall_time  1946.203468                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers016.avg_buf_msgs     0.008836                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers016.avg_stall_time 12128.284189                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers017.avg_buf_msgs     0.002883                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers017.avg_stall_time  1945.454184                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers019.avg_buf_msgs     0.008408                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers019.avg_stall_time 11841.748670                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers020.avg_buf_msgs     0.002957                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers020.avg_stall_time  1945.864562                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers022.avg_buf_msgs     0.009949                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers022.avg_stall_time 12462.775774                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers023.avg_buf_msgs     0.002928                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers023.avg_stall_time  1945.256795                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers025.avg_buf_msgs     0.009046                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers025.avg_stall_time 11211.987491                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers026.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers026.avg_stall_time  1944.471928                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers028.avg_buf_msgs     0.008519                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers028.avg_stall_time 11520.799657                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers029.avg_buf_msgs     0.002955                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers029.avg_stall_time  1944.210305                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers031.avg_buf_msgs     0.010144                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers031.avg_stall_time 10943.531234                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers032.avg_buf_msgs     0.002964                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers032.avg_stall_time  1943.926354                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers034.avg_buf_msgs     0.009102                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers034.avg_stall_time 11217.590305                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers035.avg_buf_msgs     0.002963                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers035.avg_stall_time  1943.403823                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers037.avg_buf_msgs     0.009477                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers037.avg_stall_time 11126.952739                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers038.avg_buf_msgs     0.002976                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers038.avg_stall_time  1943.593770                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers040.avg_buf_msgs     0.009069                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers040.avg_stall_time 11665.949361                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers041.avg_buf_msgs     0.002890                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers041.avg_stall_time  1942.547586                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers043.avg_buf_msgs     0.009621                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers043.avg_stall_time 10953.274749                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers044.avg_buf_msgs     0.003003                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers044.avg_stall_time  1942.950215                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers046.avg_buf_msgs     0.010128                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers046.avg_stall_time 11030.754457                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers047.avg_buf_msgs     0.002943                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers047.avg_stall_time  1942.664225                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers049.avg_buf_msgs     0.009059                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers049.avg_stall_time 11393.107854                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers050.avg_buf_msgs     0.002995                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers050.avg_stall_time  1941.589392                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers052.avg_buf_msgs     0.009930                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers052.avg_stall_time  9562.608290                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers053.avg_buf_msgs     0.003024                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers053.avg_stall_time  1941.423711                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers055.avg_buf_msgs     0.009252                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers055.avg_stall_time 11473.015337                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers056.avg_buf_msgs     0.002898                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers056.avg_stall_time  1941.233459                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers058.avg_buf_msgs     0.008684                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers058.avg_stall_time 12083.995295                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers059.avg_buf_msgs     0.002926                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers059.avg_stall_time  1941.095918                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers061.avg_buf_msgs     0.008479                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers061.avg_stall_time 11575.837697                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers062.avg_buf_msgs     0.002904                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers062.avg_stall_time  1941.704909                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers064.avg_buf_msgs     0.008357                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers064.avg_stall_time 12094.292637                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers065.avg_buf_msgs     0.002928                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers065.avg_stall_time  1942.784025                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers067.avg_buf_msgs     0.008037                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers067.avg_stall_time 11694.836113                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers068.avg_buf_msgs     0.002913                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers068.avg_stall_time  1939.931770                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers070.avg_buf_msgs     0.009180                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers070.avg_stall_time 11117.081664                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers071.avg_buf_msgs     0.002904                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers071.avg_stall_time  1939.956852                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers073.avg_buf_msgs     0.008529                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers073.avg_stall_time 11265.577394                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers074.avg_buf_msgs     0.002910                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers074.avg_stall_time  1939.325736                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers076.avg_buf_msgs     0.008406                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers076.avg_stall_time 10696.302469                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers077.avg_buf_msgs     0.002932                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers077.avg_stall_time  1939.030774                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers079.avg_buf_msgs     0.007767                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers079.avg_stall_time 11495.238548                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers080.avg_buf_msgs     0.002895                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers080.avg_stall_time  1938.623862                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers082.avg_buf_msgs     0.007943                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers082.avg_stall_time 12380.763830                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers083.avg_buf_msgs     0.002947                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers083.avg_stall_time  1938.192991                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers085.avg_buf_msgs     0.007734                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers085.avg_stall_time 11584.435566                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers086.avg_buf_msgs     0.002822                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers086.avg_stall_time  1938.013852                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers088.avg_buf_msgs     0.008019                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers088.avg_stall_time 11353.488784                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers089.avg_buf_msgs     0.002917                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers089.avg_stall_time  1937.453087                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers091.avg_buf_msgs     0.008554                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers091.avg_stall_time 11610.662654                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers092.avg_buf_msgs     0.002929                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers092.avg_stall_time  1937.986935                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers094.avg_buf_msgs     0.008753                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers094.avg_stall_time 11879.842126                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers095.avg_buf_msgs     0.002842                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers095.avg_stall_time  1937.087366                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers096.avg_buf_msgs     0.944822                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers096.avg_stall_time  4371.952471                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers097.avg_buf_msgs     0.076200                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers097.avg_stall_time 11535.259472                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers098.avg_buf_msgs     0.064290                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers098.avg_stall_time  2001.473181                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers099.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers099.avg_stall_time 42497.543221                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.throttle0.link_utilization     3.952965                      
system.ruby.network.routers34.throttle0.msg_bytes.Request_Control::2       106824                      
system.ruby.network.routers34.throttle0.msg_bytes.Response_Control::1        42392                      
system.ruby.network.routers34.throttle0.msg_bytes.Response_Data::1      2952576                      
system.ruby.network.routers34.throttle0.msg_count.Request_Control::2        13353                      
system.ruby.network.routers34.throttle0.msg_count.Response_Control::1         5299                      
system.ruby.network.routers34.throttle0.msg_count.Response_Data::1        11184                      
system.ruby.network.routers34.throttle1.link_utilization     3.944656                      
system.ruby.network.routers34.throttle1.msg_bytes.Request_Control::2       117064                      
system.ruby.network.routers34.throttle1.msg_bytes.Response_Control::1        87544                      
system.ruby.network.routers34.throttle1.msg_bytes.Response_Data::1      2890536                      
system.ruby.network.routers34.throttle1.msg_count.Request_Control::2        14633                      
system.ruby.network.routers34.throttle1.msg_count.Response_Control::1        10943                      
system.ruby.network.routers34.throttle1.msg_count.Response_Data::1        10949                      
system.ruby.network.routers34.throttle10.link_utilization     3.932431                      
system.ruby.network.routers34.throttle10.msg_bytes.Request_Control::2       116032                      
system.ruby.network.routers34.throttle10.msg_bytes.Response_Control::1        98256                      
system.ruby.network.routers34.throttle10.msg_bytes.Response_Data::1      2871264                      
system.ruby.network.routers34.throttle10.msg_count.Request_Control::2        14504                      
system.ruby.network.routers34.throttle10.msg_count.Response_Control::1        12282                      
system.ruby.network.routers34.throttle10.msg_count.Response_Data::1        10876                      
system.ruby.network.routers34.throttle11.link_utilization     3.907900                      
system.ruby.network.routers34.throttle11.msg_bytes.Request_Control::2       115984                      
system.ruby.network.routers34.throttle11.msg_bytes.Response_Control::1        85128                      
system.ruby.network.routers34.throttle11.msg_bytes.Response_Data::1      2865192                      
system.ruby.network.routers34.throttle11.msg_count.Request_Control::2        14498                      
system.ruby.network.routers34.throttle11.msg_count.Response_Control::1        10641                      
system.ruby.network.routers34.throttle11.msg_count.Response_Data::1        10853                      
system.ruby.network.routers34.throttle12.link_utilization     3.959796                      
system.ruby.network.routers34.throttle12.msg_bytes.Request_Control::2       116584                      
system.ruby.network.routers34.throttle12.msg_bytes.Response_Control::1        80104                      
system.ruby.network.routers34.throttle12.msg_bytes.Response_Data::1      2910336                      
system.ruby.network.routers34.throttle12.msg_count.Request_Control::2        14573                      
system.ruby.network.routers34.throttle12.msg_count.Response_Control::1        10013                      
system.ruby.network.routers34.throttle12.msg_count.Response_Data::1        11024                      
system.ruby.network.routers34.throttle13.link_utilization     3.893871                      
system.ruby.network.routers34.throttle13.msg_bytes.Request_Control::2       113160                      
system.ruby.network.routers34.throttle13.msg_bytes.Response_Control::1        81168                      
system.ruby.network.routers34.throttle13.msg_bytes.Response_Data::1      2860968                      
system.ruby.network.routers34.throttle13.msg_count.Request_Control::2        14145                      
system.ruby.network.routers34.throttle13.msg_count.Response_Control::1        10146                      
system.ruby.network.routers34.throttle13.msg_count.Response_Data::1        10837                      
system.ruby.network.routers34.throttle14.link_utilization     3.948112                      
system.ruby.network.routers34.throttle14.msg_bytes.Request_Control::2       117568                      
system.ruby.network.routers34.throttle14.msg_bytes.Response_Control::1        84736                      
system.ruby.network.routers34.throttle14.msg_bytes.Response_Data::1      2895552                      
system.ruby.network.routers34.throttle14.msg_count.Request_Control::2        14696                      
system.ruby.network.routers34.throttle14.msg_count.Response_Control::1        10592                      
system.ruby.network.routers34.throttle14.msg_count.Response_Data::1        10968                      
system.ruby.network.routers34.throttle15.link_utilization     3.924152                      
system.ruby.network.routers34.throttle15.msg_bytes.Request_Control::2       115240                      
system.ruby.network.routers34.throttle15.msg_bytes.Response_Control::1        92552                      
system.ruby.network.routers34.throttle15.msg_bytes.Response_Data::1      2871264                      
system.ruby.network.routers34.throttle15.msg_count.Request_Control::2        14405                      
system.ruby.network.routers34.throttle15.msg_count.Response_Control::1        11569                      
system.ruby.network.routers34.throttle15.msg_count.Response_Data::1        10876                      
system.ruby.network.routers34.throttle16.link_utilization     3.948999                      
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2       117312                      
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1        77504                      
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1      2903736                      
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2        14664                      
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1         9688                      
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1        10999                      
system.ruby.network.routers34.throttle17.link_utilization     3.913059                      
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2       118440                      
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1        94376                      
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1      2857536                      
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2        14805                      
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1        11797                      
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1        10824                      
system.ruby.network.routers34.throttle18.link_utilization     3.824295                      
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2       113512                      
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1        83776                      
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1      2803416                      
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2        14189                      
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1        10472                      
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1        10619                      
system.ruby.network.routers34.throttle19.link_utilization     3.803017                      
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2       114536                      
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1        81896                      
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1      2787576                      
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2        14317                      
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1        10237                      
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1        10559                      
system.ruby.network.routers34.throttle2.link_utilization     3.900814                      
system.ruby.network.routers34.throttle2.msg_bytes.Request_Control::2       116480                      
system.ruby.network.routers34.throttle2.msg_bytes.Response_Control::1        88840                      
system.ruby.network.routers34.throttle2.msg_bytes.Response_Data::1      2855424                      
system.ruby.network.routers34.throttle2.msg_count.Request_Control::2        14560                      
system.ruby.network.routers34.throttle2.msg_count.Response_Control::1        11105                      
system.ruby.network.routers34.throttle2.msg_count.Response_Data::1        10816                      
system.ruby.network.routers34.throttle20.link_utilization     3.815384                      
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2       113720                      
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1        73408                      
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1      2806584                      
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2        14215                      
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1         9176                      
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1        10631                      
system.ruby.network.routers34.throttle21.link_utilization     3.843555                      
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2       114648                      
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1        77688                      
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1      2823480                      
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2        14331                      
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1         9711                      
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1        10695                      
system.ruby.network.routers34.throttle22.link_utilization     3.819656                      
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2       114128                      
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1        72920                      
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1      2810016                      
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2        14266                      
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1         9115                      
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1        10644                      
system.ruby.network.routers34.throttle23.link_utilization     3.809939                      
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2       113800                      
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1        83048                      
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1      2792592                      
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2        14225                      
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1        10381                      
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1        10578                      
system.ruby.network.routers34.throttle24.link_utilization     3.750294                      
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2       113952                      
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1        82032                      
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1      2746656                      
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2        14244                      
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1        10254                      
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1        10404                      
system.ruby.network.routers34.throttle25.link_utilization     3.777313                      
system.ruby.network.routers34.throttle25.msg_bytes.Request_Control::2       114800                      
system.ruby.network.routers34.throttle25.msg_bytes.Response_Control::1        77304                      
system.ruby.network.routers34.throttle25.msg_bytes.Response_Data::1      2771736                      
system.ruby.network.routers34.throttle25.msg_count.Request_Control::2        14350                      
system.ruby.network.routers34.throttle25.msg_count.Response_Control::1         9663                      
system.ruby.network.routers34.throttle25.msg_count.Response_Data::1        10499                      
system.ruby.network.routers34.throttle26.link_utilization     3.809899                      
system.ruby.network.routers34.throttle26.msg_bytes.Request_Control::2       113368                      
system.ruby.network.routers34.throttle26.msg_bytes.Response_Control::1        70776                      
system.ruby.network.routers34.throttle26.msg_bytes.Response_Data::1      2805264                      
system.ruby.network.routers34.throttle26.msg_count.Request_Control::2        14171                      
system.ruby.network.routers34.throttle26.msg_count.Response_Control::1         8847                      
system.ruby.network.routers34.throttle26.msg_count.Response_Data::1        10626                      
system.ruby.network.routers34.throttle27.link_utilization     3.868514                      
system.ruby.network.routers34.throttle27.msg_bytes.Request_Control::2       115312                      
system.ruby.network.routers34.throttle27.msg_bytes.Response_Control::1        70736                      
system.ruby.network.routers34.throttle27.msg_bytes.Response_Data::1      2849352                      
system.ruby.network.routers34.throttle27.msg_count.Request_Control::2        14414                      
system.ruby.network.routers34.throttle27.msg_count.Response_Control::1         8842                      
system.ruby.network.routers34.throttle27.msg_count.Response_Data::1        10793                      
system.ruby.network.routers34.throttle28.link_utilization     3.740292                      
system.ruby.network.routers34.throttle28.msg_bytes.Request_Control::2       110536                      
system.ruby.network.routers34.throttle28.msg_bytes.Response_Control::1        74960                      
system.ruby.network.routers34.throttle28.msg_bytes.Response_Data::1      2749296                      
system.ruby.network.routers34.throttle28.msg_count.Request_Control::2        13817                      
system.ruby.network.routers34.throttle28.msg_count.Response_Control::1         9370                      
system.ruby.network.routers34.throttle28.msg_count.Response_Data::1        10414                      
system.ruby.network.routers34.throttle29.link_utilization     3.762764                      
system.ruby.network.routers34.throttle29.msg_bytes.Request_Control::2       114216                      
system.ruby.network.routers34.throttle29.msg_bytes.Response_Control::1        77296                      
system.ruby.network.routers34.throttle29.msg_bytes.Response_Data::1      2760912                      
system.ruby.network.routers34.throttle29.msg_count.Request_Control::2        14277                      
system.ruby.network.routers34.throttle29.msg_count.Response_Control::1         9662                      
system.ruby.network.routers34.throttle29.msg_count.Response_Data::1        10458                      
system.ruby.network.routers34.throttle3.link_utilization     3.888589                      
system.ruby.network.routers34.throttle3.msg_bytes.Request_Control::2       116312                      
system.ruby.network.routers34.throttle3.msg_bytes.Response_Control::1        83112                      
system.ruby.network.routers34.throttle3.msg_bytes.Response_Data::1      2851728                      
system.ruby.network.routers34.throttle3.msg_count.Request_Control::2        14539                      
system.ruby.network.routers34.throttle3.msg_count.Response_Control::1        10389                      
system.ruby.network.routers34.throttle3.msg_count.Response_Data::1        10802                      
system.ruby.network.routers34.throttle30.link_utilization     3.807584                      
system.ruby.network.routers34.throttle30.msg_bytes.Request_Control::2       114656                      
system.ruby.network.routers34.throttle30.msg_bytes.Response_Control::1        77176                      
system.ruby.network.routers34.throttle30.msg_bytes.Response_Data::1      2795760                      
system.ruby.network.routers34.throttle30.msg_count.Request_Control::2        14332                      
system.ruby.network.routers34.throttle30.msg_count.Response_Control::1         9647                      
system.ruby.network.routers34.throttle30.msg_count.Response_Data::1        10590                      
system.ruby.network.routers34.throttle31.link_utilization     3.746675                      
system.ruby.network.routers34.throttle31.msg_bytes.Request_Control::2       111320                      
system.ruby.network.routers34.throttle31.msg_bytes.Response_Control::1        84464                      
system.ruby.network.routers34.throttle31.msg_bytes.Response_Data::1      2744016                      
system.ruby.network.routers34.throttle31.msg_count.Request_Control::2        13915                      
system.ruby.network.routers34.throttle31.msg_count.Response_Control::1        10558                      
system.ruby.network.routers34.throttle31.msg_count.Response_Data::1        10394                      
system.ruby.network.routers34.throttle32.link_utilization    46.636481                      
system.ruby.network.routers34.throttle32.msg_bytes.Control::0      3214480                      
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2      2515344                      
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1     30855000                      
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Control::0          216                      
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Data::0         7920                      
system.ruby.network.routers34.throttle32.msg_count.Control::0       401810                      
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2       314418                      
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1       116875                      
system.ruby.network.routers34.throttle32.msg_count.Writeback_Control::0           27                      
system.ruby.network.routers34.throttle32.msg_count.Writeback_Data::0           30                      
system.ruby.network.routers34.throttle33.link_utilization     0.008503                      
system.ruby.network.routers34.throttle33.msg_bytes.Control::0         6672                      
system.ruby.network.routers34.throttle33.msg_count.Control::0          834                      
system.ruby.network.routers34.throttle4.link_utilization     3.955229                      
system.ruby.network.routers34.throttle4.msg_bytes.Request_Control::2       116280                      
system.ruby.network.routers34.throttle4.msg_bytes.Response_Control::1        77088                      
system.ruby.network.routers34.throttle4.msg_bytes.Response_Data::1      2910072                      
system.ruby.network.routers34.throttle4.msg_count.Request_Control::2        14535                      
system.ruby.network.routers34.throttle4.msg_count.Response_Control::1         9636                      
system.ruby.network.routers34.throttle4.msg_count.Response_Data::1        11023                      
system.ruby.network.routers34.throttle5.link_utilization     3.899713                      
system.ruby.network.routers34.throttle5.msg_bytes.Request_Control::2       112896                      
system.ruby.network.routers34.throttle5.msg_bytes.Response_Control::1        71760                      
system.ruby.network.routers34.throttle5.msg_bytes.Response_Data::1      2875224                      
system.ruby.network.routers34.throttle5.msg_count.Request_Control::2        14112                      
system.ruby.network.routers34.throttle5.msg_count.Response_Control::1         8970                      
system.ruby.network.routers34.throttle5.msg_count.Response_Data::1        10891                      
system.ruby.network.routers34.throttle6.link_utilization     3.942973                      
system.ruby.network.routers34.throttle6.msg_bytes.Request_Control::2       115712                      
system.ruby.network.routers34.throttle6.msg_bytes.Response_Control::1        68832                      
system.ruby.network.routers34.throttle6.msg_bytes.Response_Data::1      2909280                      
system.ruby.network.routers34.throttle6.msg_count.Request_Control::2        14464                      
system.ruby.network.routers34.throttle6.msg_count.Response_Control::1         8604                      
system.ruby.network.routers34.throttle6.msg_count.Response_Data::1        11020                      
system.ruby.network.routers34.throttle7.link_utilization     3.871236                      
system.ruby.network.routers34.throttle7.msg_bytes.Request_Control::2       114664                      
system.ruby.network.routers34.throttle7.msg_bytes.Response_Control::1        93320                      
system.ruby.network.routers34.throttle7.msg_bytes.Response_Data::1      2829552                      
system.ruby.network.routers34.throttle7.msg_count.Request_Control::2        14333                      
system.ruby.network.routers34.throttle7.msg_count.Response_Control::1        11665                      
system.ruby.network.routers34.throttle7.msg_count.Response_Data::1        10718                      
system.ruby.network.routers34.throttle8.link_utilization     3.885163                      
system.ruby.network.routers34.throttle8.msg_bytes.Request_Control::2       114448                      
system.ruby.network.routers34.throttle8.msg_bytes.Response_Control::1        80176                      
system.ruby.network.routers34.throttle8.msg_bytes.Response_Data::1      2853840                      
system.ruby.network.routers34.throttle8.msg_count.Request_Control::2        14306                      
system.ruby.network.routers34.throttle8.msg_count.Response_Control::1        10022                      
system.ruby.network.routers34.throttle8.msg_count.Response_Data::1        10810                      
system.ruby.network.routers34.throttle9.link_utilization     3.908308                      
system.ruby.network.routers34.throttle9.msg_bytes.Request_Control::2       115688                      
system.ruby.network.routers34.throttle9.msg_bytes.Response_Control::1        70960                      
system.ruby.network.routers34.throttle9.msg_bytes.Response_Data::1      2879976                      
system.ruby.network.routers34.throttle9.msg_count.Request_Control::2        14461                      
system.ruby.network.routers34.throttle9.msg_count.Response_Control::1         8870                      
system.ruby.network.routers34.throttle9.msg_count.Response_Data::1        10909                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples      5616400                      
system.ruby.outstanding_req_hist_seqr::mean     2.236876                      
system.ruby.outstanding_req_hist_seqr::gmean     1.966101                      
system.ruby.outstanding_req_hist_seqr::stdev     1.220875                      
system.ruby.outstanding_req_hist_seqr    |     1800652     32.06%     32.06% |     3386885     60.30%     92.36% |      396870      7.07%     99.43% |        3308      0.06%     99.49% |        4870      0.09%     99.58% |       10078      0.18%     99.76% |        5170      0.09%     99.85% |        1019      0.02%     99.87% |        7548      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total      5616400                      
system.cpu14.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu16.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu17.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu18.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu19.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu19.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu19.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu19.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.l1_cntrl30.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl30.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl31.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl31.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl18.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl18.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl19.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl19.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl16.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl16.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl17.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl17.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers18.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers19.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers16.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers17.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers21.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers20.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers23.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers22.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers25.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers24.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers27.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers26.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers29.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers28.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers32.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers33.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers30.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers31.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers34.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl27.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl27.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl26.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl26.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl25.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl25.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl24.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl24.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl23.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl23.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl22.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl22.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl21.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl21.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl20.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl20.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl28.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl28.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl29.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl29.sequencer.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu30.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu30.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu30.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu30.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu31.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu31.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu31.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu31.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::ON     2452007500                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::ON     2452007500                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::ON     2452007500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::ON     2452007500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::ON     2452007500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::ON     2452007500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON     2452007500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::ON     2452007500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON     2452007500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON     2452007500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu29.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu29.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu29.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu29.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu28.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu28.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu28.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu28.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu25.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu25.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu25.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu25.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu24.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu24.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu24.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu24.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu27.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu27.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu27.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu27.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu26.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu26.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu26.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu26.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu21.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu21.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu21.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu21.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu20.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu20.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu20.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu20.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu23.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu23.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu23.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu23.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu22.pwrStateResidencyTicks::ON    2452007500                       # Cumulative time (in ticks) in various power states
system.cpu22.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu22.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu22.itb.walker.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2452007500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       213248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213248                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 833                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     86968739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86968739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     86968739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             86968739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      3336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000682500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4724                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         834                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     84408234                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               146958234                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25302.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44052.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2902                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    494.490566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   421.089597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.451061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            3      0.71%      0.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210     49.53%     50.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          101     23.82%     74.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.24%     74.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      8.02%     82.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           75     17.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          424                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 213504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        87.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     87.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2451951000                       # Total gap between requests
system.mem_ctrls.avgGap                    2939989.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       213504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 87073143.128640502691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         3336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    146958234                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     44052.23                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1270920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               664125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9331980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     192996960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         71764140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        881137920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1157166045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        471.925981                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2290089250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     81640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     80278250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1827840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               944955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14479920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     192996960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         77433930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        876363360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1164046965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        474.732220                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2277640500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     81640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     92727000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
