var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[31.6368, 20.0564, 13.4084, 24.9908, 2.10804], "total":[164322, 229123, 678, 32, 352], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[1804, 4199, 36, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 2 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:54 (_aLoader_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":54}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:55 (_xLoader_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":55}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:56 (_xFeeder_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":56}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:58 (_V_1_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":58}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:60 (_V_2_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":60}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_V_1", "compute_units":1, "type":"function", "total_percent":[1.58815, 1.1614, 0.554775, 2.98562, 2.10804], "total_kernel_resources":[6983, 9480, 81, 32, 147], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"210"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_V_1_channel_array\' (a.cl:194)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":194}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_V_2_channel_array\' (a.cl:195)", "type":"resource", "data":[224, 1152, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":195}]], "details":[{"type":"text", "text":"Type: Shift Register (32 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:203)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_ii\' (a.cl:210)", "type":"resource", "data":[14, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":210}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:206)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_kk\' (a.cl:208)", "type":"resource", "data":[14, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":208}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uZ_shreg\' (a.cl:197)", "type":"resource", "data":[224, 352, 32, 0, 0], "debug":[[{"filename":"a.cl", "line":197}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 7 and depth 1"}, {"type":"text", "text":"32 registers of width 32 and depth 64"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 7 width by 1 depth,\\n32 regs, 32 width by 64 depth"}]}, {"name":"kernel_V_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[34, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:203", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]]}, {"name":"a.cl:206", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:203", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:206", "type":"resource", "data":[36, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:316", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]]}]}]}, {"name":"kernel_V_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:195", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":195}]]}, {"name":"a.cl:203", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]]}, {"name":"a.cl:206", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:195", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":195}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:203", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V_1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 11, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[40, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:195", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":195}]]}, {"name":"a.cl:203", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]]}, {"name":"a.cl:206", "type":"resource", "data":[15, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]]}, {"name":"a.cl:287", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":287}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:195", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":195}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:206", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:287", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":287}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 18, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 18, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 42, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:195", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":195}]]}, {"name":"a.cl:203", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]]}, {"name":"a.cl:206", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]]}, {"name":"a.cl:208", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":208}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:208", "type":"resource", "data":[52, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":208}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:258", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":258}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V_1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1485, 3563, 22, 0, 128], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1485, 3563, 22, 0, 128]}]}, {"name":"Feedback", "type":"resource", "data":[702, 473, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[256, 144, 0, 0, 0]}, {"name":"a.cl:194", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":194}]]}, {"name":"a.cl:195", "type":"resource", "data":[50, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":195}]]}, {"name":"a.cl:197", "type":"resource", "data":[128, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":197}]]}, {"name":"a.cl:203", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]]}, {"name":"a.cl:206", "type":"resource", "data":[33, 23, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]]}, {"name":"a.cl:208", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":208}]]}, {"name":"a.cl:210", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":210}]]}, {"name":"a.cl:258", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":258}]]}, {"name":"a.cl:287", "type":"resource", "data":[143, 87, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":287}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 27, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[6, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":64, "data":[112, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}]}, {"name":"a.cl:197", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":197}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":32, "data":[56, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":64, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:206", "type":"resource", "data":[1.83333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.33333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:210", "type":"resource", "data":[47.3333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":210}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.33333, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:225", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":225}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:227", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":227}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:256", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":256}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:259", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":259}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:271", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:277", "type":"resource", "data":[992, 992, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]], "children":[{"name":"32-bit Select", "type":"resource", "count":31, "data":[992, 992, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:286", "type":"resource", "data":[0, 0, 0, 16, 0], "debug":[[{"filename":"a.cl", "line":286}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"a.cl:287", "type":"resource", "data":[64, 0, 0, 16, 0], "debug":[[{"filename":"a.cl", "line":287}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":32, "data":[56, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":64, "data":[8, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"a.cl:292", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:293", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":293}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:299", "type":"resource", "data":[11.8333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[832, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[832, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:308", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":308}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V_1.B8", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"a.cl:311", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":311}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[0.976398, 0.516503, 0.492275, 1.17951, 0], "total_kernel_resources":[3733, 8412, 32, 0, 34], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"79"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:72)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_ii\' (a.cl:79)", "type":"resource", "data":[7, 11, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:75)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_kk\' (a.cl:77)", "type":"resource", "data":[7, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:69)", "type":"resource", "data":[21, 108, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"3 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n3 regs, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:72", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]]}, {"name":"a.cl:75", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:72", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:75", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:91", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:69", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]]}, {"name":"a.cl:72", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:69", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:72", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:69", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]]}, {"name":"a.cl:72", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]]}, {"name":"a.cl:75", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:69", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:75", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:77", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 73, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 73, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 63, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:69", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]]}, {"name":"a.cl:72", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]]}, {"name":"a.cl:75", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:77", "type":"resource", "data":[15, 43, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]]}, {"name":"a.cl:86", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":86}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:77", "type":"resource", "data":[20, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:79", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[159, 435, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[159, 435, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[74, 83, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:69", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]]}, {"name":"a.cl:72", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]]}, {"name":"a.cl:75", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:77", "type":"resource", "data":[16, 41, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]]}, {"name":"a.cl:79", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]]}, {"name":"a.cl:86", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":86}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:75", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:79", "type":"resource", "data":[14.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:83", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:84", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:86", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":86}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader_1", "compute_units":1, "type":"function", "total_percent":[0.681872, 0.416784, 0.300854, 0, 0], "total_kernel_resources":[2501, 5141, 0, 0, 53], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:325)\\n - \'_167\' (a.cl:341)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":325}], [{"filename":"a.cl", "line":341}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:325)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":325}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_1_s0_i\' (a.cl:328)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_1_s0_k\' (a.cl:331)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":331}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_1_s0_kk\' (a.cl:333)", "type":"resource", "data":[7, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth"}]}, {"name":"kernel_unloader_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:328", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]]}, {"name":"a.cl:331", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":331}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:328", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:331", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":331}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:346", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":346}]]}]}]}, {"name":"kernel_unloader_1.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:325", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":325}]]}, {"name":"a.cl:328", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:325", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":325}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:328", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:325", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":325}]]}, {"name":"a.cl:328", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]]}, {"name":"a.cl:331", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":331}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:325", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":325}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:331", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":331}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:333", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_1.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 167, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 167, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:325", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":325}]]}, {"name":"a.cl:328", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]]}, {"name":"a.cl:331", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":331}]]}, {"name":"a.cl:333", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]]}, {"name":"a.cl:341", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":341}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:331", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":331}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:333", "type":"resource", "data":[24.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:335", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:339", "type":"resource", "data":[391, 2128, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":339}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:341", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":341}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader_2", "compute_units":1, "type":"function", "total_percent":[1.76654, 1.12067, 0.748127, 0, 0], "total_kernel_resources":[7935, 12784, 0, 0, 82], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:356)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":356}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_1_s0_i\' (a.cl:359)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":359}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_1_s0_ii\' (a.cl:364)", "type":"resource", "data":[7, 11, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":364}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_1_s0_k\' (a.cl:362)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_unloader_2.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:359", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":359}]]}, {"name":"a.cl:362", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:359", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":359}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:362", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_2.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:380", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":380}]]}]}]}, {"name":"kernel_unloader_2.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:356", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":356}]]}, {"name":"a.cl:359", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":359}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:356", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":356}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:359", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":359}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_2.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:356", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":356}]]}, {"name":"a.cl:359", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":359}]]}, {"name":"a.cl:362", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:356", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":356}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:362", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:364", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":364}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_2.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 166, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 166, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:356", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":356}]]}, {"name":"a.cl:359", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":359}]]}, {"name":"a.cl:362", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]]}, {"name":"a.cl:364", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":364}]]}, {"name":"a.cl:374", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":374}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:362", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:364", "type":"resource", "data":[14.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":364}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:366", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":366}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:369", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":369}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:372", "type":"resource", "data":[5836, 9779, 0, 0, 60], "debug":[[{"filename":"a.cl", "line":372}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[5836, 9779, 0, 0, 60], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}]}]}]}, {"name":"kernel_xFeeder", "compute_units":1, "type":"function", "total_percent":[0.0608118, 0.0442416, 0.0214185, 1.17951, 0], "total_kernel_resources":[218, 366, 32, 0, 8], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_55\' (a.cl:184)\\n - \'_xFeeder_cycle_temp\' (a.cl:149)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":149}], [{"filename":"a.cl", "line":184}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"a.cl:150 (_xFeeder_buffer__0_ibuffer)", "type":"resource", "data":[0, 0, 32, 0, 0], "debug":[[{"filename":"a.cl", "line":150}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"16384 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n65536B requested,\\n65536B implemented."}]}, {"name":"kernel_xFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:150", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":150}]]}, {"name":"a.cl:152", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":152}]]}]}]}, {"name":"kernel_xFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[39, 236, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[39, 236, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:149", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":149}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 12, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:156", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":156}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:159", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":159}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:166", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"150"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:169", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":169}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:179", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":179}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"150"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:180", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":180}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:184", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":184}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_xLoader", "compute_units":1, "type":"function", "total_percent":[1.02643, 0.657186, 0.430068, 1.58496, 0], "total_kernel_resources":[5255, 7349, 43, 0, 18], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_i\' (a.cl:104)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_k\' (a.cl:107)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (a.cl:109)", "type":"resource", "data":[14, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_xLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[34, 163, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 63, 0, 0, 0]}, {"name":"a.cl:102", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":102}]]}, {"name":"a.cl:104", "type":"resource", "data":[0, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]]}, {"name":"a.cl:107", "type":"resource", "data":[0, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:104", "type":"resource", "data":[201, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[71, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:107", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:141", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":141}]]}]}]}, {"name":"kernel_xLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:104", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:104", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:107", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:113", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":113}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 6, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 6, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:104", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]]}, {"name":"a.cl:107", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]]}, {"name":"a.cl:113", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":113}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:107", "type":"resource", "data":[104.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:111", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":111}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:114", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":114}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[37, 118, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[37, 118, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[76, 89, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:104", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]]}, {"name":"a.cl:107", "type":"resource", "data":[21, 15.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]]}, {"name":"a.cl:109", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]]}, {"name":"a.cl:113", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":113}]]}, {"name":"a.cl:114", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":114}]]}, {"name":"a.cl:122", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":122}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:107", "type":"resource", "data":[1.16667, 0.666667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.666667, 0.666667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:109", "type":"resource", "data":[56.6667, 1.66667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0.666667, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:114", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":114}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:122", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":122}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:123", "type":"resource", "data":[3066.83, 4299.33, 42, 0, 0], "debug":[[{"filename":"a.cl", "line":123}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:132", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1804,4199,36,0,0],"details":[{"text":"Global interconnect for 3 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":54}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:54 (_aLoader_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":55}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:55 (_xLoader_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":56}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:56 (_xFeeder_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":58}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_V_1_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":60}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_V_2_channel)","type":"resource"}],"data":[55,6462,55,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[870,588,27,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_V_1_channel_array\' (a.cl:194)","type":"resource"},{"data":[224,1152,0,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"32 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n32 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_V_2_channel_array\' (a.cl:195)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:203)","type":"resource"},{"data":[14,47,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_ii\' (a.cl:210)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:206)","type":"resource"},{"data":[14,54,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_kk\' (a.cl:208)","type":"resource"},{"data":[224,352,32,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 7 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 64","type":"text"},{"text":"Shift Register,\\n32 regs, 7 width by 1 depth,\\n32 regs, 32 width by 64 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uZ_shreg\' (a.cl:197)","type":"resource"},{"children":[{"count":5,"data":[1529,3661,22,0,128],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":64,"data":[112,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Select","type":"resource"}],"data":[1663,3663,22,0,128],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"a.cl:203","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"State","type":"resource"},{"count":3,"data":[2.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"33-bit Integer Compare","type":"resource"},{"count":3,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"1-bit Or","type":"resource"}],"data":[82.83333,3,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"a.cl:206","type":"resource"},{"children":[{"count":2,"data":[40.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":195}]],"name":"33-bit Select","type":"resource"}],"data":[40.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":195}]],"name":"a.cl:195","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":287}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":287}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":64,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":287}]],"name":"7-bit Select","type":"resource"},{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":287}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[77.5,0,0,16,0],"debug":[[{"filename":"a.cl","line":287}]],"name":"a.cl:287","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":208}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":208}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":208}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":208}]],"name":"32-bit Integer Add","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"a.cl","line":208}]],"name":"a.cl:208","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":258}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":258}]],"name":"a.cl:258","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":64,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"7-bit Select","type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"a.cl:197","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[47.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"a.cl:210","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"a.cl:225","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"a.cl:227","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":256}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":256}]],"name":"a.cl:256","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":259}]],"name":"1-bit Or","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":259}]],"name":"a.cl:259","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"a.cl:271","replace_name":"true","type":"resource"},{"children":[{"count":31,"data":[992,992,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"32-bit Select","type":"resource"}],"data":[992,992,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"a.cl:277","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":286}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":286}]],"name":"a.cl:286","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"a.cl:292","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"a.cl:293","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11.8333,1,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"a.cl:299","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[832,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"32-bit Select","type":"resource"}],"data":[832,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"a.cl:300","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":308}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":308}]],"name":"a.cl:308","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"a.cl:311","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6982.99993,9480,81,32,147],"debug":[[{"filename":"a.cl","line":194}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":210}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_V_1","total_kernel_resources":[6983,9480,81,32,147],"total_percent":[1.58815,1.1614,0.554775,2.98562,2.10804],"type":"function"},{"children":[{"data":[200,200,0,0,24],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:72)","type":"resource"},{"data":[7,11,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_ii\' (a.cl:79)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:75)","type":"resource"},{"data":[7,18,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_kk\' (a.cl:77)","type":"resource"},{"data":[21,108,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"3 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n3 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:69)","type":"resource"},{"children":[{"count":4,"data":[191,575,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[193,575,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"a.cl:72","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"a.cl:75","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"a.cl:69","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"14-bit Integer Compare","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"a.cl:77","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[46.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"a.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"a.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"a.cl:83","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"name":"a.cl:84","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":86}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":86}]],"name":"a.cl:86","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3733,8412,32,0,34],"debug":[[{"filename":"a.cl","line":69}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":79}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[3733,8412,32,0,34],"total_percent":[0.976398,0.516503,0.492275,1.17951,0],"type":"function"},{"children":[{"data":[143,132,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:325)\\n - \'_167\' (a.cl:341)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:325)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_1_s0_i\' (a.cl:328)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_1_s0_k\' (a.cl:331)","type":"resource"},{"data":[7,18,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_1_s0_kk\' (a.cl:333)","type":"resource"},{"children":[{"count":3,"data":[51,234,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[53,234,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":328}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":328}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":328}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":328}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":328}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":328}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":328}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":328}]],"name":"a.cl:328","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":331}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":331}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":331}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":331}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":331}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":331}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":331}]],"name":"a.cl:331","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":325}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":325}]],"name":"a.cl:325","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"2-bit Select","type":"resource"}],"data":[56.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"a.cl:333","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"a.cl:335","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":339}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":339}]],"name":"a.cl:339","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":341}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":341}]],"name":"a.cl:341","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2501,5141,0,0,53],"debug":[[{"filename":"a.cl","line":325}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader_1","total_kernel_resources":[2501,5141,0,0,53],"total_percent":[0.681872,0.416784,0.300854,0,0],"type":"function"},{"children":[{"data":[143,132,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:356)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_1_s0_i\' (a.cl:359)","type":"resource"},{"data":[7,11,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_1_s0_ii\' (a.cl:364)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_1_s0_k\' (a.cl:362)","type":"resource"},{"children":[{"count":3,"data":[50,233,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[52,233,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":359}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":359}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":359}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":359}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":359}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":359}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":359}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":359}]],"name":"a.cl:359","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"a.cl:362","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":356}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":356}]],"name":"a.cl:356","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":364}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":364}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":364}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":364}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":364}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":364}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[46.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":364}]],"name":"a.cl:364","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"a.cl:366","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":369}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":369}]],"name":"a.cl:369","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5836,9779,0,0,60],"debug":[[{"filename":"a.cl","line":372}]],"name":"Store","type":"resource"}],"data":[5836,9779,0,0,60],"debug":[[{"filename":"a.cl","line":372}]],"name":"a.cl:372","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7935,12784,0,0,82],"debug":[[{"filename":"a.cl","line":356}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader_2","total_kernel_resources":[7935,12784,0,0,82],"total_percent":[1.76654,1.12067,0.748127,0,0],"type":"function"},{"children":[{"data":[39,26,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_55\' (a.cl:184)\\n - \'_xFeeder_cycle_temp\' (a.cl:149)","type":"resource"},{"data":[0,0,32,0,0],"details":[{"Additional information":[{"text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"16384 words","Bank width":"32 bits","Implemented size":"65536 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n65536B requested,\\n65536B implemented.","type":"brief"}],"name":"a.cl:150 (_xFeeder_buffer__0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[39,236,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[39,236,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":156}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":156}]],"name":"a.cl:156","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":159}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":159}]],"name":"a.cl:159","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"a.cl:166","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":169}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":169}]],"name":"a.cl:169","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":179}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":179}]],"name":"a.cl:179","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"a.cl:180","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":184}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":184}]],"name":"a.cl:184","replace_name":"true","type":"resource"}],"compute_units":1,"data":[218,366,32,0,8],"debug":[[{"filename":"a.cl","line":149}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_xFeeder","total_kernel_resources":[218,366,32,0,8],"total_percent":[0.0608118,0.0442416,0.0214185,1.17951,0],"type":"function"},{"children":[{"data":[149,140,0,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_i\' (a.cl:104)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_k\' (a.cl:107)","type":"resource"},{"data":[14,54,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (a.cl:109)","type":"resource"},{"children":[{"count":4,"data":[69,189,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[69,189,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"a.cl:102","type":"resource"},{"children":[{"count":1,"data":[0,66,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[71,3,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"33-bit Select","type":"resource"}],"data":[305,69,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"a.cl:104","type":"resource"},{"children":[{"count":1,"data":[0,2,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"State","type":"resource"},{"count":4,"data":[2.166667,0.666667,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"33-bit Select","type":"resource"}],"data":[142.666667,3.666667,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"a.cl:107","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"a.cl:113","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"a.cl:111","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"a.cl:114","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0.666667,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"32-bit Integer Add","type":"resource"}],"data":[56.6667,1.66667,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"a.cl:109","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"a.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"Load","type":"resource"}],"data":[3066.83,4299.33,42,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"a.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"a.cl:132","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5254.9967,7348.99667,43,0,18],"debug":[[{"filename":"a.cl","line":104}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[5255,7349,43,0,18],"total_percent":[1.02643,0.657186,0.430068,1.58496,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[29821.99663,56670.99667,281,32,352],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[164322,229123,678,32,352],"total_percent":[31.6368,20.0564,13.4084,24.9908,2.10804],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_xFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_xFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_xFeeder.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":159}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"a.cl", "line":166}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_xFeeder_buffer__0_ibuffer", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"a.cl", "line":179}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_xFeeder_buffer__0_ibuffer", "Start Cycle":"10", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":180}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"17", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":11, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":152}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}, {"type":"inst", "id":12, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"17", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":13, "name":"Local Memory", "children":[{"type":"memsys", "id":14, "name":"_xFeeder_buffer__0_ibuffer", "debug":[[{"filename":"a.cl", "line":150}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"65536B requested\\n65536B implemented"}], "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"16384 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":18, "name":"kernel_V_1", "children":[{"type":"bb", "id":19, "name":"kernel_V_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":20, "name":"kernel_V_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":21, "name":"kernel_V_1.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"23"}]}, {"type":"bb", "id":22, "name":"kernel_V_1.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"25"}]}, {"type":"bb", "id":23, "name":"kernel_V_1.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":24, "name":"kernel_V_1.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"38"}]}, {"type":"bb", "id":25, "name":"kernel_V_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":26, "name":"kernel_V_1.B7", "children":[{"type":"inst", "id":28, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":30, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":31, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":308}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"78", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":35, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":210}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"36"}]}, {"type":"inst", "id":36, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"78", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"78", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":27, "name":"kernel_V_1.B8", "children":[{"type":"inst", "id":33, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":311}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":37, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":38, "name":"End", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":39, "name":"kernel_aLoader", "children":[{"type":"bb", "id":40, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":41, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":42, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"44"}]}, {"type":"bb", "id":43, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"46"}]}, {"type":"bb", "id":44, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":45, "name":"kernel_aLoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"47"}]}, {"type":"bb", "id":46, "name":"kernel_aLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":47, "name":"kernel_aLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":48, "name":"kernel_aLoader.B8", "children":[{"type":"inst", "id":49, "name":"Load", "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"144", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":50, "name":"Load", "debug":[[{"filename":"a.cl", "line":83}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"144", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":51, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":84}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"152", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":52, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":79}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"53"}]}, {"type":"inst", "id":53, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"152", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"152", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":55, "name":"kernel_xLoader", "children":[{"type":"bb", "id":56, "name":"kernel_xLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":57, "name":"kernel_xLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":58, "name":"kernel_xLoader.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"60"}]}, {"type":"bb", "id":59, "name":"kernel_xLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"61"}]}, {"type":"bb", "id":60, "name":"kernel_xLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":61, "name":"kernel_xLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":62, "name":"kernel_xLoader.B6", "children":[{"type":"inst", "id":63, "name":"Load", "debug":[[{"filename":"a.cl", "line":123}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"6", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":64, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":132}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":65, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":109}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"66"}]}, {"type":"inst", "id":66, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":67, "name":"kernel_unloader_1", "children":[{"type":"bb", "id":68, "name":"kernel_unloader_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":69, "name":"kernel_unloader_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":70, "name":"kernel_unloader_1.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"72"}]}, {"type":"bb", "id":71, "name":"kernel_unloader_1.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"73"}]}, {"type":"bb", "id":72, "name":"kernel_unloader_1.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":73, "name":"kernel_unloader_1.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":74, "name":"kernel_unloader_1.B6", "children":[{"type":"inst", "id":75, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":335}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":76, "name":"Store", "debug":[[{"filename":"a.cl", "line":339}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":77, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":333}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"78"}]}, {"type":"inst", "id":78, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":79, "name":"kernel_unloader_2", "children":[{"type":"bb", "id":80, "name":"kernel_unloader_2.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":81, "name":"kernel_unloader_2.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":82, "name":"kernel_unloader_2.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"84"}]}, {"type":"bb", "id":83, "name":"kernel_unloader_2.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"85"}]}, {"type":"bb", "id":84, "name":"kernel_unloader_2.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":85, "name":"kernel_unloader_2.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":86, "name":"kernel_unloader_2.B6", "children":[{"type":"inst", "id":87, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":366}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":88, "name":"Store", "debug":[[{"filename":"a.cl", "line":372}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":89, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":364}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"90"}]}, {"type":"inst", "id":90, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":91, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":92, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":54, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":34, "name":"_V_1_channel", "debug":[[{"filename":"a.cl", "line":189}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":32, "name":"_V_2_channel", "debug":[[{"filename":"a.cl", "line":189}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":29, "name":"_aLoader_channel", "debug":[[{"filename":"a.cl", "line":189}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":10, "name":"_xFeeder_channel", "debug":[[{"filename":"a.cl", "line":146}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_xLoader_channel", "debug":[[{"filename":"a.cl", "line":146}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}], "links":[{"from":6, "to":5}, {"from":9, "to":10}, {"from":14, "to":8}, {"from":7, "to":14}, {"from":12, "to":11}, {"from":3, "to":11}, {"from":5, "to":12}, {"from":7, "to":12}, {"from":8, "to":12}, {"from":9, "to":12}, {"from":11, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":7, "to":9}, {"from":8, "to":9}, {"from":29, "to":28}, {"from":10, "to":30}, {"from":31, "to":32}, {"from":33, "to":34}, {"from":23, "to":20}, {"from":23, "to":21}, {"from":19, "to":21}, {"from":25, "to":22}, {"from":21, "to":22}, {"from":25, "to":23}, {"from":38, "to":24}, {"from":22, "to":24}, {"from":38, "to":25}, {"from":36, "to":35}, {"from":24, "to":35}, {"from":28, "to":36}, {"from":30, "to":36}, {"from":31, "to":36}, {"from":36, "to":37}, {"from":33, "to":38}, {"from":35, "to":28}, {"from":35, "to":30}, {"from":28, "to":31}, {"from":30, "to":31}, {"from":37, "to":33}, {"from":51, "to":29}, {"from":44, "to":41}, {"from":44, "to":42}, {"from":40, "to":42}, {"from":46, "to":43}, {"from":42, "to":43}, {"from":46, "to":44}, {"from":47, "to":45}, {"from":43, "to":45}, {"from":47, "to":46}, {"from":53, "to":47}, {"from":53, "to":52}, {"from":45, "to":52}, {"from":49, "to":53}, {"from":50, "to":53}, {"from":51, "to":53}, {"from":52, "to":49}, {"from":52, "to":50}, {"from":50, "to":51}, {"from":49, "to":51}, {"from":54, "to":50}, {"from":54, "to":49}, {"from":64, "to":6}, {"from":60, "to":57}, {"from":60, "to":58}, {"from":56, "to":58}, {"from":61, "to":59}, {"from":58, "to":59}, {"from":61, "to":60}, {"from":66, "to":61}, {"from":66, "to":65}, {"from":59, "to":65}, {"from":63, "to":66}, {"from":64, "to":66}, {"from":65, "to":63}, {"from":63, "to":64}, {"from":54, "to":63}, {"from":34, "to":75}, {"from":72, "to":69}, {"from":72, "to":70}, {"from":68, "to":70}, {"from":73, "to":71}, {"from":70, "to":71}, {"from":73, "to":72}, {"from":78, "to":73}, {"from":78, "to":77}, {"from":71, "to":77}, {"from":75, "to":78}, {"from":76, "to":78}, {"from":77, "to":75}, {"from":75, "to":76}, {"from":76, "to":54}, {"from":32, "to":87}, {"from":84, "to":81}, {"from":84, "to":82}, {"from":80, "to":82}, {"from":85, "to":83}, {"from":82, "to":83}, {"from":85, "to":84}, {"from":90, "to":85}, {"from":90, "to":89}, {"from":83, "to":89}, {"from":87, "to":90}, {"from":88, "to":90}, {"from":89, "to":87}, {"from":87, "to":88}, {"from":88, "to":54}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_xFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":146}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":152}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"159"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"180"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"Kernel: kernel_V_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":189}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_V_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":203}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_V_1.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":206}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_V_1.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":208}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_V_1.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":210}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"225"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"227"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"308"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":213}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":216}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":63}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":72}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":75}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":77}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":79}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"82"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"83"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"84"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_xLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":95}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":104}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":107}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":109}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"123"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"132"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_unloader_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":319}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":328}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader_1.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":331}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader_1.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":333}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"335"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"339"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_unloader_2", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":350}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader_2.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":359}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader_2.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":362}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader_2.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":364}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"366"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"372"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":369}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_xFeeder.B0":{"name":"kernel_xFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xFeeder.B1":{"name":"kernel_xFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"152"}]}]}}, "kernel_V_1.B0":{"name":"kernel_V_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_V_1.B1":{"name":"kernel_V_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_V_1.B2":{"name":"kernel_V_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"203"}]}]}}, "kernel_V_1.B3":{"name":"kernel_V_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"206"}]}]}}, "kernel_V_1.B4":{"name":"kernel_V_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_V_1.B5":{"name":"kernel_V_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"208"}]}]}}, "kernel_V_1.B6":{"name":"kernel_V_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_V_1.B7":{"name":"kernel_V_1.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":78, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"210"}]}]}}, "kernel_V_1.B8":{"name":"kernel_V_1.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"72"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"75"}]}]}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"77"}]}]}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B7":{"name":"kernel_aLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_aLoader.B8":{"name":"kernel_aLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":152, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"79"}]}]}}, "kernel_xLoader.B0":{"name":"kernel_xLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B1":{"name":"kernel_xLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B2":{"name":"kernel_xLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"104"}]}]}}, "kernel_xLoader.B3":{"name":"kernel_xLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"107"}]}]}}, "kernel_xLoader.B4":{"name":"kernel_xLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_xLoader.B5":{"name":"kernel_xLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_xLoader.B6":{"name":"kernel_xLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"109"}]}]}}, "kernel_unloader_1.B0":{"name":"kernel_unloader_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader_1.B1":{"name":"kernel_unloader_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader_1.B2":{"name":"kernel_unloader_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"328"}]}]}}, "kernel_unloader_1.B3":{"name":"kernel_unloader_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"331"}]}]}}, "kernel_unloader_1.B4":{"name":"kernel_unloader_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader_1.B5":{"name":"kernel_unloader_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader_1.B6":{"name":"kernel_unloader_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"333"}]}]}}, "kernel_unloader_2.B0":{"name":"kernel_unloader_2.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader_2.B1":{"name":"kernel_unloader_2.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader_2.B2":{"name":"kernel_unloader_2.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"359"}]}]}}, "kernel_unloader_2.B3":{"name":"kernel_unloader_2.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"362"}]}]}}, "kernel_unloader_2.B4":{"name":"kernel_unloader_2.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader_2.B5":{"name":"kernel_unloader_2.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader_2.B6":{"name":"kernel_unloader_2.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"364"}]}]}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_xFeeder":{"debug":[{"filename":"a.cl", "line":146}], "loop_hierachy":{"kernel_xFeeder__no_loop":["kernel_xFeeder.B0"], "kernel_xFeeder.B1":["kernel_xFeeder.B1"]}}, "kernel_V_1":{"debug":[{"filename":"a.cl", "line":189}], "loop_hierachy":{"kernel_V_1__no_loop":["kernel_V_1.B0", "kernel_V_1.B1"], "kernel_V_1.B2":["kernel_V_1.B2", "kernel_V_1.B3", "kernel_V_1.B4"], "kernel_V_1.B3":["kernel_V_1.B3", "kernel_V_1.B5", "kernel_V_1.B6"], "kernel_V_1.B5":["kernel_V_1.B5", "kernel_V_1.B7", "kernel_V_1.B8"], "kernel_V_1.B7":["kernel_V_1.B7"]}}, "kernel_aLoader":{"debug":[{"filename":"a.cl", "line":63}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B3", "kernel_aLoader.B4"], "kernel_aLoader.B3":["kernel_aLoader.B3", "kernel_aLoader.B5", "kernel_aLoader.B6"], "kernel_aLoader.B5":["kernel_aLoader.B5", "kernel_aLoader.B8", "kernel_aLoader.B7"], "kernel_aLoader.B8":["kernel_aLoader.B8"]}}, "kernel_xLoader":{"debug":[{"filename":"a.cl", "line":95}], "loop_hierachy":{"kernel_xLoader__no_loop":["kernel_xLoader.B0", "kernel_xLoader.B1"], "kernel_xLoader.B2":["kernel_xLoader.B2", "kernel_xLoader.B3", "kernel_xLoader.B4"], "kernel_xLoader.B3":["kernel_xLoader.B3", "kernel_xLoader.B6", "kernel_xLoader.B5"], "kernel_xLoader.B6":["kernel_xLoader.B6"]}}, "kernel_unloader_1":{"debug":[{"filename":"a.cl", "line":319}], "loop_hierachy":{"kernel_unloader_1__no_loop":["kernel_unloader_1.B0", "kernel_unloader_1.B1"], "kernel_unloader_1.B2":["kernel_unloader_1.B2", "kernel_unloader_1.B3", "kernel_unloader_1.B4"], "kernel_unloader_1.B3":["kernel_unloader_1.B3", "kernel_unloader_1.B6", "kernel_unloader_1.B5"], "kernel_unloader_1.B6":["kernel_unloader_1.B6"]}}, "kernel_unloader_2":{"debug":[{"filename":"a.cl", "line":350}], "loop_hierachy":{"kernel_unloader_2__no_loop":["kernel_unloader_2.B0", "kernel_unloader_2.B1"], "kernel_unloader_2.B2":["kernel_unloader_2.B2", "kernel_unloader_2.B3", "kernel_unloader_2.B4"], "kernel_unloader_2.B3":["kernel_unloader_2.B3", "kernel_unloader_2.B6", "kernel_unloader_2.B5"], "kernel_unloader_2.B6":["kernel_unloader_2.B6"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_V_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":189}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":63}]]}, {"name":"kernel_unloader_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":319}]]}, {"name":"kernel_unloader_2", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":350}]]}, {"name":"kernel_xFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":146}]]}, {"name":"kernel_xLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":95}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_V_1", "data":[6983, 9480, 81, 32, 147], "debug":[[{"filename":"a.cl", "line":189}]]}, {"name":"kernel_aLoader", "data":[3733, 8412, 32, 0, 34], "debug":[[{"filename":"a.cl", "line":63}]]}, {"name":"kernel_unloader_1", "data":[2501, 5141, 0, 0, 53], "debug":[[{"filename":"a.cl", "line":319}]]}, {"name":"kernel_unloader_2", "data":[7935, 12784, 0, 0, 82], "debug":[[{"filename":"a.cl", "line":350}]]}, {"name":"kernel_xFeeder", "data":[218, 366, 32, 0, 8], "debug":[[{"filename":"a.cl", "line":146}]]}, {"name":"kernel_xLoader", "data":[5255, 7349, 43, 0, 18], "debug":[[{"filename":"a.cl", "line":95}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[27963, 45943, 188, 32, 352]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1804, 4199, 36, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 6462, 55, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[164322, 229123, 678, 32, 352], "data_percent":[19.2324, 13.4084, 24.9908, 2.10804]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"a.cl", "line":123}]]}, {"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"a.cl", "line":372}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed -no-interleaving=DDR ./a.cl -o ./a.aocx -board=pac_a10"],"name":"Command"},{"data":["Thu Oct  6 07:37:19 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u146242/gbmv_lab/a10_new/a.cl","line":150}]],"details":["/home/u146242/gbmv_lab/a10_new/a.cl:150:56: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[277.00 ,554.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[20853.8 ,44882 ,217 ,32 ,286  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[65.7 ,162 ,0 ,0 ,0]  },  {"name":"kernel_V_1","data":[6987.3 ,16229 ,80 ,32 ,150]  },  {"name":"kernel_aLoader","data":[2831.3 ,6131 ,30 ,0 ,24]  },  {"name":"kernel_unloader_1","data":[2643.2 ,5452 ,0 ,0 ,38]  },  {"name":"kernel_unloader_2","data":[5164.6 ,10814 ,32 ,0 ,64]  },  {"name":"kernel_xFeeder","data":[920.0 ,2108 ,32 ,0 ,5]  },  {"name":"kernel_xLoader","data":[2241.7 ,3986 ,43 ,0 ,5]  }]}}';
var fileJSON=[{"path":"/home/u146242/gbmv_lab/a10_new/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/gbmv_lab/a10_new/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union { \012    float s[32]; \012    float16 v[2];\012} _aLoader_channel_array_t;\012channel _aLoader_channel_array_t _aLoader_channel __attribute__((depth(256))) ;\012channel float _xLoader_channel __attribute__((depth(256))) ;\012channel float _xFeeder_channel __attribute__((depth(256))) ;\012typedef struct { float s; } _V_1_channel_array_t;\012channel _V_1_channel_array_t _V_1_channel __attribute__((depth(256))) ;\012typedef struct { float s[32]; } _V_2_channel_array_t;\012channel _V_2_channel_array_t _V_2_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_aLoader\012#define __address_space__A_serializer __global \012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__A_serializer const float *restrict _A_serializer_1,\012 __address_space__A_serializer const float *restrict _A_serializer_2)\012{\012 int _addr_temp = 0;\012 _aLoader_channel_array_t _aLoader_channel_array;\012 int _0 = _A_extent_1 >> 11;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _0; _aLoader_s0_i++)\012 {\012  int _1 = _A_extent_0 >> 13;\012  for (int _aLoader_s0_k = 0; _aLoader_s0_k < 0 + _1; _aLoader_s0_k++)\012  {\012   for (int _aLoader_s0_kk = 0; _aLoader_s0_kk < 0 + 8192; _aLoader_s0_kk++)\012   {\012    for (int _aLoader_s0_ii = 0; _aLoader_s0_ii < 0 + 64; _aLoader_s0_ii++)\012    {\012     int _2 = _addr_temp * 16;\012     _aLoader_channel_array.v[0] = vload16(0, (__address_space__A_serializer float*)(_A_serializer_1 + _2));\012     _aLoader_channel_array.v[1] = vload16(0, (__address_space__A_serializer float*)(_A_serializer_2 + _2));\012     write_channel_intel(_aLoader_channel, _aLoader_channel_array);\012     (void)_aLoader_channel_array;\012     _addr_temp += 1;\012    } // for _aLoader_s0_ii\012   } // for _aLoader_s0_kk\012  } // for _aLoader_s0_k\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer\012// Address spaces for kernel_xLoader\012#define __address_space__X_serializer_mem_channel __global\012__kernel void kernel_xLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__X_serializer_mem_channel const float *restrict _X_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _13 = _A_extent_1 >> 11;\012 int _14 = _13 + 1;\012 for (int _xLoader_s0_i = 0; _xLoader_s0_i < 0 + _14; _xLoader_s0_i++)\012 {\012  int _15 = _A_extent_0 >> 13;\012  for (int _xLoader_s0_k = 0; _xLoader_s0_k < 0 + _15; _xLoader_s0_k++)\012  {\012   for (int _xLoader_s0_kk = 0; _xLoader_s0_kk < 0 + 8192; _xLoader_s0_kk++)\012   {\012    bool _16 = _xLoader_s0_k == 0;\012    int _19 = _A_extent_1 >> 11;\012    bool _20 = _xLoader_s0_i < _19;\012    bool _21 = _16 || _20;\012    if (_21)\012    {\012     float _22;\012     int _23 = _A_extent_1 >> 11;\012     bool _24 = _xLoader_s0_i < _23;\012     if (_24)\012     {\012      int _25 = _xLoader_s0_kk + 8192*_xLoader_s0_k;\012      float _29 = _X_serializer_mem_channel[_25];\012      _22 = _29;\012     } // if _24\012     else\012     {\012      float _30 = float_from_bits(0 /* 0 */);\012      _22 = _30;\012     } // if _24 else\012     float _31 = _22;\012     write_channel_intel(_xLoader_channel, _31);\012     (void)_31;\012    } // if _21\012    int _32 = _addr_temp;\012    int _33 = _32 + 1;\012    _addr_temp = _33;\012   } // for _xLoader_s0_kk\012  } // for _xLoader_s0_k\012 } // for _xLoader_s0_i\012} // kernel kernel_xLoader\012#undef __address_space__X_serializer_mem_channel\012// Address spaces for kernel_xFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_xFeeder(\012)\012{\012 int _xFeeder_cycle_temp;\012 float __attribute__((memory, numbanks(1), singlepump, numwriteports(1), numreadports(1))) _xFeeder_buffer__0_ibuffer[2][8192];\012 _xFeeder_cycle_temp = 516096;\012 while(1)\012 {\012  int _34 = _xFeeder_cycle_temp;\012  int _35 = _34 & 524287;\012  bool _36 = 516096 <= _35;\012  if (_36)\012  {\012   float __37 = read_channel_intel(_xLoader_channel);\012   int _38 = _xFeeder_cycle_temp;\012   int _39 = _38 >> 19;\012   int _40 = _39 & 1;\012   bool _41 = (bool)(_40);\012   int _42 = _38 & 524287;\012   int _43 = _42 & 8191;\012   _xFeeder_buffer__0_ibuffer[_41][_43] = __37;\012  } // if _36\012  int _44 = _xFeeder_cycle_temp;\012  bool _45 = 524287 < _44;\012  if (_45)\012  {\012   int _46 = _xFeeder_cycle_temp;\012   int _47 = _46 >> 19;\012   int _48 = _47 & 1;\012   bool _49 = (bool)(_48);\012   bool _50 = !(_49);\012   int _51 = _46 >> 6;\012   int _52 = _51 & 8191;\012   float _53 = _xFeeder_buffer__0_ibuffer[_50][_52];\012   write_channel_intel(_xFeeder_channel, _53);\012   (void)_53;\012  } // if _45\012  int _54 = _xFeeder_cycle_temp;\012  int _55 = _54 + 1;\012  _xFeeder_cycle_temp = _55;\012 } // while _xFeeder_s0_outermost_loop_infinite\012} // kernel kernel_xFeeder\012// Address spaces for kernel_V_1\012__kernel void kernel_V_1(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 _aLoader_channel_array_t _aLoader_channel_array;\012 _V_1_channel_array_t _V_1_channel_array;\012 _V_2_channel_array_t _V_2_channel_array;\012 // produce uZ\012 float _uZ_shreg[65][32];\012 // produce uX\012 float _uX_shreg;\012 // produce uA\012 float _uA_shreg[32];\012 int _118 = _A_extent_1 >> 11;\012 for (int _uA_s0_i = 0; _uA_s0_i < 0 + _118; _uA_s0_i++)\012 {\012  int _119 = _A_extent_0 >> 13;\012  for (int _uA_s0_k = 0; _uA_s0_k < 0 + _119; _uA_s0_k++)\012  {\012   for (int _uA_s0_kk = 0; _uA_s0_kk < 0 + 8192; _uA_s0_kk++)\012   {\012    for (int _uA_s0_ii = 0; _uA_s0_ii < 0 + 64; _uA_s0_ii++)\012    {\012     #pragma unroll\012     for (int _dummy_s0_iii = 0; _dummy_s0_iii < 0 + 32; _dummy_s0_iii++)\012     {\012      #pragma unroll\012      for (int _dummy__1_s0_l0 = 0; _dummy__1_s0_l0 < 0 + 64; _dummy__1_s0_l0++)\012      {\012       int _120 = 64 - _dummy__1_s0_l0;\012       int _121 = 63 - _dummy__1_s0_l0;\012       float _123 = _uZ_shreg[_121][_dummy_s0_iii];\012       _uZ_shreg[_120][_dummy_s0_iii] = _123;\012       (void)_123;\012      } // for _dummy__1_s0_l0\012     } // for _dummy_s0_iii\012     _aLoader_channel_array_t __124 = read_channel_intel(_aLoader_channel);\012     _aLoader_channel_array = __124;\012     float _xFeeder_channel_array = read_channel_intel(_xFeeder_channel);\012     (void)__124;\012     #pragma unroll\012     for (int _uA_s0_iii = 0; _uA_s0_iii < 0 + 32; _uA_s0_iii++)\012     {\012      float __125 = _aLoader_channel_array.s[_uA_s0_iii];\012      _uA_shreg[_uA_s0_iii] = __125;\012      (void)__125;\012      float _126;\012      bool _127 = _uA_s0_iii == 0;\012      if (_127)\012      {\012       float __128 = _xFeeder_channel_array;\012       _126 = __128;\012      } // if _127\012      else\012      {\012       float _130 = _uX_shreg;\012       _126 = _130;\012      } // if _127 else\012      float _131 = _126;\012      _uX_shreg = _131;\012      (void)_131;\012      float _133 = _uX_shreg;\012      float _134 = __fpga_reg(__fpga_reg(_133));\012      _uX_shreg = _134;\012      (void)_134;\012      bool _135 = _uA_s0_iii == 31;\012      float _136;\012      bool _137 = _uA_s0_ii == 63;\012      bool _138 = _137 && _135;\012      bool _139 = _uA_s0_kk == 0;\012      bool _140 = _138 || _139;\012      if (_140)\012      {\012       float _141 = float_from_bits(0 /* 0 */);\012       _136 = _141;\012      } // if _140\012      else\012      {\012       float _142;\012       if (_135)\012       {\012        int _143 = _uA_s0_iii + -31;\012        float _145 = __fpga_reg(__fpga_reg(_uZ_shreg[63][_143]));\012        _142 = _145;\012       } // if _135\012       else\012       {\012        int _146 = _uA_s0_iii + 1;\012        float _148 = __fpga_reg(__fpga_reg(_uZ_shreg[64][_146]));\012        _142 = _148;\012       } // if _135 else\012       float _149 = _142;\012       _136 = _149;\012      } // if _140 else\012      float _150 = _136;\012      float _152 = _uA_shreg[_uA_s0_iii];\012      float _154 = _uX_shreg;\012      float _155 = _152 * _154;\012      float _156 = _150 + _155;\012      _uZ_shreg[0][_uA_s0_iii] = _156;\012      (void)_156;\012      bool _157 = _uA_s0_iii == 0;\012      bool _158 = _uA_s0_ii == 0;\012      bool _159 = _157 && _158;\012      if (_159)\012      {\012       float _161 = _uZ_shreg[0][0];\012       _V_1_channel_array.s = _161;\012       (void)_161;\012      } // if _159\012      bool _162 = _uA_s0_kk == 8191;\012      if (_162)\012      {\012       float _163 = _uZ_shreg[0][_uA_s0_iii];\012       _V_2_channel_array.s[_uA_s0_iii] = _163;\012      }\012     } // for _uA_s0_iii\012     if (_uA_s0_kk == 8191)\012     {\012      write_channel_intel(_V_2_channel, _V_2_channel_array);\012     }\012    } // for _uA_s0_ii\012    write_channel_intel(_V_1_channel, _V_1_channel_array);\012    (void)_V_1_channel_array;\012   } // for _uA_s0_kk\012  } // for _uA_s0_k\012 } // for _uA_s0_i\012} // kernel kernel_V_1\012// Address spaces for kernel_unloader_1\012#define __address_space__unloader_1_mem_channel __global\012__kernel void kernel_unloader_1(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__unloader_1_mem_channel float *restrict _unloader_1_mem_channel)\012{\012 _V_1_channel_array_t _V_1_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _162 = _A_extent_1 >> 11;\012 for (int _unloader_1_s0_i = 0; _unloader_1_s0_i < 0 + _162; _unloader_1_s0_i++)\012 {\012  int _163 = _A_extent_0 >> 13;\012  for (int _unloader_1_s0_k = 0; _unloader_1_s0_k < 0 + _163; _unloader_1_s0_k++)\012  {\012   for (int _unloader_1_s0_kk = 0; _unloader_1_s0_kk < 0 + 8192; _unloader_1_s0_kk++)\012   {\012    _V_1_channel_array_t __164 = read_channel_intel(_V_1_channel);\012    _V_1_channel_array = __164;\012    (void)__164;\012    int _165 = _addr_temp;\012    _unloader_1_mem_channel[_165] = _V_1_channel_array.s;\012    int _166 = _addr_temp;\012    int _167 = _166 + 1;\012    _addr_temp = _167;\012   } // for _unloader_1_s0_kk\012  } // for _unloader_1_s0_k\012 } // for _unloader_1_s0_i\012} // kernel kernel_unloader_1\012#undef __address_space__unloader_1_mem_channel\012\012#define __address_space__unloader_2_mem_channel __global\012__kernel void kernel_unloader_2(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__unloader_2_mem_channel float *restrict _unloader_2_mem_channel)\012{\012 _V_2_channel_array_t _V_2_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _162 = _A_extent_1 >> 11;\012 for (int _unloader_1_s0_i = 0; _unloader_1_s0_i < 0 + _162; _unloader_1_s0_i++)\012 {\012  int _163 = _A_extent_0 >> 13;\012  for (int _unloader_1_s0_k = 0; _unloader_1_s0_k < 0 + _163; _unloader_1_s0_k++)\012  {\012   for (int _unloader_1_s0_ii = 0; _unloader_1_s0_ii < 0 + 64; _unloader_1_s0_ii++)\012   {\012    _V_2_channel_array_t __164 = read_channel_intel(_V_2_channel);\012    _V_2_channel_array = __164;\012    #pragma unroll\012    for (int _unloader_1_s0_iii = 0; _unloader_1_s0_iii < 0 + 32; _unloader_1_s0_iii++)\012    {\012     int _165 = _addr_temp;\012     _unloader_2_mem_channel[_165] = _V_2_channel_array.s[_unloader_1_s0_iii];\012     int _166 = _addr_temp;\012     int _167 = _166 + 1;\012     _addr_temp = _167;\012    } // for _unloader_1_s0_iii\012   } // for _unloader_1_s0_kk\012  } // for _unloader_1_s0_k\012 } // for _unloader_1_s0_i\012} // kernel kernel_unloader_1\012#undef __address_space__unloader_2_mem_channel\012"}];
