

================================================================
== Vitis HLS Report for 'fmaxf'
================================================================
* Date:           Sun Oct 26 18:20:52 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.974 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     294|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|     294|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln18_1_fu_154_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_2_fu_232_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_3_fu_238_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_4_fu_252_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_5_fu_264_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_6_fu_296_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_fu_142_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln25_1_fu_220_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_118_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_1_fu_130_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln1019_fu_124_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln1023_1_fu_148_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln1023_fu_136_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln25_1_fu_112_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln25_fu_100_p2      |      icmp|   0|  0|  11|           8|           1|
    |ymaggreater_fu_184_p2    |      icmp|   0|  0|  20|          32|          32|
    |or_ln18_1_fu_284_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln18_fu_270_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln25_1_fu_106_p2      |        or|   0|  0|  23|          23|          23|
    |or_ln25_fu_94_p2         |        or|   0|  0|   8|           8|           8|
    |ap_return                |    select|   0|  0|  32|           1|          32|
    |res_1_fu_212_p3          |    select|   0|  0|  32|           1|          32|
    |res_2_fu_244_p3          |    select|   0|  0|  32|           1|          32|
    |res_3_fu_276_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln39_fu_196_p3    |    select|   0|  0|   2|           1|           1|
    |ymaggreater_1_fu_204_p3  |    select|   0|  0|   2|           1|           1|
    |xor_ln18_1_fu_290_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_258_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln25_fu_226_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln39_fu_190_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 294|         179|         218|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|         fmaxf|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|         fmaxf|  return value|
|x          |   in|   32|     ap_none|             x|        scalar|
|y          |   in|   32|     ap_none|             y|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.97>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %y" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10]   --->   Operation 2 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10]   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 4 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 5 'bitselect' 'p_Result_s' <Predicate = (!or_ln18 & !and_ln18_6)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_fp_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 6 'partselect' 'x_fp_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_fp_sig_V = trunc i32 %data_V"   --->   Operation 7 'trunc' 'x_fp_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %y_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 8 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 9 'bitselect' 'p_Result_1' <Predicate = (!and_ln18_3 & !or_ln18 & !and_ln18_6)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_fp_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 10 'partselect' 'y_fp_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_fp_sig_V = trunc i32 %data_V_1"   --->   Operation 11 'trunc' 'y_fp_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25)   --->   "%or_ln25 = or i8 %y_fp_exp_V, i8 %x_fp_exp_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 12 'or' 'or_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln25 = icmp_eq  i8 %or_ln25, i8 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 13 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25_1)   --->   "%or_ln25_1 = or i23 %y_fp_sig_V, i23 %x_fp_sig_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 14 'or' 'or_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln25_1 = icmp_eq  i23 %or_ln25_1, i23 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 15 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.28ns)   --->   "%and_ln25 = and i1 %icmp_ln25_1, i1 %icmp_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 16 'and' 'and_ln25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %x_fp_exp_V, i8 255"   --->   Operation 17 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%icmp_ln1019_1 = icmp_eq  i8 %y_fp_exp_V, i8 255"   --->   Operation 18 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.05ns)   --->   "%icmp_ln1023 = icmp_ne  i23 %x_fp_sig_V, i23 0"   --->   Operation 19 'icmp' 'icmp_ln1023' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.28ns)   --->   "%and_ln18 = and i1 %icmp_ln1019, i1 %icmp_ln1023" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 20 'and' 'and_ln18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.05ns)   --->   "%icmp_ln1023_1 = icmp_ne  i23 %y_fp_sig_V, i23 0"   --->   Operation 21 'icmp' 'icmp_ln1023_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.28ns)   --->   "%and_ln18_1 = and i1 %icmp_ln1019_1, i1 %icmp_ln1023_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 22 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%p_Result_2 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %x_fp_sig_V, i32 22, i1 1"   --->   Operation 23 'bitset' 'p_Result_2' <Predicate = (and_ln18_3 & !or_ln18 & !and_ln18_6)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%p_Result_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %p_Result_s, i8 255, i23 %p_Result_2"   --->   Operation 24 'bitconcatenate' 'p_Result_3' <Predicate = (and_ln18_3 & !or_ln18 & !and_ln18_6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%res = bitcast i32 %p_Result_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:356]   --->   Operation 25 'bitcast' 'res' <Predicate = (and_ln18_3 & !or_ln18 & !and_ln18_6)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.99ns)   --->   "%ymaggreater = icmp_slt  i32 %data_V, i32 %data_V_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:38->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 26 'icmp' 'ymaggreater' <Predicate = (!and_ln18_3 & !or_ln18 & !and_ln18_6)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%xor_ln39 = xor i1 %ymaggreater, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 27 'xor' 'xor_ln39' <Predicate = (p_Result_s & p_Result_1 & !and_ln18_3 & !or_ln18 & !and_ln18_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%select_ln39 = select i1 %p_Result_s, i1 %xor_ln39, i1 %ymaggreater" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 28 'select' 'select_ln39' <Predicate = (p_Result_1 & !and_ln18_3 & !or_ln18 & !and_ln18_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.28ns) (out node of the LUT)   --->   "%ymaggreater_1 = select i1 %p_Result_1, i1 %select_ln39, i1 %ymaggreater" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 29 'select' 'ymaggreater_1' <Predicate = (!and_ln18_3 & !or_ln18 & !and_ln18_6)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%res_1 = select i1 %ymaggreater_1, i32 %y_read, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:40->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 30 'select' 'res_1' <Predicate = (!and_ln18_3 & !or_ln18 & !and_ln18_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%and_ln25_1 = and i1 %icmp_ln25_1, i1 %icmp_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 31 'and' 'and_ln25_1' <Predicate = (!or_ln18 & !and_ln18_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%xor_ln25 = xor i1 %and_ln25_1, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7]   --->   Operation 32 'xor' 'xor_ln25' <Predicate = (!or_ln18 & !and_ln18_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%and_ln18_2 = and i1 %and_ln18_1, i1 %xor_ln25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 33 'and' 'and_ln18_2' <Predicate = (!or_ln18 & !and_ln18_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_3 = and i1 %and_ln18_2, i1 %and_ln18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 34 'and' 'and_ln18_3' <Predicate = (!or_ln18 & !and_ln18_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_2 = select i1 %and_ln18_3, i32 %res, i32 %res_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 35 'select' 'res_2' <Predicate = (!or_ln18 & !and_ln18_6)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18_4 = and i1 %icmp_ln1019_1, i1 %icmp_ln1023_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 36 'and' 'and_ln18_4' <Predicate = (!and_ln18_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%xor_ln18 = xor i1 %and_ln18_4, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 37 'xor' 'xor_ln18' <Predicate = (!and_ln18_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18_5 = and i1 %and_ln18, i1 %xor_ln18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 38 'and' 'and_ln18_5' <Predicate = (!and_ln18_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln18 = or i1 %and_ln25, i1 %and_ln18_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 39 'or' 'or_ln18' <Predicate = (!and_ln18_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_3 = select i1 %or_ln18, i32 %y_read, i32 %res_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 40 'select' 'res_3' <Predicate = (!and_ln18_6)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%or_ln18_1 = or i1 %and_ln25, i1 %and_ln18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 41 'or' 'or_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%xor_ln18_1 = xor i1 %or_ln18_1, i1 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 42 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%and_ln18_6 = and i1 %and_ln18_1, i1 %xor_ln18_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 43 'and' 'and_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_4 = select i1 %and_ln18_6, i32 %x_read, i32 %res_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 44 'select' 'res_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln11 = ret i32 %res_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:11]   --->   Operation 45 'ret' 'ret_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read        (read          ) [ 00]
x_read        (read          ) [ 00]
data_V        (bitcast       ) [ 00]
p_Result_s    (bitselect     ) [ 01]
x_fp_exp_V    (partselect    ) [ 00]
x_fp_sig_V    (trunc         ) [ 00]
data_V_1      (bitcast       ) [ 00]
p_Result_1    (bitselect     ) [ 01]
y_fp_exp_V    (partselect    ) [ 00]
y_fp_sig_V    (trunc         ) [ 00]
or_ln25       (or            ) [ 00]
icmp_ln25     (icmp          ) [ 00]
or_ln25_1     (or            ) [ 00]
icmp_ln25_1   (icmp          ) [ 00]
and_ln25      (and           ) [ 00]
icmp_ln1019   (icmp          ) [ 00]
icmp_ln1019_1 (icmp          ) [ 00]
icmp_ln1023   (icmp          ) [ 00]
and_ln18      (and           ) [ 00]
icmp_ln1023_1 (icmp          ) [ 00]
and_ln18_1    (and           ) [ 00]
p_Result_2    (bitset        ) [ 00]
p_Result_3    (bitconcatenate) [ 00]
res           (bitcast       ) [ 00]
ymaggreater   (icmp          ) [ 00]
xor_ln39      (xor           ) [ 00]
select_ln39   (select        ) [ 00]
ymaggreater_1 (select        ) [ 00]
res_1         (select        ) [ 00]
and_ln25_1    (and           ) [ 00]
xor_ln25      (xor           ) [ 00]
and_ln18_2    (and           ) [ 00]
and_ln18_3    (and           ) [ 01]
res_2         (select        ) [ 00]
and_ln18_4    (and           ) [ 00]
xor_ln18      (xor           ) [ 00]
and_ln18_5    (and           ) [ 00]
or_ln18       (or            ) [ 01]
res_3         (select        ) [ 00]
or_ln18_1     (or            ) [ 00]
xor_ln18_1    (xor           ) [ 00]
and_ln18_6    (and           ) [ 01]
res_4         (select        ) [ 00]
ret_ln11      (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i23.i23.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="y_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="x_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="data_V_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_Result_s_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="6" slack="0"/>
<pin id="50" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="x_fp_exp_V_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="0" index="3" bw="6" slack="0"/>
<pin id="59" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_fp_sig_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="data_V_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_Result_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="y_fp_exp_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="6" slack="0"/>
<pin id="84" dir="0" index="3" bw="6" slack="0"/>
<pin id="85" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_fp_exp_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="y_fp_sig_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="y_fp_sig_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="or_ln25_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln25_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="or_ln25_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="23" slack="0"/>
<pin id="108" dir="0" index="1" bw="23" slack="0"/>
<pin id="109" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln25_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="23" slack="0"/>
<pin id="114" dir="0" index="1" bw="23" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="and_ln25_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln1019_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln1019_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln1023_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="23" slack="0"/>
<pin id="138" dir="0" index="1" bw="23" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1023/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="and_ln18_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln1023_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="23" slack="0"/>
<pin id="150" dir="0" index="1" bw="23" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1023_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="and_ln18_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Result_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="23" slack="0"/>
<pin id="162" dir="0" index="1" bw="23" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="0" index="3" bw="1" slack="0"/>
<pin id="165" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_Result_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="23" slack="0"/>
<pin id="175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="res_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="ymaggreater_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xor_ln39_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln39_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ymaggreater_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ymaggreater_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="res_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="and_ln25_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln25_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln18_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln18_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_3/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="res_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="and_ln18_4_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_4/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln18_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln18_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_5/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_ln18_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="res_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_3/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln18_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="xor_ln18_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="and_ln18_6_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_6/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="res_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="36" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="42" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="42" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="67"><net_src comp="42" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="30" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="68" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="93"><net_src comp="68" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="80" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="54" pin="4"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="90" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="64" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="100" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="54" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="80" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="64" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="124" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="90" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="130" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="64" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="46" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="160" pin="4"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="42" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="68" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="46" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="190" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="184" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="72" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="196" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="184" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="30" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="36" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="112" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="100" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="154" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="142" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="180" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="212" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="130" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="148" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="142" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="118" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="30" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="244" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="118" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="142" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="154" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="36" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="276" pin="3"/><net_sink comp="302" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fmaxf : x | {1 }
	Port: fmaxf : y | {1 }
  - Chain level:
	State 1
		p_Result_s : 1
		x_fp_exp_V : 1
		x_fp_sig_V : 1
		p_Result_1 : 1
		y_fp_exp_V : 1
		y_fp_sig_V : 1
		or_ln25 : 2
		icmp_ln25 : 2
		or_ln25_1 : 2
		icmp_ln25_1 : 2
		and_ln25 : 3
		icmp_ln1019 : 2
		icmp_ln1019_1 : 2
		icmp_ln1023 : 2
		and_ln18 : 3
		icmp_ln1023_1 : 2
		and_ln18_1 : 3
		p_Result_2 : 2
		p_Result_3 : 3
		res : 4
		ymaggreater : 1
		xor_ln39 : 2
		select_ln39 : 2
		ymaggreater_1 : 3
		res_1 : 4
		and_ln25_1 : 3
		xor_ln25 : 3
		and_ln18_2 : 3
		and_ln18_3 : 3
		res_2 : 3
		and_ln18_4 : 3
		xor_ln18 : 3
		and_ln18_5 : 3
		or_ln18 : 3
		res_3 : 4
		or_ln18_1 : 3
		xor_ln18_1 : 3
		and_ln18_6 : 3
		res_4 : 5
		ret_ln11 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  select_ln39_fu_196  |    0    |    2    |
|          | ymaggreater_1_fu_204 |    0    |    2    |
|  select  |     res_1_fu_212     |    0    |    32   |
|          |     res_2_fu_244     |    0    |    32   |
|          |     res_3_fu_276     |    0    |    32   |
|          |     res_4_fu_302     |    0    |    32   |
|----------|----------------------|---------|---------|
|          |   icmp_ln25_fu_100   |    0    |    11   |
|          |  icmp_ln25_1_fu_112  |    0    |    16   |
|          |  icmp_ln1019_fu_124  |    0    |    11   |
|   icmp   | icmp_ln1019_1_fu_130 |    0    |    11   |
|          |  icmp_ln1023_fu_136  |    0    |    16   |
|          | icmp_ln1023_1_fu_148 |    0    |    16   |
|          |  ymaggreater_fu_184  |    0    |    20   |
|----------|----------------------|---------|---------|
|          |     or_ln25_fu_94    |    0    |    8    |
|    or    |   or_ln25_1_fu_106   |    0    |    23   |
|          |    or_ln18_fu_270    |    0    |    2    |
|          |   or_ln18_1_fu_284   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |    and_ln25_fu_118   |    0    |    2    |
|          |    and_ln18_fu_142   |    0    |    2    |
|          |   and_ln18_1_fu_154  |    0    |    2    |
|          |   and_ln25_1_fu_220  |    0    |    2    |
|    and   |   and_ln18_2_fu_232  |    0    |    2    |
|          |   and_ln18_3_fu_238  |    0    |    2    |
|          |   and_ln18_4_fu_252  |    0    |    2    |
|          |   and_ln18_5_fu_264  |    0    |    2    |
|          |   and_ln18_6_fu_296  |    0    |    2    |
|----------|----------------------|---------|---------|
|          |    xor_ln39_fu_190   |    0    |    2    |
|    xor   |    xor_ln25_fu_226   |    0    |    2    |
|          |    xor_ln18_fu_258   |    0    |    2    |
|          |   xor_ln18_1_fu_290  |    0    |    2    |
|----------|----------------------|---------|---------|
|   read   |   y_read_read_fu_30  |    0    |    0    |
|          |   x_read_read_fu_36  |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|   p_Result_s_fu_46   |    0    |    0    |
|          |   p_Result_1_fu_72   |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|   x_fp_exp_V_fu_54   |    0    |    0    |
|          |   y_fp_exp_V_fu_80   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   x_fp_sig_V_fu_64   |    0    |    0    |
|          |   y_fp_sig_V_fu_90   |    0    |    0    |
|----------|----------------------|---------|---------|
|  bitset  |   p_Result_2_fu_160  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|   p_Result_3_fu_170  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   294   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   294  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   294  |
+-----------+--------+--------+
