// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _lenet_cnn_HH_
#define _lenet_cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "convolution3.h"
#include "convolution5.h"
#include "convolution1.h"
#include "max_pooling2.h"
#include "max_pooling4.h"
#include "lenet_cnn_fadd_32bkb.h"
#include "lenet_cnn_fmul_32cud.h"
#include "lenet_cnn_urem_5nsc4.h"
#include "lenet_cnn_conv1_wfYi.h"
#include "lenet_cnn_conv1_bg8j.h"
#include "lenet_cnn_conv3_whbi.h"
#include "lenet_cnn_conv3_bibs.h"
#include "lenet_cnn_conv5_wjbC.h"
#include "lenet_cnn_conv5_bkbM.h"
#include "lenet_cnn_fc6_weilbW.h"
#include "lenet_cnn_fc6_bias.h"
#include "lenet_cnn_output_mb6.h"
#include "lenet_cnn_conv1_oncg.h"
#include "lenet_cnn_pool2_oocq.h"
#include "lenet_cnn_conv3_opcA.h"
#include "lenet_cnn_pool4_oqcK.h"
#include "lenet_cnn_CTL_s_axi.h"
#include "lenet_cnn_DATA_IMAGE_m_axi.h"
#include "lenet_cnn_DATA_PARAMETERS_m_axi.h"
#include "lenet_cnn_DATA_FC6_OUTPUT_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_IMAGE_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_IMAGE_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_IMAGE_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_IMAGE_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_IMAGE_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_IMAGE_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_IMAGE_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_IMAGE_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_PARAMETERS_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_PARAMETERS_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_PARAMETERS_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_PARAMETERS_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_PARAMETERS_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_PARAMETERS_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_PARAMETERS_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_PARAMETERS_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_FC6_OUTPUT_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_FC6_OUTPUT_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_FC6_OUTPUT_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_FC6_OUTPUT_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_FC6_OUTPUT_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_FC6_OUTPUT_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_FC6_OUTPUT_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_FC6_OUTPUT_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTL_DATA_WIDTH = 32>
struct lenet_cnn : public sc_module {
    // Port declarations 155
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_DATA_IMAGE_AWVALID;
    sc_in< sc_logic > m_axi_DATA_IMAGE_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_IMAGE_ADDR_WIDTH> > m_axi_DATA_IMAGE_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_IMAGE_ID_WIDTH> > m_axi_DATA_IMAGE_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_IMAGE_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_IMAGE_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_IMAGE_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_IMAGE_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_IMAGE_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_IMAGE_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_IMAGE_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_IMAGE_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_IMAGE_AWUSER_WIDTH> > m_axi_DATA_IMAGE_AWUSER;
    sc_out< sc_logic > m_axi_DATA_IMAGE_WVALID;
    sc_in< sc_logic > m_axi_DATA_IMAGE_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_IMAGE_DATA_WIDTH> > m_axi_DATA_IMAGE_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_IMAGE_DATA_WIDTH/8> > m_axi_DATA_IMAGE_WSTRB;
    sc_out< sc_logic > m_axi_DATA_IMAGE_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_IMAGE_ID_WIDTH> > m_axi_DATA_IMAGE_WID;
    sc_out< sc_uint<C_M_AXI_DATA_IMAGE_WUSER_WIDTH> > m_axi_DATA_IMAGE_WUSER;
    sc_out< sc_logic > m_axi_DATA_IMAGE_ARVALID;
    sc_in< sc_logic > m_axi_DATA_IMAGE_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_IMAGE_ADDR_WIDTH> > m_axi_DATA_IMAGE_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_IMAGE_ID_WIDTH> > m_axi_DATA_IMAGE_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_IMAGE_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_IMAGE_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_IMAGE_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_IMAGE_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_IMAGE_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_IMAGE_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_IMAGE_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_IMAGE_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_IMAGE_ARUSER_WIDTH> > m_axi_DATA_IMAGE_ARUSER;
    sc_in< sc_logic > m_axi_DATA_IMAGE_RVALID;
    sc_out< sc_logic > m_axi_DATA_IMAGE_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_IMAGE_DATA_WIDTH> > m_axi_DATA_IMAGE_RDATA;
    sc_in< sc_logic > m_axi_DATA_IMAGE_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_IMAGE_ID_WIDTH> > m_axi_DATA_IMAGE_RID;
    sc_in< sc_uint<C_M_AXI_DATA_IMAGE_RUSER_WIDTH> > m_axi_DATA_IMAGE_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_IMAGE_RRESP;
    sc_in< sc_logic > m_axi_DATA_IMAGE_BVALID;
    sc_out< sc_logic > m_axi_DATA_IMAGE_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_IMAGE_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_IMAGE_ID_WIDTH> > m_axi_DATA_IMAGE_BID;
    sc_in< sc_uint<C_M_AXI_DATA_IMAGE_BUSER_WIDTH> > m_axi_DATA_IMAGE_BUSER;
    sc_out< sc_logic > m_axi_DATA_PARAMETERS_AWVALID;
    sc_in< sc_logic > m_axi_DATA_PARAMETERS_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_PARAMETERS_ADDR_WIDTH> > m_axi_DATA_PARAMETERS_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_PARAMETERS_ID_WIDTH> > m_axi_DATA_PARAMETERS_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_PARAMETERS_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_PARAMETERS_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_PARAMETERS_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_PARAMETERS_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_PARAMETERS_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_PARAMETERS_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_PARAMETERS_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_PARAMETERS_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_PARAMETERS_AWUSER_WIDTH> > m_axi_DATA_PARAMETERS_AWUSER;
    sc_out< sc_logic > m_axi_DATA_PARAMETERS_WVALID;
    sc_in< sc_logic > m_axi_DATA_PARAMETERS_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_PARAMETERS_DATA_WIDTH> > m_axi_DATA_PARAMETERS_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_PARAMETERS_DATA_WIDTH/8> > m_axi_DATA_PARAMETERS_WSTRB;
    sc_out< sc_logic > m_axi_DATA_PARAMETERS_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_PARAMETERS_ID_WIDTH> > m_axi_DATA_PARAMETERS_WID;
    sc_out< sc_uint<C_M_AXI_DATA_PARAMETERS_WUSER_WIDTH> > m_axi_DATA_PARAMETERS_WUSER;
    sc_out< sc_logic > m_axi_DATA_PARAMETERS_ARVALID;
    sc_in< sc_logic > m_axi_DATA_PARAMETERS_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_PARAMETERS_ADDR_WIDTH> > m_axi_DATA_PARAMETERS_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_PARAMETERS_ID_WIDTH> > m_axi_DATA_PARAMETERS_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_PARAMETERS_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_PARAMETERS_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_PARAMETERS_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_PARAMETERS_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_PARAMETERS_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_PARAMETERS_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_PARAMETERS_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_PARAMETERS_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_PARAMETERS_ARUSER_WIDTH> > m_axi_DATA_PARAMETERS_ARUSER;
    sc_in< sc_logic > m_axi_DATA_PARAMETERS_RVALID;
    sc_out< sc_logic > m_axi_DATA_PARAMETERS_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_PARAMETERS_DATA_WIDTH> > m_axi_DATA_PARAMETERS_RDATA;
    sc_in< sc_logic > m_axi_DATA_PARAMETERS_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_PARAMETERS_ID_WIDTH> > m_axi_DATA_PARAMETERS_RID;
    sc_in< sc_uint<C_M_AXI_DATA_PARAMETERS_RUSER_WIDTH> > m_axi_DATA_PARAMETERS_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_PARAMETERS_RRESP;
    sc_in< sc_logic > m_axi_DATA_PARAMETERS_BVALID;
    sc_out< sc_logic > m_axi_DATA_PARAMETERS_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_PARAMETERS_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_PARAMETERS_ID_WIDTH> > m_axi_DATA_PARAMETERS_BID;
    sc_in< sc_uint<C_M_AXI_DATA_PARAMETERS_BUSER_WIDTH> > m_axi_DATA_PARAMETERS_BUSER;
    sc_out< sc_logic > m_axi_DATA_FC6_OUTPUT_AWVALID;
    sc_in< sc_logic > m_axi_DATA_FC6_OUTPUT_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_ADDR_WIDTH> > m_axi_DATA_FC6_OUTPUT_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_ID_WIDTH> > m_axi_DATA_FC6_OUTPUT_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_FC6_OUTPUT_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_FC6_OUTPUT_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_FC6_OUTPUT_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_FC6_OUTPUT_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_FC6_OUTPUT_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_FC6_OUTPUT_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_FC6_OUTPUT_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_FC6_OUTPUT_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_AWUSER_WIDTH> > m_axi_DATA_FC6_OUTPUT_AWUSER;
    sc_out< sc_logic > m_axi_DATA_FC6_OUTPUT_WVALID;
    sc_in< sc_logic > m_axi_DATA_FC6_OUTPUT_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_DATA_WIDTH> > m_axi_DATA_FC6_OUTPUT_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_DATA_WIDTH/8> > m_axi_DATA_FC6_OUTPUT_WSTRB;
    sc_out< sc_logic > m_axi_DATA_FC6_OUTPUT_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_ID_WIDTH> > m_axi_DATA_FC6_OUTPUT_WID;
    sc_out< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_WUSER_WIDTH> > m_axi_DATA_FC6_OUTPUT_WUSER;
    sc_out< sc_logic > m_axi_DATA_FC6_OUTPUT_ARVALID;
    sc_in< sc_logic > m_axi_DATA_FC6_OUTPUT_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_ADDR_WIDTH> > m_axi_DATA_FC6_OUTPUT_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_ID_WIDTH> > m_axi_DATA_FC6_OUTPUT_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_FC6_OUTPUT_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_FC6_OUTPUT_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_FC6_OUTPUT_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_FC6_OUTPUT_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_FC6_OUTPUT_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_FC6_OUTPUT_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_FC6_OUTPUT_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_FC6_OUTPUT_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_ARUSER_WIDTH> > m_axi_DATA_FC6_OUTPUT_ARUSER;
    sc_in< sc_logic > m_axi_DATA_FC6_OUTPUT_RVALID;
    sc_out< sc_logic > m_axi_DATA_FC6_OUTPUT_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_DATA_WIDTH> > m_axi_DATA_FC6_OUTPUT_RDATA;
    sc_in< sc_logic > m_axi_DATA_FC6_OUTPUT_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_ID_WIDTH> > m_axi_DATA_FC6_OUTPUT_RID;
    sc_in< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_RUSER_WIDTH> > m_axi_DATA_FC6_OUTPUT_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_FC6_OUTPUT_RRESP;
    sc_in< sc_logic > m_axi_DATA_FC6_OUTPUT_BVALID;
    sc_out< sc_logic > m_axi_DATA_FC6_OUTPUT_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_FC6_OUTPUT_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_ID_WIDTH> > m_axi_DATA_FC6_OUTPUT_BID;
    sc_in< sc_uint<C_M_AXI_DATA_FC6_OUTPUT_BUSER_WIDTH> > m_axi_DATA_FC6_OUTPUT_BUSER;
    sc_in< sc_logic > s_axi_CTL_AWVALID;
    sc_out< sc_logic > s_axi_CTL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTL_ADDR_WIDTH> > s_axi_CTL_AWADDR;
    sc_in< sc_logic > s_axi_CTL_WVALID;
    sc_out< sc_logic > s_axi_CTL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTL_DATA_WIDTH> > s_axi_CTL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTL_DATA_WIDTH/8> > s_axi_CTL_WSTRB;
    sc_in< sc_logic > s_axi_CTL_ARVALID;
    sc_out< sc_logic > s_axi_CTL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTL_ADDR_WIDTH> > s_axi_CTL_ARADDR;
    sc_out< sc_logic > s_axi_CTL_RVALID;
    sc_in< sc_logic > s_axi_CTL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTL_DATA_WIDTH> > s_axi_CTL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTL_RRESP;
    sc_out< sc_logic > s_axi_CTL_BVALID;
    sc_in< sc_logic > s_axi_CTL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const8;


    // Module declarations
    lenet_cnn(sc_module_name name);
    SC_HAS_PROCESS(lenet_cnn);

    ~lenet_cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lenet_cnn_CTL_s_axi<C_S_AXI_CTL_ADDR_WIDTH,C_S_AXI_CTL_DATA_WIDTH>* lenet_cnn_CTL_s_axi_U;
    lenet_cnn_DATA_IMAGE_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_IMAGE_ID_WIDTH,C_M_AXI_DATA_IMAGE_ADDR_WIDTH,C_M_AXI_DATA_IMAGE_DATA_WIDTH,C_M_AXI_DATA_IMAGE_AWUSER_WIDTH,C_M_AXI_DATA_IMAGE_ARUSER_WIDTH,C_M_AXI_DATA_IMAGE_WUSER_WIDTH,C_M_AXI_DATA_IMAGE_RUSER_WIDTH,C_M_AXI_DATA_IMAGE_BUSER_WIDTH,C_M_AXI_DATA_IMAGE_USER_VALUE,C_M_AXI_DATA_IMAGE_PROT_VALUE,C_M_AXI_DATA_IMAGE_CACHE_VALUE>* lenet_cnn_DATA_IMAGE_m_axi_U;
    lenet_cnn_DATA_PARAMETERS_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_PARAMETERS_ID_WIDTH,C_M_AXI_DATA_PARAMETERS_ADDR_WIDTH,C_M_AXI_DATA_PARAMETERS_DATA_WIDTH,C_M_AXI_DATA_PARAMETERS_AWUSER_WIDTH,C_M_AXI_DATA_PARAMETERS_ARUSER_WIDTH,C_M_AXI_DATA_PARAMETERS_WUSER_WIDTH,C_M_AXI_DATA_PARAMETERS_RUSER_WIDTH,C_M_AXI_DATA_PARAMETERS_BUSER_WIDTH,C_M_AXI_DATA_PARAMETERS_USER_VALUE,C_M_AXI_DATA_PARAMETERS_PROT_VALUE,C_M_AXI_DATA_PARAMETERS_CACHE_VALUE>* lenet_cnn_DATA_PARAMETERS_m_axi_U;
    lenet_cnn_DATA_FC6_OUTPUT_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_FC6_OUTPUT_ID_WIDTH,C_M_AXI_DATA_FC6_OUTPUT_ADDR_WIDTH,C_M_AXI_DATA_FC6_OUTPUT_DATA_WIDTH,C_M_AXI_DATA_FC6_OUTPUT_AWUSER_WIDTH,C_M_AXI_DATA_FC6_OUTPUT_ARUSER_WIDTH,C_M_AXI_DATA_FC6_OUTPUT_WUSER_WIDTH,C_M_AXI_DATA_FC6_OUTPUT_RUSER_WIDTH,C_M_AXI_DATA_FC6_OUTPUT_BUSER_WIDTH,C_M_AXI_DATA_FC6_OUTPUT_USER_VALUE,C_M_AXI_DATA_FC6_OUTPUT_PROT_VALUE,C_M_AXI_DATA_FC6_OUTPUT_CACHE_VALUE>* lenet_cnn_DATA_FC6_OUTPUT_m_axi_U;
    lenet_cnn_conv1_wfYi* conv1_weights_0_U;
    lenet_cnn_conv1_bg8j* conv1_bias_U;
    lenet_cnn_conv3_whbi* conv3_weights_U;
    lenet_cnn_conv3_bibs* conv3_bias_U;
    lenet_cnn_conv5_wjbC* conv5_weights_U;
    lenet_cnn_conv5_bkbM* conv5_bias_U;
    lenet_cnn_fc6_weilbW* fc6_weights_0_0_U;
    lenet_cnn_fc6_bias* fc6_bias_U;
    lenet_cnn_output_mb6* output_assign_U;
    lenet_cnn_conv1_oncg* conv1_output_U;
    lenet_cnn_pool2_oocq* pool2_output_U;
    lenet_cnn_conv3_opcA* conv3_output_U;
    lenet_cnn_pool4_oqcK* pool4_output_U;
    lenet_cnn_conv5_bkbM* conv5_output_0_0_U;
    convolution3* grp_convolution3_fu_764;
    convolution5* grp_convolution5_fu_772;
    convolution1* grp_convolution1_fu_780;
    max_pooling2* grp_max_pooling2_fu_790;
    max_pooling4* grp_max_pooling4_fu_796;
    lenet_cnn_fadd_32bkb<1,5,32,32,32>* lenet_cnn_fadd_32bkb_U36;
    lenet_cnn_fmul_32cud<1,4,32,32,32>* lenet_cnn_fmul_32cud_U37;
    lenet_cnn_urem_5nsc4<1,9,5,4,5>* lenet_cnn_urem_5nsc4_U38;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<90> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > image_r;
    sc_signal< sc_lv<32> > parameters;
    sc_signal< sc_lv<32> > fc6_output;
    sc_signal< sc_logic > DATA_PARAMETERS_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > DATA_PARAMETERS_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln154_reg_1430;
    sc_signal< sc_lv<1> > icmp_ln154_reg_1430_pp0_iter7_reg;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln155_reg_1486;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln157_reg_1511;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln158_reg_1536;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > icmp_ln160_reg_1561;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<1> > icmp_ln161_reg_1586;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter1;
    sc_signal< bool > ap_block_pp6_stage0;
    sc_signal< sc_lv<1> > icmp_ln163_reg_1611;
    sc_signal< sc_logic > ap_CS_fsm_state86;
    sc_signal< sc_logic > ap_CS_fsm_pp7_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter1;
    sc_signal< bool > ap_block_pp7_stage0;
    sc_signal< sc_lv<1> > icmp_ln164_reg_1636;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state119;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter2;
    sc_signal< bool > ap_block_pp9_stage0;
    sc_signal< sc_lv<1> > icmp_ln178_reg_1744;
    sc_signal< sc_lv<1> > icmp_ln178_reg_1744_pp9_iter1_reg;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state127;
    sc_signal< sc_logic > DATA_IMAGE_AWREADY;
    sc_signal< sc_logic > DATA_IMAGE_WREADY;
    sc_signal< sc_logic > DATA_IMAGE_ARVALID;
    sc_signal< sc_logic > DATA_IMAGE_ARREADY;
    sc_signal< sc_logic > DATA_IMAGE_RVALID;
    sc_signal< sc_logic > DATA_IMAGE_RREADY;
    sc_signal< sc_lv<32> > DATA_IMAGE_RDATA;
    sc_signal< sc_logic > DATA_IMAGE_RLAST;
    sc_signal< sc_lv<1> > DATA_IMAGE_RID;
    sc_signal< sc_lv<1> > DATA_IMAGE_RUSER;
    sc_signal< sc_lv<2> > DATA_IMAGE_RRESP;
    sc_signal< sc_logic > DATA_IMAGE_BVALID;
    sc_signal< sc_lv<2> > DATA_IMAGE_BRESP;
    sc_signal< sc_lv<1> > DATA_IMAGE_BID;
    sc_signal< sc_lv<1> > DATA_IMAGE_BUSER;
    sc_signal< sc_logic > DATA_PARAMETERS_AWREADY;
    sc_signal< sc_logic > DATA_PARAMETERS_WREADY;
    sc_signal< sc_logic > DATA_PARAMETERS_ARVALID;
    sc_signal< sc_logic > DATA_PARAMETERS_ARREADY;
    sc_signal< sc_lv<32> > DATA_PARAMETERS_ARADDR;
    sc_signal< sc_lv<32> > DATA_PARAMETERS_ARLEN;
    sc_signal< sc_logic > DATA_PARAMETERS_RVALID;
    sc_signal< sc_logic > DATA_PARAMETERS_RREADY;
    sc_signal< sc_lv<32> > DATA_PARAMETERS_RDATA;
    sc_signal< sc_logic > DATA_PARAMETERS_RLAST;
    sc_signal< sc_lv<1> > DATA_PARAMETERS_RID;
    sc_signal< sc_lv<1> > DATA_PARAMETERS_RUSER;
    sc_signal< sc_lv<2> > DATA_PARAMETERS_RRESP;
    sc_signal< sc_logic > DATA_PARAMETERS_BVALID;
    sc_signal< sc_lv<2> > DATA_PARAMETERS_BRESP;
    sc_signal< sc_lv<1> > DATA_PARAMETERS_BID;
    sc_signal< sc_lv<1> > DATA_PARAMETERS_BUSER;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_AWVALID;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_AWREADY;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_WVALID;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_WREADY;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_ARREADY;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_RVALID;
    sc_signal< sc_lv<32> > DATA_FC6_OUTPUT_RDATA;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_RLAST;
    sc_signal< sc_lv<1> > DATA_FC6_OUTPUT_RID;
    sc_signal< sc_lv<1> > DATA_FC6_OUTPUT_RUSER;
    sc_signal< sc_lv<2> > DATA_FC6_OUTPUT_RRESP;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_BVALID;
    sc_signal< sc_logic > DATA_FC6_OUTPUT_BREADY;
    sc_signal< sc_lv<2> > DATA_FC6_OUTPUT_BRESP;
    sc_signal< sc_lv<1> > DATA_FC6_OUTPUT_BID;
    sc_signal< sc_lv<1> > DATA_FC6_OUTPUT_BUSER;
    sc_signal< sc_lv<8> > phi_ln154_reg_603;
    sc_signal< sc_lv<16> > phi_mul_reg_614;
    sc_signal< sc_lv<8> > phi_urem_reg_625;
    sc_signal< sc_lv<3> > phi_ln155_reg_636;
    sc_signal< sc_lv<3> > phi_ln155_reg_636_pp1_iter1_reg;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<12> > phi_ln157_reg_648;
    sc_signal< sc_lv<12> > phi_ln157_reg_648_pp2_iter1_reg;
    sc_signal< bool > ap_block_state38_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state40_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<5> > phi_ln158_reg_660;
    sc_signal< sc_lv<5> > phi_ln158_reg_660_pp3_iter1_reg;
    sc_signal< bool > ap_block_state49_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state50_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state51_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<16> > phi_ln160_reg_672;
    sc_signal< sc_lv<16> > phi_ln160_reg_672_pp4_iter1_reg;
    sc_signal< bool > ap_block_state60_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state61_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state62_pp4_stage0_iter2;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<7> > phi_ln161_reg_684;
    sc_signal< sc_lv<7> > phi_ln161_reg_684_pp5_iter1_reg;
    sc_signal< bool > ap_block_state71_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state72_pp5_stage0_iter1;
    sc_signal< bool > ap_block_state73_pp5_stage0_iter2;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<11> > phi_ln163_reg_696;
    sc_signal< sc_lv<11> > phi_ln163_reg_696_pp6_iter1_reg;
    sc_signal< bool > ap_block_state82_pp6_stage0_iter0;
    sc_signal< bool > ap_block_state83_pp6_stage0_iter1;
    sc_signal< bool > ap_block_state84_pp6_stage0_iter2;
    sc_signal< bool > ap_block_pp6_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln164_reg_708;
    sc_signal< sc_lv<4> > phi_ln164_reg_708_pp7_iter1_reg;
    sc_signal< bool > ap_block_state93_pp7_stage0_iter0;
    sc_signal< bool > ap_block_state94_pp7_stage0_iter1;
    sc_signal< bool > ap_block_state95_pp7_stage0_iter2;
    sc_signal< bool > ap_block_pp7_stage0_11001;
    sc_signal< sc_lv<11> > indvar_flatten_reg_720;
    sc_signal< sc_lv<7> > c_0_i_reg_731;
    sc_signal< sc_lv<4> > n_0_i_reg_742;
    sc_signal< sc_lv<4> > phi_ln178_reg_753;
    sc_signal< sc_lv<30> > fc6_output5_reg_1391;
    sc_signal< sc_lv<30> > parameters3_reg_1396;
    sc_signal< sc_lv<30> > image1_reg_1402;
    sc_signal< sc_lv<32> > DATA_FC6_OUTPUT_addr_reg_1413;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<31> > p_cast_fu_859_p1;
    sc_signal< sc_lv<31> > p_cast_reg_1419;
    sc_signal< sc_lv<1> > icmp_ln154_fu_862_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln154_reg_1430_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln154_reg_1430_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln154_reg_1430_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln154_reg_1430_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln154_reg_1430_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln154_reg_1430_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln154_reg_1430_pp0_iter8_reg;
    sc_signal< sc_lv<8> > add_ln154_fu_868_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > select_ln154_1_fu_886_p3;
    sc_signal< sc_lv<16> > add_ln154_7_fu_894_p2;
    sc_signal< sc_lv<3> > tmp_reg_1449;
    sc_signal< sc_lv<3> > tmp_reg_1449_pp0_iter1_reg;
    sc_signal< sc_lv<3> > tmp_reg_1449_pp0_iter2_reg;
    sc_signal< sc_lv<3> > tmp_reg_1449_pp0_iter3_reg;
    sc_signal< sc_lv<3> > tmp_reg_1449_pp0_iter4_reg;
    sc_signal< sc_lv<3> > tmp_reg_1449_pp0_iter5_reg;
    sc_signal< sc_lv<3> > tmp_reg_1449_pp0_iter6_reg;
    sc_signal< sc_lv<3> > tmp_reg_1449_pp0_iter7_reg;
    sc_signal< sc_lv<5> > select_ln154_fu_926_p3;
    sc_signal< sc_lv<4> > tmp_13_reg_1460;
    sc_signal< sc_lv<4> > tmp_13_reg_1460_pp0_iter1_reg;
    sc_signal< sc_lv<4> > tmp_13_reg_1460_pp0_iter2_reg;
    sc_signal< sc_lv<4> > tmp_13_reg_1460_pp0_iter3_reg;
    sc_signal< sc_lv<4> > tmp_13_reg_1460_pp0_iter4_reg;
    sc_signal< sc_lv<4> > tmp_13_reg_1460_pp0_iter5_reg;
    sc_signal< sc_lv<4> > tmp_13_reg_1460_pp0_iter6_reg;
    sc_signal< sc_lv<4> > tmp_13_reg_1460_pp0_iter7_reg;
    sc_signal< sc_lv<32> > DATA_PARAMETERS_addr_9_reg_1465;
    sc_signal< sc_lv<9> > add_ln154_6_fu_1019_p2;
    sc_signal< sc_lv<9> > add_ln154_6_reg_1470;
    sc_signal< sc_lv<31> > add_ln155_1_fu_1029_p2;
    sc_signal< sc_lv<31> > add_ln155_1_reg_1475;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<1> > icmp_ln155_fu_1044_p2;
    sc_signal< sc_lv<1> > icmp_ln155_reg_1486_pp1_iter1_reg;
    sc_signal< sc_lv<3> > add_ln155_fu_1050_p2;
    sc_signal< sc_lv<3> > add_ln155_reg_1490;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > DATA_PARAMETERS_addr_11_reg_1495;
    sc_signal< sc_lv<31> > add_ln157_1_fu_1061_p2;
    sc_signal< sc_lv<31> > add_ln157_1_reg_1500;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<1> > icmp_ln157_fu_1076_p2;
    sc_signal< sc_lv<1> > icmp_ln157_reg_1511_pp2_iter1_reg;
    sc_signal< sc_lv<12> > add_ln157_fu_1082_p2;
    sc_signal< sc_lv<12> > add_ln157_reg_1515;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > DATA_PARAMETERS_addr_13_reg_1520;
    sc_signal< sc_lv<31> > add_ln158_1_fu_1093_p2;
    sc_signal< sc_lv<31> > add_ln158_1_reg_1525;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<1> > icmp_ln158_fu_1108_p2;
    sc_signal< sc_lv<1> > icmp_ln158_reg_1536_pp3_iter1_reg;
    sc_signal< sc_lv<5> > add_ln158_fu_1114_p2;
    sc_signal< sc_lv<5> > add_ln158_reg_1540;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > DATA_PARAMETERS_addr_15_reg_1545;
    sc_signal< sc_lv<31> > add_ln160_1_fu_1125_p2;
    sc_signal< sc_lv<31> > add_ln160_1_reg_1550;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<1> > icmp_ln160_fu_1140_p2;
    sc_signal< sc_lv<1> > icmp_ln160_reg_1561_pp4_iter1_reg;
    sc_signal< sc_lv<16> > add_ln160_fu_1146_p2;
    sc_signal< sc_lv<16> > add_ln160_reg_1565;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<32> > DATA_PARAMETERS_addr_17_reg_1570;
    sc_signal< sc_lv<31> > add_ln161_1_fu_1157_p2;
    sc_signal< sc_lv<31> > add_ln161_1_reg_1575;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_lv<1> > icmp_ln161_fu_1172_p2;
    sc_signal< sc_lv<1> > icmp_ln161_reg_1586_pp5_iter1_reg;
    sc_signal< sc_lv<7> > add_ln161_fu_1178_p2;
    sc_signal< sc_lv<7> > add_ln161_reg_1590;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<32> > DATA_PARAMETERS_addr_19_reg_1595;
    sc_signal< sc_lv<31> > add_ln163_1_fu_1189_p2;
    sc_signal< sc_lv<31> > add_ln163_1_reg_1600;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_lv<1> > icmp_ln163_fu_1204_p2;
    sc_signal< sc_lv<1> > icmp_ln163_reg_1611_pp6_iter1_reg;
    sc_signal< sc_lv<11> > add_ln163_fu_1210_p2;
    sc_signal< sc_lv<11> > add_ln163_reg_1615;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter0;
    sc_signal< sc_lv<32> > DATA_PARAMETERS_addr_21_reg_1620;
    sc_signal< sc_lv<31> > add_ln164_1_fu_1221_p2;
    sc_signal< sc_lv<31> > add_ln164_1_reg_1625;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_lv<1> > icmp_ln164_fu_1236_p2;
    sc_signal< sc_lv<1> > icmp_ln164_reg_1636_pp7_iter1_reg;
    sc_signal< sc_lv<4> > add_ln164_fu_1242_p2;
    sc_signal< sc_lv<4> > add_ln164_reg_1640;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter0;
    sc_signal< sc_lv<32> > DATA_PARAMETERS_addr_23_reg_1645;
    sc_signal< sc_lv<1> > icmp_ln122_fu_1253_p2;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650;
    sc_signal< sc_logic > ap_CS_fsm_pp8_stage0;
    sc_signal< bool > ap_block_state106_pp8_stage0_iter0;
    sc_signal< bool > ap_block_state107_pp8_stage0_iter1;
    sc_signal< bool > ap_block_state108_pp8_stage0_iter2;
    sc_signal< bool > ap_block_state109_pp8_stage0_iter3;
    sc_signal< bool > ap_block_state110_pp8_stage0_iter4;
    sc_signal< bool > ap_block_state111_pp8_stage0_iter5;
    sc_signal< bool > ap_block_state112_pp8_stage0_iter6;
    sc_signal< bool > ap_block_state113_pp8_stage0_iter7;
    sc_signal< bool > ap_block_state114_pp8_stage0_iter8;
    sc_signal< bool > ap_block_state115_pp8_stage0_iter9;
    sc_signal< bool > ap_block_state116_pp8_stage0_iter10;
    sc_signal< bool > ap_block_state117_pp8_stage0_iter11;
    sc_signal< bool > ap_block_state118_pp8_stage0_iter12;
    sc_signal< bool > ap_block_pp8_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650_pp8_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650_pp8_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650_pp8_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650_pp8_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650_pp8_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650_pp8_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650_pp8_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650_pp8_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650_pp8_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650_pp8_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln122_reg_1650_pp8_iter11_reg;
    sc_signal< sc_lv<11> > add_ln122_fu_1259_p2;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter0;
    sc_signal< sc_lv<7> > c_fu_1265_p2;
    sc_signal< sc_lv<7> > c_reg_1659;
    sc_signal< sc_lv<1> > icmp_ln123_fu_1271_p2;
    sc_signal< sc_lv<1> > icmp_ln123_reg_1664;
    sc_signal< sc_lv<1> > icmp_ln123_reg_1664_pp8_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln123_reg_1664_pp8_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln123_reg_1664_pp8_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln123_reg_1664_pp8_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln123_reg_1664_pp8_iter5_reg;
    sc_signal< sc_lv<4> > select_ln125_fu_1277_p3;
    sc_signal< sc_lv<4> > select_ln125_reg_1669;
    sc_signal< sc_lv<4> > select_ln125_reg_1669_pp8_iter1_reg;
    sc_signal< sc_lv<4> > select_ln125_reg_1669_pp8_iter2_reg;
    sc_signal< sc_lv<4> > select_ln125_reg_1669_pp8_iter3_reg;
    sc_signal< sc_lv<4> > select_ln125_reg_1669_pp8_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln125_1_fu_1285_p2;
    sc_signal< sc_lv<1> > icmp_ln125_1_reg_1676;
    sc_signal< sc_lv<1> > icmp_ln125_1_reg_1676_pp8_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln125_1_reg_1676_pp8_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln125_1_reg_1676_pp8_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln125_1_reg_1676_pp8_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln125_1_reg_1676_pp8_iter5_reg;
    sc_signal< sc_lv<7> > select_ln125_3_fu_1291_p3;
    sc_signal< sc_lv<7> > select_ln125_3_reg_1681;
    sc_signal< sc_lv<4> > n_fu_1299_p2;
    sc_signal< sc_lv<1> > icmp_ln125_fu_1305_p2;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1693;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1693_pp8_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1693_pp8_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1693_pp8_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln125_reg_1693_pp8_iter5_reg;
    sc_signal< sc_lv<32> > conv5_output_0_0_q0;
    sc_signal< sc_lv<32> > conv5_output_0_0_l_reg_1708;
    sc_signal< sc_lv<32> > fc6_weights_0_0_q0;
    sc_signal< sc_lv<32> > fc6_weights_0_0_lo_reg_1713;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter2;
    sc_signal< sc_lv<4> > output_assign_addr_1_reg_1723;
    sc_signal< sc_lv<4> > output_assign_addr_1_reg_1723_pp8_iter6_reg;
    sc_signal< sc_lv<4> > output_assign_addr_1_reg_1723_pp8_iter7_reg;
    sc_signal< sc_lv<4> > output_assign_addr_1_reg_1723_pp8_iter8_reg;
    sc_signal< sc_lv<4> > output_assign_addr_1_reg_1723_pp8_iter9_reg;
    sc_signal< sc_lv<4> > output_assign_addr_1_reg_1723_pp8_iter10_reg;
    sc_signal< sc_lv<4> > output_assign_addr_1_reg_1723_pp8_iter11_reg;
    sc_signal< sc_lv<32> > acc_fu_1366_p3;
    sc_signal< sc_lv<32> > acc_reg_1729;
    sc_signal< sc_lv<32> > grp_fu_806_p2;
    sc_signal< sc_lv<32> > tmp_i_reg_1734;
    sc_signal< sc_lv<32> > grp_fu_802_p2;
    sc_signal< sc_lv<32> > tmp_7_i_reg_1739;
    sc_signal< sc_lv<1> > icmp_ln178_fu_1374_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp9_stage0;
    sc_signal< bool > ap_block_state120_pp9_stage0_iter0;
    sc_signal< bool > ap_block_state121_pp9_stage0_iter1;
    sc_signal< bool > ap_block_state122_pp9_stage0_iter2;
    sc_signal< bool > ap_block_state122_io;
    sc_signal< bool > ap_block_pp9_stage0_11001;
    sc_signal< sc_lv<4> > add_ln178_fu_1380_p2;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter0;
    sc_signal< sc_lv<32> > output_assign_q0;
    sc_signal< sc_lv<32> > output_assign_load_reg_1758;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state38;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state49;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state60;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state70;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state71;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state81;
    sc_signal< bool > ap_block_pp6_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp6_exit_iter0_state82;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state92;
    sc_signal< bool > ap_block_pp7_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp7_exit_iter0_state93;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state105;
    sc_signal< sc_logic > grp_convolution5_fu_772_ap_ready;
    sc_signal< sc_logic > grp_convolution5_fu_772_ap_done;
    sc_signal< bool > ap_block_pp8_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp8_exit_iter0_state106;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter12;
    sc_signal< bool > ap_block_pp9_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp9_exit_iter0_state120;
    sc_signal< sc_lv<8> > conv1_weights_0_address0;
    sc_signal< sc_logic > conv1_weights_0_ce0;
    sc_signal< sc_logic > conv1_weights_0_we0;
    sc_signal< sc_lv<32> > conv1_weights_0_q0;
    sc_signal< sc_logic > conv1_weights_0_ce1;
    sc_signal< sc_lv<32> > conv1_weights_0_q1;
    sc_signal< sc_lv<3> > conv1_bias_address0;
    sc_signal< sc_logic > conv1_bias_ce0;
    sc_signal< sc_logic > conv1_bias_we0;
    sc_signal< sc_lv<32> > conv1_bias_q0;
    sc_signal< sc_lv<12> > conv3_weights_address0;
    sc_signal< sc_logic > conv3_weights_ce0;
    sc_signal< sc_logic > conv3_weights_we0;
    sc_signal< sc_lv<32> > conv3_weights_q0;
    sc_signal< sc_logic > conv3_weights_ce1;
    sc_signal< sc_lv<32> > conv3_weights_q1;
    sc_signal< sc_lv<4> > conv3_bias_address0;
    sc_signal< sc_logic > conv3_bias_ce0;
    sc_signal< sc_logic > conv3_bias_we0;
    sc_signal< sc_lv<32> > conv3_bias_q0;
    sc_signal< sc_lv<16> > conv5_weights_address0;
    sc_signal< sc_logic > conv5_weights_ce0;
    sc_signal< sc_logic > conv5_weights_we0;
    sc_signal< sc_lv<32> > conv5_weights_q0;
    sc_signal< sc_lv<7> > conv5_bias_address0;
    sc_signal< sc_logic > conv5_bias_ce0;
    sc_signal< sc_logic > conv5_bias_we0;
    sc_signal< sc_lv<32> > conv5_bias_q0;
    sc_signal< sc_lv<11> > fc6_weights_0_0_address0;
    sc_signal< sc_logic > fc6_weights_0_0_ce0;
    sc_signal< sc_logic > fc6_weights_0_0_we0;
    sc_signal< sc_lv<4> > fc6_bias_address0;
    sc_signal< sc_logic > fc6_bias_ce0;
    sc_signal< sc_logic > fc6_bias_we0;
    sc_signal< sc_lv<32> > fc6_bias_q0;
    sc_signal< sc_lv<4> > output_assign_address0;
    sc_signal< sc_logic > output_assign_ce0;
    sc_signal< sc_logic > output_assign_ce1;
    sc_signal< sc_logic > output_assign_we1;
    sc_signal< sc_lv<13> > conv1_output_address0;
    sc_signal< sc_logic > conv1_output_ce0;
    sc_signal< sc_logic > conv1_output_we0;
    sc_signal< sc_lv<32> > conv1_output_q0;
    sc_signal< sc_lv<11> > pool2_output_address0;
    sc_signal< sc_logic > pool2_output_ce0;
    sc_signal< sc_logic > pool2_output_we0;
    sc_signal< sc_lv<32> > pool2_output_q0;
    sc_signal< sc_logic > pool2_output_ce1;
    sc_signal< sc_lv<32> > pool2_output_q1;
    sc_signal< sc_lv<11> > conv3_output_address0;
    sc_signal< sc_logic > conv3_output_ce0;
    sc_signal< sc_logic > conv3_output_we0;
    sc_signal< sc_lv<32> > conv3_output_q0;
    sc_signal< sc_lv<9> > pool4_output_address0;
    sc_signal< sc_logic > pool4_output_ce0;
    sc_signal< sc_logic > pool4_output_we0;
    sc_signal< sc_lv<32> > pool4_output_q0;
    sc_signal< sc_lv<7> > conv5_output_0_0_address0;
    sc_signal< sc_logic > conv5_output_0_0_ce0;
    sc_signal< sc_logic > conv5_output_0_0_we0;
    sc_signal< sc_logic > grp_convolution3_fu_764_ap_start;
    sc_signal< sc_logic > grp_convolution3_fu_764_ap_done;
    sc_signal< sc_logic > grp_convolution3_fu_764_ap_idle;
    sc_signal< sc_logic > grp_convolution3_fu_764_ap_ready;
    sc_signal< sc_lv<11> > grp_convolution3_fu_764_input_r_address0;
    sc_signal< sc_logic > grp_convolution3_fu_764_input_r_ce0;
    sc_signal< sc_lv<11> > grp_convolution3_fu_764_input_r_address1;
    sc_signal< sc_logic > grp_convolution3_fu_764_input_r_ce1;
    sc_signal< sc_lv<12> > grp_convolution3_fu_764_weights_address0;
    sc_signal< sc_logic > grp_convolution3_fu_764_weights_ce0;
    sc_signal< sc_lv<12> > grp_convolution3_fu_764_weights_address1;
    sc_signal< sc_logic > grp_convolution3_fu_764_weights_ce1;
    sc_signal< sc_lv<4> > grp_convolution3_fu_764_bias_address0;
    sc_signal< sc_logic > grp_convolution3_fu_764_bias_ce0;
    sc_signal< sc_lv<11> > grp_convolution3_fu_764_output_r_address0;
    sc_signal< sc_logic > grp_convolution3_fu_764_output_r_ce0;
    sc_signal< sc_logic > grp_convolution3_fu_764_output_r_we0;
    sc_signal< sc_lv<32> > grp_convolution3_fu_764_output_r_d0;
    sc_signal< sc_logic > grp_convolution5_fu_772_ap_start;
    sc_signal< sc_logic > grp_convolution5_fu_772_ap_idle;
    sc_signal< sc_lv<9> > grp_convolution5_fu_772_input_r_address0;
    sc_signal< sc_logic > grp_convolution5_fu_772_input_r_ce0;
    sc_signal< sc_lv<16> > grp_convolution5_fu_772_weights_address0;
    sc_signal< sc_logic > grp_convolution5_fu_772_weights_ce0;
    sc_signal< sc_lv<7> > grp_convolution5_fu_772_bias_address0;
    sc_signal< sc_logic > grp_convolution5_fu_772_bias_ce0;
    sc_signal< sc_lv<7> > grp_convolution5_fu_772_output_0_0_address0;
    sc_signal< sc_logic > grp_convolution5_fu_772_output_0_0_ce0;
    sc_signal< sc_logic > grp_convolution5_fu_772_output_0_0_we0;
    sc_signal< sc_lv<32> > grp_convolution5_fu_772_output_0_0_d0;
    sc_signal< sc_logic > grp_convolution1_fu_780_ap_start;
    sc_signal< sc_logic > grp_convolution1_fu_780_ap_done;
    sc_signal< sc_logic > grp_convolution1_fu_780_ap_idle;
    sc_signal< sc_logic > grp_convolution1_fu_780_ap_ready;
    sc_signal< sc_logic > grp_convolution1_fu_780_m_axi_input_r_AWVALID;
    sc_signal< sc_lv<32> > grp_convolution1_fu_780_m_axi_input_r_AWADDR;
    sc_signal< sc_lv<1> > grp_convolution1_fu_780_m_axi_input_r_AWID;
    sc_signal< sc_lv<32> > grp_convolution1_fu_780_m_axi_input_r_AWLEN;
    sc_signal< sc_lv<3> > grp_convolution1_fu_780_m_axi_input_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_convolution1_fu_780_m_axi_input_r_AWBURST;
    sc_signal< sc_lv<2> > grp_convolution1_fu_780_m_axi_input_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_convolution1_fu_780_m_axi_input_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_convolution1_fu_780_m_axi_input_r_AWPROT;
    sc_signal< sc_lv<4> > grp_convolution1_fu_780_m_axi_input_r_AWQOS;
    sc_signal< sc_lv<4> > grp_convolution1_fu_780_m_axi_input_r_AWREGION;
    sc_signal< sc_lv<1> > grp_convolution1_fu_780_m_axi_input_r_AWUSER;
    sc_signal< sc_logic > grp_convolution1_fu_780_m_axi_input_r_WVALID;
    sc_signal< sc_lv<32> > grp_convolution1_fu_780_m_axi_input_r_WDATA;
    sc_signal< sc_lv<4> > grp_convolution1_fu_780_m_axi_input_r_WSTRB;
    sc_signal< sc_logic > grp_convolution1_fu_780_m_axi_input_r_WLAST;
    sc_signal< sc_lv<1> > grp_convolution1_fu_780_m_axi_input_r_WID;
    sc_signal< sc_lv<1> > grp_convolution1_fu_780_m_axi_input_r_WUSER;
    sc_signal< sc_logic > grp_convolution1_fu_780_m_axi_input_r_ARVALID;
    sc_signal< sc_lv<32> > grp_convolution1_fu_780_m_axi_input_r_ARADDR;
    sc_signal< sc_lv<1> > grp_convolution1_fu_780_m_axi_input_r_ARID;
    sc_signal< sc_lv<32> > grp_convolution1_fu_780_m_axi_input_r_ARLEN;
    sc_signal< sc_lv<3> > grp_convolution1_fu_780_m_axi_input_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_convolution1_fu_780_m_axi_input_r_ARBURST;
    sc_signal< sc_lv<2> > grp_convolution1_fu_780_m_axi_input_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_convolution1_fu_780_m_axi_input_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_convolution1_fu_780_m_axi_input_r_ARPROT;
    sc_signal< sc_lv<4> > grp_convolution1_fu_780_m_axi_input_r_ARQOS;
    sc_signal< sc_lv<4> > grp_convolution1_fu_780_m_axi_input_r_ARREGION;
    sc_signal< sc_lv<1> > grp_convolution1_fu_780_m_axi_input_r_ARUSER;
    sc_signal< sc_logic > grp_convolution1_fu_780_m_axi_input_r_RREADY;
    sc_signal< sc_logic > grp_convolution1_fu_780_m_axi_input_r_BREADY;
    sc_signal< sc_lv<8> > grp_convolution1_fu_780_weights_0_address0;
    sc_signal< sc_logic > grp_convolution1_fu_780_weights_0_ce0;
    sc_signal< sc_lv<8> > grp_convolution1_fu_780_weights_0_address1;
    sc_signal< sc_logic > grp_convolution1_fu_780_weights_0_ce1;
    sc_signal< sc_lv<3> > grp_convolution1_fu_780_bias_address0;
    sc_signal< sc_logic > grp_convolution1_fu_780_bias_ce0;
    sc_signal< sc_lv<13> > grp_convolution1_fu_780_output_r_address0;
    sc_signal< sc_logic > grp_convolution1_fu_780_output_r_ce0;
    sc_signal< sc_logic > grp_convolution1_fu_780_output_r_we0;
    sc_signal< sc_lv<32> > grp_convolution1_fu_780_output_r_d0;
    sc_signal< sc_logic > grp_max_pooling2_fu_790_ap_start;
    sc_signal< sc_logic > grp_max_pooling2_fu_790_ap_done;
    sc_signal< sc_logic > grp_max_pooling2_fu_790_ap_idle;
    sc_signal< sc_logic > grp_max_pooling2_fu_790_ap_ready;
    sc_signal< sc_lv<13> > grp_max_pooling2_fu_790_input_r_address0;
    sc_signal< sc_logic > grp_max_pooling2_fu_790_input_r_ce0;
    sc_signal< sc_lv<11> > grp_max_pooling2_fu_790_output_r_address0;
    sc_signal< sc_logic > grp_max_pooling2_fu_790_output_r_ce0;
    sc_signal< sc_logic > grp_max_pooling2_fu_790_output_r_we0;
    sc_signal< sc_lv<32> > grp_max_pooling2_fu_790_output_r_d0;
    sc_signal< sc_logic > grp_max_pooling4_fu_796_ap_start;
    sc_signal< sc_logic > grp_max_pooling4_fu_796_ap_done;
    sc_signal< sc_logic > grp_max_pooling4_fu_796_ap_idle;
    sc_signal< sc_logic > grp_max_pooling4_fu_796_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pooling4_fu_796_input_r_address0;
    sc_signal< sc_logic > grp_max_pooling4_fu_796_input_r_ce0;
    sc_signal< sc_lv<9> > grp_max_pooling4_fu_796_output_r_address0;
    sc_signal< sc_logic > grp_max_pooling4_fu_796_output_r_ce0;
    sc_signal< sc_logic > grp_max_pooling4_fu_796_output_r_we0;
    sc_signal< sc_lv<32> > grp_max_pooling4_fu_796_output_r_d0;
    sc_signal< sc_lv<3> > ap_phi_mux_phi_ln155_phi_fu_640_p4;
    sc_signal< sc_lv<12> > ap_phi_mux_phi_ln157_phi_fu_652_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_phi_ln158_phi_fu_664_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_phi_ln160_phi_fu_676_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_phi_ln161_phi_fu_688_p4;
    sc_signal< sc_lv<11> > ap_phi_mux_phi_ln163_phi_fu_700_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln164_phi_fu_712_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_c_0_i_phi_fu_735_p4;
    sc_signal< bool > ap_block_pp8_stage0;
    sc_signal< sc_logic > grp_convolution3_fu_764_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state100;
    sc_signal< sc_logic > ap_CS_fsm_state101;
    sc_signal< sc_logic > grp_convolution5_fu_772_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state104;
    sc_signal< sc_logic > grp_convolution1_fu_780_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state96;
    sc_signal< sc_logic > ap_CS_fsm_state97;
    sc_signal< sc_logic > grp_max_pooling2_fu_790_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state98;
    sc_signal< sc_logic > ap_CS_fsm_state99;
    sc_signal< sc_logic > grp_max_pooling4_fu_796_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state102;
    sc_signal< sc_logic > ap_CS_fsm_state103;
    sc_signal< sc_lv<64> > zext_ln154_5_fu_1025_p1;
    sc_signal< sc_lv<64> > zext_ln155_fu_1056_p1;
    sc_signal< sc_lv<64> > zext_ln157_1_fu_1088_p1;
    sc_signal< sc_lv<64> > zext_ln158_fu_1120_p1;
    sc_signal< sc_lv<64> > zext_ln160_1_fu_1152_p1;
    sc_signal< sc_lv<64> > zext_ln161_fu_1184_p1;
    sc_signal< sc_lv<64> > zext_ln163_1_fu_1216_p1;
    sc_signal< sc_lv<64> > zext_ln164_fu_1248_p1;
    sc_signal< sc_lv<64> > zext_ln125_1_fu_1310_p1;
    sc_signal< sc_lv<64> > sext_ln126_fu_1351_p1;
    sc_signal< sc_lv<64> > zext_ln125_fu_1356_p1;
    sc_signal< sc_lv<64> > zext_ln178_fu_1386_p1;
    sc_signal< sc_lv<64> > empty_15_fu_840_p1;
    sc_signal< sc_lv<64> > empty_fu_850_p1;
    sc_signal< sc_lv<64> > zext_ln155_1_fu_1034_p1;
    sc_signal< sc_lv<64> > zext_ln157_fu_1066_p1;
    sc_signal< sc_lv<64> > zext_ln158_1_fu_1098_p1;
    sc_signal< sc_lv<64> > zext_ln160_fu_1130_p1;
    sc_signal< sc_lv<64> > zext_ln161_1_fu_1162_p1;
    sc_signal< sc_lv<64> > zext_ln163_fu_1194_p1;
    sc_signal< sc_lv<64> > zext_ln164_1_fu_1226_p1;
    sc_signal< bool > ap_block_pp9_stage0_01001;
    sc_signal< sc_lv<8> > add_ln154_1_fu_874_p2;
    sc_signal< sc_lv<1> > icmp_ln154_2_fu_880_p2;
    sc_signal< sc_lv<5> > trunc_ln154_fu_910_p1;
    sc_signal< sc_lv<1> > icmp_ln154_1_fu_914_p2;
    sc_signal< sc_lv<5> > add_ln154_3_fu_920_p2;
    sc_signal< sc_lv<5> > mul_ln154_fu_938_p1;
    sc_signal< sc_lv<12> > mul_ln154_fu_938_p2;
    sc_signal< sc_lv<4> > grp_fu_954_p1;
    sc_signal< sc_lv<5> > tmp_12_fu_963_p3;
    sc_signal< sc_lv<11> > zext_ln154_fu_960_p1;
    sc_signal< sc_lv<11> > zext_ln154_1_fu_970_p1;
    sc_signal< sc_lv<5> > sext_ln154_fu_980_p1;
    sc_signal< sc_lv<11> > add_ln154_2_fu_974_p2;
    sc_signal< sc_lv<11> > zext_ln154_3_fu_983_p1;
    sc_signal< sc_lv<11> > add_ln154_4_fu_987_p2;
    sc_signal< sc_lv<7> > trunc_ln154_2_fu_997_p1;
    sc_signal< sc_lv<9> > trunc_ln154_1_fu_993_p1;
    sc_signal< sc_lv<9> > p_shl_cast_fu_1001_p3;
    sc_signal< sc_lv<5> > grp_fu_954_p2;
    sc_signal< sc_lv<9> > add_ln154_5_fu_1009_p2;
    sc_signal< sc_lv<9> > zext_ln154_4_fu_1015_p1;
    sc_signal< sc_lv<11> > tmp_s_fu_1317_p3;
    sc_signal< sc_lv<7> > tmp_5_fu_1328_p3;
    sc_signal< sc_lv<12> > zext_ln126_1_fu_1324_p1;
    sc_signal< sc_lv<12> > zext_ln126_2_fu_1335_p1;
    sc_signal< sc_lv<12> > sub_ln126_fu_1339_p2;
    sc_signal< sc_lv<12> > zext_ln126_fu_1314_p1;
    sc_signal< sc_lv<12> > add_ln126_fu_1345_p2;
    sc_signal< sc_lv<1> > select_ln125_1_fu_1361_p3;
    sc_signal< sc_logic > grp_fu_954_ce;
    sc_signal< sc_lv<90> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< sc_logic > ap_idle_pp6;
    sc_signal< sc_logic > ap_enable_pp6;
    sc_signal< sc_logic > ap_idle_pp7;
    sc_signal< sc_logic > ap_enable_pp7;
    sc_signal< sc_logic > ap_idle_pp8;
    sc_signal< sc_logic > ap_enable_pp8;
    sc_signal< sc_logic > ap_idle_pp9;
    sc_signal< sc_logic > ap_enable_pp9;
    sc_signal< sc_lv<12> > mul_ln154_fu_938_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<90> ap_ST_fsm_state1;
    static const sc_lv<90> ap_ST_fsm_state2;
    static const sc_lv<90> ap_ST_fsm_state3;
    static const sc_lv<90> ap_ST_fsm_state4;
    static const sc_lv<90> ap_ST_fsm_state5;
    static const sc_lv<90> ap_ST_fsm_state6;
    static const sc_lv<90> ap_ST_fsm_state7;
    static const sc_lv<90> ap_ST_fsm_state8;
    static const sc_lv<90> ap_ST_fsm_pp0_stage0;
    static const sc_lv<90> ap_ST_fsm_state19;
    static const sc_lv<90> ap_ST_fsm_state20;
    static const sc_lv<90> ap_ST_fsm_state21;
    static const sc_lv<90> ap_ST_fsm_state22;
    static const sc_lv<90> ap_ST_fsm_state23;
    static const sc_lv<90> ap_ST_fsm_state24;
    static const sc_lv<90> ap_ST_fsm_state25;
    static const sc_lv<90> ap_ST_fsm_state26;
    static const sc_lv<90> ap_ST_fsm_pp1_stage0;
    static const sc_lv<90> ap_ST_fsm_state30;
    static const sc_lv<90> ap_ST_fsm_state31;
    static const sc_lv<90> ap_ST_fsm_state32;
    static const sc_lv<90> ap_ST_fsm_state33;
    static const sc_lv<90> ap_ST_fsm_state34;
    static const sc_lv<90> ap_ST_fsm_state35;
    static const sc_lv<90> ap_ST_fsm_state36;
    static const sc_lv<90> ap_ST_fsm_state37;
    static const sc_lv<90> ap_ST_fsm_pp2_stage0;
    static const sc_lv<90> ap_ST_fsm_state41;
    static const sc_lv<90> ap_ST_fsm_state42;
    static const sc_lv<90> ap_ST_fsm_state43;
    static const sc_lv<90> ap_ST_fsm_state44;
    static const sc_lv<90> ap_ST_fsm_state45;
    static const sc_lv<90> ap_ST_fsm_state46;
    static const sc_lv<90> ap_ST_fsm_state47;
    static const sc_lv<90> ap_ST_fsm_state48;
    static const sc_lv<90> ap_ST_fsm_pp3_stage0;
    static const sc_lv<90> ap_ST_fsm_state52;
    static const sc_lv<90> ap_ST_fsm_state53;
    static const sc_lv<90> ap_ST_fsm_state54;
    static const sc_lv<90> ap_ST_fsm_state55;
    static const sc_lv<90> ap_ST_fsm_state56;
    static const sc_lv<90> ap_ST_fsm_state57;
    static const sc_lv<90> ap_ST_fsm_state58;
    static const sc_lv<90> ap_ST_fsm_state59;
    static const sc_lv<90> ap_ST_fsm_pp4_stage0;
    static const sc_lv<90> ap_ST_fsm_state63;
    static const sc_lv<90> ap_ST_fsm_state64;
    static const sc_lv<90> ap_ST_fsm_state65;
    static const sc_lv<90> ap_ST_fsm_state66;
    static const sc_lv<90> ap_ST_fsm_state67;
    static const sc_lv<90> ap_ST_fsm_state68;
    static const sc_lv<90> ap_ST_fsm_state69;
    static const sc_lv<90> ap_ST_fsm_state70;
    static const sc_lv<90> ap_ST_fsm_pp5_stage0;
    static const sc_lv<90> ap_ST_fsm_state74;
    static const sc_lv<90> ap_ST_fsm_state75;
    static const sc_lv<90> ap_ST_fsm_state76;
    static const sc_lv<90> ap_ST_fsm_state77;
    static const sc_lv<90> ap_ST_fsm_state78;
    static const sc_lv<90> ap_ST_fsm_state79;
    static const sc_lv<90> ap_ST_fsm_state80;
    static const sc_lv<90> ap_ST_fsm_state81;
    static const sc_lv<90> ap_ST_fsm_pp6_stage0;
    static const sc_lv<90> ap_ST_fsm_state85;
    static const sc_lv<90> ap_ST_fsm_state86;
    static const sc_lv<90> ap_ST_fsm_state87;
    static const sc_lv<90> ap_ST_fsm_state88;
    static const sc_lv<90> ap_ST_fsm_state89;
    static const sc_lv<90> ap_ST_fsm_state90;
    static const sc_lv<90> ap_ST_fsm_state91;
    static const sc_lv<90> ap_ST_fsm_state92;
    static const sc_lv<90> ap_ST_fsm_pp7_stage0;
    static const sc_lv<90> ap_ST_fsm_state96;
    static const sc_lv<90> ap_ST_fsm_state97;
    static const sc_lv<90> ap_ST_fsm_state98;
    static const sc_lv<90> ap_ST_fsm_state99;
    static const sc_lv<90> ap_ST_fsm_state100;
    static const sc_lv<90> ap_ST_fsm_state101;
    static const sc_lv<90> ap_ST_fsm_state102;
    static const sc_lv<90> ap_ST_fsm_state103;
    static const sc_lv<90> ap_ST_fsm_state104;
    static const sc_lv<90> ap_ST_fsm_state105;
    static const sc_lv<90> ap_ST_fsm_pp8_stage0;
    static const sc_lv<90> ap_ST_fsm_state119;
    static const sc_lv<90> ap_ST_fsm_pp9_stage0;
    static const sc_lv<90> ap_ST_fsm_state123;
    static const sc_lv<90> ap_ST_fsm_state124;
    static const sc_lv<90> ap_ST_fsm_state125;
    static const sc_lv<90> ap_ST_fsm_state126;
    static const sc_lv<90> ap_ST_fsm_state127;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_59;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_IMAGE_USER_VALUE;
    static const int C_M_AXI_DATA_IMAGE_PROT_VALUE;
    static const int C_M_AXI_DATA_IMAGE_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_PARAMETERS_USER_VALUE;
    static const int C_M_AXI_DATA_PARAMETERS_PROT_VALUE;
    static const int C_M_AXI_DATA_PARAMETERS_CACHE_VALUE;
    static const int C_M_AXI_DATA_FC6_OUTPUT_USER_VALUE;
    static const int C_M_AXI_DATA_FC6_OUTPUT_PROT_VALUE;
    static const int C_M_AXI_DATA_FC6_OUTPUT_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_96;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_960;
    static const sc_lv<32> ap_const_lv32_BB80;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_4B0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<8> ap_const_lv8_96;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_19;
    static const sc_lv<16> ap_const_lv16_148;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<12> ap_const_lv12_34;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<31> ap_const_lv31_96;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<31> ap_const_lv31_9C;
    static const sc_lv<12> ap_const_lv12_960;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<31> ap_const_lv31_9FC;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<31> ap_const_lv31_A0C;
    static const sc_lv<16> ap_const_lv16_BB80;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<31> ap_const_lv31_C58C;
    static const sc_lv<7> ap_const_lv7_78;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<31> ap_const_lv31_C604;
    static const sc_lv<11> ap_const_lv11_4B0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<31> ap_const_lv31_CAB4;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_DATA_FC6_OUTPUT_AWVALID();
    void thread_DATA_FC6_OUTPUT_BREADY();
    void thread_DATA_FC6_OUTPUT_WVALID();
    void thread_DATA_FC6_OUTPUT_blk_n_AW();
    void thread_DATA_FC6_OUTPUT_blk_n_B();
    void thread_DATA_FC6_OUTPUT_blk_n_W();
    void thread_DATA_IMAGE_ARVALID();
    void thread_DATA_IMAGE_RREADY();
    void thread_DATA_PARAMETERS_ARADDR();
    void thread_DATA_PARAMETERS_ARLEN();
    void thread_DATA_PARAMETERS_ARVALID();
    void thread_DATA_PARAMETERS_RREADY();
    void thread_DATA_PARAMETERS_blk_n_AR();
    void thread_DATA_PARAMETERS_blk_n_R();
    void thread_acc_fu_1366_p3();
    void thread_add_ln122_fu_1259_p2();
    void thread_add_ln126_fu_1345_p2();
    void thread_add_ln154_1_fu_874_p2();
    void thread_add_ln154_2_fu_974_p2();
    void thread_add_ln154_3_fu_920_p2();
    void thread_add_ln154_4_fu_987_p2();
    void thread_add_ln154_5_fu_1009_p2();
    void thread_add_ln154_6_fu_1019_p2();
    void thread_add_ln154_7_fu_894_p2();
    void thread_add_ln154_fu_868_p2();
    void thread_add_ln155_1_fu_1029_p2();
    void thread_add_ln155_fu_1050_p2();
    void thread_add_ln157_1_fu_1061_p2();
    void thread_add_ln157_fu_1082_p2();
    void thread_add_ln158_1_fu_1093_p2();
    void thread_add_ln158_fu_1114_p2();
    void thread_add_ln160_1_fu_1125_p2();
    void thread_add_ln160_fu_1146_p2();
    void thread_add_ln161_1_fu_1157_p2();
    void thread_add_ln161_fu_1178_p2();
    void thread_add_ln163_1_fu_1189_p2();
    void thread_add_ln163_fu_1210_p2();
    void thread_add_ln164_1_fu_1221_p2();
    void thread_add_ln164_fu_1242_p2();
    void thread_add_ln178_fu_1380_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp6_stage0();
    void thread_ap_CS_fsm_pp7_stage0();
    void thread_ap_CS_fsm_pp8_stage0();
    void thread_ap_CS_fsm_pp9_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state100();
    void thread_ap_CS_fsm_state101();
    void thread_ap_CS_fsm_state102();
    void thread_ap_CS_fsm_state103();
    void thread_ap_CS_fsm_state104();
    void thread_ap_CS_fsm_state105();
    void thread_ap_CS_fsm_state119();
    void thread_ap_CS_fsm_state127();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state70();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state81();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state86();
    void thread_ap_CS_fsm_state92();
    void thread_ap_CS_fsm_state96();
    void thread_ap_CS_fsm_state97();
    void thread_ap_CS_fsm_state98();
    void thread_ap_CS_fsm_state99();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_pp6_stage0();
    void thread_ap_block_pp6_stage0_11001();
    void thread_ap_block_pp6_stage0_subdone();
    void thread_ap_block_pp7_stage0();
    void thread_ap_block_pp7_stage0_11001();
    void thread_ap_block_pp7_stage0_subdone();
    void thread_ap_block_pp8_stage0();
    void thread_ap_block_pp8_stage0_11001();
    void thread_ap_block_pp8_stage0_subdone();
    void thread_ap_block_pp9_stage0();
    void thread_ap_block_pp9_stage0_01001();
    void thread_ap_block_pp9_stage0_11001();
    void thread_ap_block_pp9_stage0_subdone();
    void thread_ap_block_state106_pp8_stage0_iter0();
    void thread_ap_block_state107_pp8_stage0_iter1();
    void thread_ap_block_state108_pp8_stage0_iter2();
    void thread_ap_block_state109_pp8_stage0_iter3();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state110_pp8_stage0_iter4();
    void thread_ap_block_state111_pp8_stage0_iter5();
    void thread_ap_block_state112_pp8_stage0_iter6();
    void thread_ap_block_state113_pp8_stage0_iter7();
    void thread_ap_block_state114_pp8_stage0_iter8();
    void thread_ap_block_state115_pp8_stage0_iter9();
    void thread_ap_block_state116_pp8_stage0_iter10();
    void thread_ap_block_state117_pp8_stage0_iter11();
    void thread_ap_block_state118_pp8_stage0_iter12();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state120_pp9_stage0_iter0();
    void thread_ap_block_state121_pp9_stage0_iter1();
    void thread_ap_block_state122_io();
    void thread_ap_block_state122_pp9_stage0_iter2();
    void thread_ap_block_state12_pp0_stage0_iter3();
    void thread_ap_block_state13_pp0_stage0_iter4();
    void thread_ap_block_state14_pp0_stage0_iter5();
    void thread_ap_block_state15_pp0_stage0_iter6();
    void thread_ap_block_state16_pp0_stage0_iter7();
    void thread_ap_block_state17_pp0_stage0_iter8();
    void thread_ap_block_state18_pp0_stage0_iter9();
    void thread_ap_block_state27_pp1_stage0_iter0();
    void thread_ap_block_state28_pp1_stage0_iter1();
    void thread_ap_block_state29_pp1_stage0_iter2();
    void thread_ap_block_state38_pp2_stage0_iter0();
    void thread_ap_block_state39_pp2_stage0_iter1();
    void thread_ap_block_state40_pp2_stage0_iter2();
    void thread_ap_block_state49_pp3_stage0_iter0();
    void thread_ap_block_state50_pp3_stage0_iter1();
    void thread_ap_block_state51_pp3_stage0_iter2();
    void thread_ap_block_state60_pp4_stage0_iter0();
    void thread_ap_block_state61_pp4_stage0_iter1();
    void thread_ap_block_state62_pp4_stage0_iter2();
    void thread_ap_block_state71_pp5_stage0_iter0();
    void thread_ap_block_state72_pp5_stage0_iter1();
    void thread_ap_block_state73_pp5_stage0_iter2();
    void thread_ap_block_state82_pp6_stage0_iter0();
    void thread_ap_block_state83_pp6_stage0_iter1();
    void thread_ap_block_state84_pp6_stage0_iter2();
    void thread_ap_block_state93_pp7_stage0_iter0();
    void thread_ap_block_state94_pp7_stage0_iter1();
    void thread_ap_block_state95_pp7_stage0_iter2();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_condition_pp1_exit_iter0_state27();
    void thread_ap_condition_pp2_exit_iter0_state38();
    void thread_ap_condition_pp3_exit_iter0_state49();
    void thread_ap_condition_pp4_exit_iter0_state60();
    void thread_ap_condition_pp5_exit_iter0_state71();
    void thread_ap_condition_pp6_exit_iter0_state82();
    void thread_ap_condition_pp7_exit_iter0_state93();
    void thread_ap_condition_pp8_exit_iter0_state106();
    void thread_ap_condition_pp9_exit_iter0_state120();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_enable_pp6();
    void thread_ap_enable_pp7();
    void thread_ap_enable_pp8();
    void thread_ap_enable_pp9();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_idle_pp6();
    void thread_ap_idle_pp7();
    void thread_ap_idle_pp8();
    void thread_ap_idle_pp9();
    void thread_ap_phi_mux_c_0_i_phi_fu_735_p4();
    void thread_ap_phi_mux_phi_ln155_phi_fu_640_p4();
    void thread_ap_phi_mux_phi_ln157_phi_fu_652_p4();
    void thread_ap_phi_mux_phi_ln158_phi_fu_664_p4();
    void thread_ap_phi_mux_phi_ln160_phi_fu_676_p4();
    void thread_ap_phi_mux_phi_ln161_phi_fu_688_p4();
    void thread_ap_phi_mux_phi_ln163_phi_fu_700_p4();
    void thread_ap_phi_mux_phi_ln164_phi_fu_712_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_c_fu_1265_p2();
    void thread_conv1_bias_address0();
    void thread_conv1_bias_ce0();
    void thread_conv1_bias_we0();
    void thread_conv1_output_address0();
    void thread_conv1_output_ce0();
    void thread_conv1_output_we0();
    void thread_conv1_weights_0_address0();
    void thread_conv1_weights_0_ce0();
    void thread_conv1_weights_0_ce1();
    void thread_conv1_weights_0_we0();
    void thread_conv3_bias_address0();
    void thread_conv3_bias_ce0();
    void thread_conv3_bias_we0();
    void thread_conv3_output_address0();
    void thread_conv3_output_ce0();
    void thread_conv3_output_we0();
    void thread_conv3_weights_address0();
    void thread_conv3_weights_ce0();
    void thread_conv3_weights_ce1();
    void thread_conv3_weights_we0();
    void thread_conv5_bias_address0();
    void thread_conv5_bias_ce0();
    void thread_conv5_bias_we0();
    void thread_conv5_output_0_0_address0();
    void thread_conv5_output_0_0_ce0();
    void thread_conv5_output_0_0_we0();
    void thread_conv5_weights_address0();
    void thread_conv5_weights_ce0();
    void thread_conv5_weights_we0();
    void thread_empty_15_fu_840_p1();
    void thread_empty_fu_850_p1();
    void thread_fc6_bias_address0();
    void thread_fc6_bias_ce0();
    void thread_fc6_bias_we0();
    void thread_fc6_weights_0_0_address0();
    void thread_fc6_weights_0_0_ce0();
    void thread_fc6_weights_0_0_we0();
    void thread_grp_convolution1_fu_780_ap_start();
    void thread_grp_convolution3_fu_764_ap_start();
    void thread_grp_convolution5_fu_772_ap_start();
    void thread_grp_fu_954_ce();
    void thread_grp_fu_954_p1();
    void thread_grp_max_pooling2_fu_790_ap_start();
    void thread_grp_max_pooling4_fu_796_ap_start();
    void thread_icmp_ln122_fu_1253_p2();
    void thread_icmp_ln123_fu_1271_p2();
    void thread_icmp_ln125_1_fu_1285_p2();
    void thread_icmp_ln125_fu_1305_p2();
    void thread_icmp_ln154_1_fu_914_p2();
    void thread_icmp_ln154_2_fu_880_p2();
    void thread_icmp_ln154_fu_862_p2();
    void thread_icmp_ln155_fu_1044_p2();
    void thread_icmp_ln157_fu_1076_p2();
    void thread_icmp_ln158_fu_1108_p2();
    void thread_icmp_ln160_fu_1140_p2();
    void thread_icmp_ln161_fu_1172_p2();
    void thread_icmp_ln163_fu_1204_p2();
    void thread_icmp_ln164_fu_1236_p2();
    void thread_icmp_ln178_fu_1374_p2();
    void thread_mul_ln154_fu_938_p1();
    void thread_mul_ln154_fu_938_p10();
    void thread_mul_ln154_fu_938_p2();
    void thread_n_fu_1299_p2();
    void thread_output_assign_address0();
    void thread_output_assign_ce0();
    void thread_output_assign_ce1();
    void thread_output_assign_we1();
    void thread_p_cast_fu_859_p1();
    void thread_p_shl_cast_fu_1001_p3();
    void thread_pool2_output_address0();
    void thread_pool2_output_ce0();
    void thread_pool2_output_ce1();
    void thread_pool2_output_we0();
    void thread_pool4_output_address0();
    void thread_pool4_output_ce0();
    void thread_pool4_output_we0();
    void thread_select_ln125_1_fu_1361_p3();
    void thread_select_ln125_3_fu_1291_p3();
    void thread_select_ln125_fu_1277_p3();
    void thread_select_ln154_1_fu_886_p3();
    void thread_select_ln154_fu_926_p3();
    void thread_sext_ln126_fu_1351_p1();
    void thread_sext_ln154_fu_980_p1();
    void thread_sub_ln126_fu_1339_p2();
    void thread_tmp_12_fu_963_p3();
    void thread_tmp_5_fu_1328_p3();
    void thread_tmp_s_fu_1317_p3();
    void thread_trunc_ln154_1_fu_993_p1();
    void thread_trunc_ln154_2_fu_997_p1();
    void thread_trunc_ln154_fu_910_p1();
    void thread_zext_ln125_1_fu_1310_p1();
    void thread_zext_ln125_fu_1356_p1();
    void thread_zext_ln126_1_fu_1324_p1();
    void thread_zext_ln126_2_fu_1335_p1();
    void thread_zext_ln126_fu_1314_p1();
    void thread_zext_ln154_1_fu_970_p1();
    void thread_zext_ln154_3_fu_983_p1();
    void thread_zext_ln154_4_fu_1015_p1();
    void thread_zext_ln154_5_fu_1025_p1();
    void thread_zext_ln154_fu_960_p1();
    void thread_zext_ln155_1_fu_1034_p1();
    void thread_zext_ln155_fu_1056_p1();
    void thread_zext_ln157_1_fu_1088_p1();
    void thread_zext_ln157_fu_1066_p1();
    void thread_zext_ln158_1_fu_1098_p1();
    void thread_zext_ln158_fu_1120_p1();
    void thread_zext_ln160_1_fu_1152_p1();
    void thread_zext_ln160_fu_1130_p1();
    void thread_zext_ln161_1_fu_1162_p1();
    void thread_zext_ln161_fu_1184_p1();
    void thread_zext_ln163_1_fu_1216_p1();
    void thread_zext_ln163_fu_1194_p1();
    void thread_zext_ln164_1_fu_1226_p1();
    void thread_zext_ln164_fu_1248_p1();
    void thread_zext_ln178_fu_1386_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
