# SUSTECH-AcceTech
This repository provides the public references for accelerating AI SOC with high energy-efficient performance.
The category includes 3 parts: data reuse, multiplier, NAS.


# Table of Contents
+ [Papers](#papers)
  - [Computing](#computing)
  - [NAS](#nas)
  - [HPC](#hpc)


# Papers

### Computing
#### Mixed-Precision
+ 2018 | BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing | NTNU Group | FPL | [`PDF`](https://arxiv.org/pdf/1806.08862.pdf)
+ 2018 | Harnessing GPU Tensor Cores for Fast FP16 Arithmetic to Speed up Mixed-Precision Iterative Refinement Solvers | A. Haidar, et al. | Supercomputing | [`PDF`](http://www.netlib.org/utk/people/JackDongarra/PAPERS/haidar_fp16_sc18.pdf)
+ 2018 | Mixed-precision in-memory computing | Manuel Le Gallo, et al. | Nature Electronics | [`PDF`](https://arxiv.org/pdf/1701.04279.pdf)
+ 2018 | DNPU: An Energy-Efficient Deep-Learning Processor with Heterogeneous MultiCore Architecture | KAIST Group | Micro | [`PDF`](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8474942) `look-up Table`
+ 2018 | DNPU: An 8.1TOPS/W Reconfigurable CNN-RNN Processor for General-Purpose Deep Neural Networks | KAIST Group | ISSCC | [`PDF`](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7870350) `look-up Table`
+ 2017 | Bit-Pragmatic Deep Neural Network Computing | UToronto Group | Micro | [`PDF`](https://arxiv.org/pdf/1610.06920.pdf) 
+ 2016 | Stripes: Bit-Serial Deep Neural Network Computing | UToronto Group | Micro | [`PDF`](http://www.ece.ubc.ca/~taylerh/doc/stripes_micro16.pdf) 






### NAS
+ 2019 | HAQ: Hardware-Aware Automated Quantization with Mixed Precision | Song Han Group | CVPR | [`PDF`](https://arxiv.org/pdf/1811.08886.pdf)

### HPC



