# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nanoprocessor_1.srcs/sources_1/imports/new/D_FF.vhd" \
"../../../../nanoprocessor_1.srcs/sources_1/imports/Desktop/test4/test4.srcs/sources_1/new/Decorder_2_4.vhd" \
"../../../../nanoprocessor_1.srcs/sources_1/imports/Desktop/test4/test4.srcs/sources_1/new/Decorder_3_8.vhd" \
"../../../../nanoprocessor_1.srcs/sources_1/imports/Desktop/test6/test6.srcs/sources_1/new/Reg.vhd" \
"../../../../nanoprocessor_1.srcs/sources_1/imports/Downloads/RegisterBank/RegisterBank.srcs/sources_1/new/RegBank.vhd" \
"../../../../nanoprocessor_1.srcs/sim_1/imports/new/TB_Reg_Bank.vhd" \

# Do not sort compile order
nosort
