__design_bin_path=/home/visier/FPGA_Porject/VisierCustom/8.ip_1port_ram/par/simulation/questa
opt_data_elab=/home/visier/FPGA_Porject/VisierCustom/8.ip_1port_ram/par/simulation/questa/rtl_work/@_opt
