
*** Running vivado
    with args -log rapid_soc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rapid_soc.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Mar  8 12:11:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source rapid_soc.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/utils_1/imports/synth_1/rapid_x_cpu.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/utils_1/imports/synth_1/rapid_x_cpu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rapid_soc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39440
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.984 ; gain = 467.637
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'XLEN' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:5]
WARNING: [Synth 8-11067] parameter 'RESET_VECTOR' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:10]
WARNING: [Synth 8-11067] parameter 'RESET_STACK_POINTER' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:11]
WARNING: [Synth 8-11067] parameter 'WORD_WIDTH' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:12]
WARNING: [Synth 8-11067] parameter 'NOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:13]
WARNING: [Synth 8-11067] parameter 'NOOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:14]
WARNING: [Synth 8-11067] parameter 'ADD_or_SUB' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:16]
WARNING: [Synth 8-11067] parameter 'SLT' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:17]
WARNING: [Synth 8-11067] parameter 'SLTU' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:18]
WARNING: [Synth 8-11067] parameter 'XOR_' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:19]
WARNING: [Synth 8-11067] parameter 'OR_' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:20]
WARNING: [Synth 8-11067] parameter 'AND_' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:21]
WARNING: [Synth 8-11067] parameter 'SLL' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:22]
WARNING: [Synth 8-11067] parameter 'SRL_or_SRA' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:23]
WARNING: [Synth 8-11067] parameter 'LB_or_SB' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:24]
WARNING: [Synth 8-11067] parameter 'LH_or_SH' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:25]
WARNING: [Synth 8-11067] parameter 'LW_or_SW' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:26]
WARNING: [Synth 8-11067] parameter 'LBU' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:27]
WARNING: [Synth 8-11067] parameter 'LHU' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:28]
WARNING: [Synth 8-11067] parameter 'BLTU' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:29]
WARNING: [Synth 8-11067] parameter 'BGEU' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:30]
INFO: [Synth 8-6157] synthesizing module 'rapid_soc' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rapid_x_cpu' [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cpu_ifetch_unit' [U:/Senior Design/RAPID-X Core/cpu_ifetch_unit.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ifetch_unit' (0#1) [U:/Senior Design/RAPID-X Core/cpu_ifetch_unit.sv:20]
INFO: [Synth 8-6157] synthesizing module 'register_file' [U:/Senior Design/RAPID-X Core/register_file.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [U:/Senior Design/RAPID-X Core/register_file.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_rd' does not match port width (5) of module 'register_file' [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:118]
INFO: [Synth 8-6157] synthesizing module 'decoder_state' [U:/Senior Design/RAPID-X Core/decoder_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_state' (0#1) [U:/Senior Design/RAPID-X Core/decoder_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_logic' [U:/Senior Design/RAPID-X Core/decoder_logic.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'decoder_logic' (0#1) [U:/Senior Design/RAPID-X Core/decoder_logic.sv:59]
INFO: [Synth 8-6157] synthesizing module 'execute_state' [U:/Senior Design/RAPID-X Core/execute_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'execute_state' (0#1) [U:/Senior Design/RAPID-X Core/execute_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'execute_logic' [U:/Senior Design/RAPID-X Core/execute_logic.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'execute_logic' (0#1) [U:/Senior Design/RAPID-X Core/execute_logic.sv:30]
INFO: [Synth 8-6157] synthesizing module 'forward_unit' [U:/Senior Design/RAPID-X Core/forwarding_unit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'forward_unit' (0#1) [U:/Senior Design/RAPID-X Core/forwarding_unit.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_mem_rd' does not match port width (5) of module 'forward_unit' [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:180]
INFO: [Synth 8-6157] synthesizing module 'cpu_memory_unit' [U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'cpu_memory_unit' (0#1) [U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:12]
WARNING: [Synth 8-689] width (4) of port connection 'o_rd' does not match port width (5) of module 'cpu_memory_unit' [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:204]
INFO: [Synth 8-6155] done synthesizing module 'rapid_x_cpu' (0#1) [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:10]
WARNING: [Synth 8-689] width (32) of port connection 'mmu_we' does not match port width (1) of module 'rapid_x_cpu' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:48]
INFO: [Synth 8-6157] synthesizing module 'memory_managment_unit' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/memory_managment_unit.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'memory_managment_unit' (0#1) [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/memory_managment_unit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'blk_cpu_mem' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.runs/synth_1/.Xil/Vivado-39608-DESKTOP-T92VI6B/realtime/blk_cpu_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_cpu_mem' (0#1) [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.runs/synth_1/.Xil/Vivado-39608-DESKTOP-T92VI6B/realtime/blk_cpu_mem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'web' does not match port width (1) of module 'blk_cpu_mem' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (11) of module 'blk_cpu_mem' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:68]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/lcd_display.sv:1]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (0#1) [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/segment_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'anode_mux' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/anode_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'bounded_counter' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/bounded_counter.sv:23]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter MaxValue bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bounded_counter' (0#1) [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/bounded_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/clock_divider.sv:24]
	Parameter TARGET_VALUE bound to: 65104 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/clock_divider.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'anode_mux' (0#1) [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/anode_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (0#1) [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/lcd_display.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'load' does not match port width (1) of module 'lcd_display' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'rapid_soc' (0#1) [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:23]
WARNING: [Synth 8-7129] Port i_control_signal[rs1_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[mem] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[iop] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][0] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][4] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][3] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][0] in module register_file is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.969 ; gain = 583.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.969 ; gain = 583.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.969 ; gain = 583.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1128.969 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [u:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.gen/sources_1/ip/blk_cpu_mem/blk_cpu_mem/blk_cpu_mem_in_context.xdc] for cell 'cpu_ram'
Finished Parsing XDC File [u:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.gen/sources_1/ip/blk_cpu_mem/blk_cpu_mem/blk_cpu_mem_in_context.xdc] for cell 'cpu_ram'
Parsing XDC File [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'i_clk_IBUF'. [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/constrs_1/new/constraints.xdc:32]
Finished Parsing XDC File [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/rapid_soc_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rapid_soc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rapid_soc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1217.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1217.859 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.859 ; gain = 672.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.859 ; gain = 672.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cpu_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.859 ; gain = 672.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.859 ; gain = 672.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 41    
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 34    
	   4 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_control_signal[rs1_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[mem] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[iop] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][0] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][4] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][3] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][0] in module register_file is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1372.039 ; gain = 826.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1372.867 ; gain = 827.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1372.867 ; gain = 827.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1434.008 ; gain = 888.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1564.090 ; gain = 1018.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1564.090 ; gain = 1018.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1564.090 ; gain = 1018.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1564.090 ; gain = 1018.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1564.090 ; gain = 1018.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1564.090 ; gain = 1018.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_cpu_mem   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_cpu_mem |     1|
|2     |BUFG        |     2|
|3     |CARRY4      |   132|
|4     |LUT1        |    23|
|5     |LUT2        |   360|
|6     |LUT3        |   385|
|7     |LUT4        |   192|
|8     |LUT5        |   300|
|9     |LUT6        |   996|
|10    |MUXF7       |   128|
|11    |FDCE        |   755|
|12    |FDPE        |    35|
|13    |FDRE        |    63|
|14    |IBUF        |     2|
|15    |OBUF        |    12|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1564.090 ; gain = 1018.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1564.090 ; gain = 929.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1564.090 ; gain = 1018.742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1573.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1576.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2846c9ab
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1576.941 ; gain = 1224.324
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1576.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.runs/synth_1/rapid_soc.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file rapid_soc_utilization_synth.rpt -pb rapid_soc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar  8 12:12:51 2025...
