#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov 12 10:28:58 2018
# Process ID: 20760
# Current directory: G:/Meu Drive/mips/mips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15380 G:\Meu Drive\mips\mips\MIPSOrg.xpr
# Log file: G:/Meu Drive/mips/mips/vivado.log
# Journal file: G:/Meu Drive/mips/mips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {G:/Meu Drive/mips/mips/MIPSOrg.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 763.152 ; gain = 88.859
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e2ebc988673b43d1b3e7982bc941e8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 786.816 ; gain = 2.531
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {{G:/Meu Drive/mips/mips/tb_mips_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {G:/Meu Drive/mips/mips/tb_mips_behav.wcfg}
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 807.070 ; gain = 20.254
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 807.070 ; gain = 22.785
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 828.605 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Meu Drive/mips/mips/MIPSOrg.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Meu Drive/mips/mips/MIPSOrg.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Meu Drive/mips/mips/MIPSOrg.srcs/sources_1/new/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Meu Drive/mips/mips/MIPSOrg.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Meu Drive/mips/mips/MIPSOrg.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e2ebc988673b43d1b3e7982bc941e8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 828.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {{G:/Meu Drive/mips/mips/tb_mips_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {G:/Meu Drive/mips/mips/tb_mips_behav.wcfg}
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 829.957 ; gain = 1.352
save_wave_config {G:/Meu Drive/mips/mips/tb_mips_behav.wcfg}
save_wave_config {G:/Meu Drive/mips/mips/tb_mips_behav.wcfg}
save_wave_config {G:/Meu Drive/mips/mips/tb_mips_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 838.633 ; gain = 0.000
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
ERROR: [USF-XSim-15] Failed to open file to write (G:/Meu Drive/mips/mips/mipsorg.sim/sim_1/behav/xsim/compile.bat)
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.

    while executing
"send_msg_id USF-XSim-015 ERROR "Failed to open file to write ($scr_file)\n""
    (procedure "usf_xsim_write_compile_script" line 28)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir {G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim} -int_os_type 64 -int_deb..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Meu Drive/mips/mips/MIPSOrg.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Meu Drive/mips/mips/MIPSOrg.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Meu Drive/mips/mips/MIPSOrg.srcs/sources_1/new/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Meu Drive/mips/mips/MIPSOrg.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Meu Drive/mips/mips/MIPSOrg.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e2ebc988673b43d1b3e7982bc941e8d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source G:/Meu -notrace
couldn't read file "G:/Meu": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 12 11:09:54 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 849.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/Meu Drive/mips/mips/MIPSOrg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {{G:/Meu Drive/mips/mips/tb_mips_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {G:/Meu Drive/mips/mips/tb_mips_behav.wcfg}
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 851.207 ; gain = 2.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 854.566 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 12 11:11:36 2018...
