// 6.1.3 bá»™ quay
module baitap_6_1_3(out,data,enable,clk,reset); 
	input [7:0] data;
	input enable,clk,reset;
	output reg [7:0] out;
	
	always @(posedge clk or negedge reset) begin
		if(!reset) begin
			out <= 8'b0;
		end else if(load) begin
			out <= data;
		end else if(enable) begin
			out <= {data[6:0],out[7]};
		end else begin
			out <= out;
		end
	end
endmodule
			