# FPGA from zero to Hero
Learn by doing!

## FPGA development environment
design and simulation;
- design flow
- simulation flow
- onboard folw

1. FPGA Archtecture
2. FPGA resource
3. FPGA Configuration（UG570）
4. Constrains: Physical and Timing
5. HIGH speed interface: DDR, BRAM, PCIe, NIO
6. Timing opt

Skill list:
- Async and  sync Reset
- verilog counter design
- FIFO design (module)
- Timing

## FPGA Workflow Exploration
### tcl flow
### AI:HLS + spinal flow
### EDA
petalinux build linux for ps-pl architecture fpga
## Blog todo
versal系列架构解析
尤其是ddr和lpddr
摸清楚DDR的一系列问题！不止versal系列，ultrascale系列也要摸清楚架构，DDR，AXI通信接口！！！！！！
