\doxysection{Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Dram\+Cntlr Class Reference}
\label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr}\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}


{\ttfamily \#include $<$dram\+\_\+cntlr.\+h$>$}



Inheritance diagram for Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Dram\+Cntlr\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Dram\+Cntlr\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Cntlr} (\textbf{ Memory\+Manager\+Base} $\ast$memory\+\_\+manager, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model, \textbf{ UInt32} cache\+\_\+block\+\_\+size, \textbf{ Address\+Home\+Lookup} $\ast$\textbf{ address\+\_\+home\+\_\+lookup})
\item 
\textbf{ $\sim$\+Dram\+Cntlr} ()
\item 
\textbf{ Dram\+Perf\+Model} $\ast$ \textbf{ get\+Dram\+Perf\+Model} ()
\item 
boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ \textbf{ get\+Data\+From\+Dram} (\textbf{ Int\+Ptr} address, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ Subsecond\+Time} now, \textbf{ Shmem\+Perf} $\ast$perf, bool is\+\_\+matadata)
\item 
boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ \textbf{ put\+Data\+To\+Dram} (\textbf{ Int\+Ptr} address, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ Subsecond\+Time} now, bool is\+\_\+matadata)
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \textbf{ Dram\+Cntlr\+Interface}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Cntlr\+Interface} (\textbf{ Memory\+Manager\+Base} $\ast$memory\+\_\+manager, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model, \textbf{ UInt32} cache\+\_\+block\+\_\+size)
\item 
virtual \textbf{ $\sim$\+Dram\+Cntlr\+Interface} ()
\item 
void \textbf{ handle\+Msg\+From\+Tag\+Directory} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$shmem\+\_\+msg)
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Types}
\begin{DoxyCompactItemize}
\item 
typedef std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, \textbf{ UInt64} $>$ \textbf{ Access\+Count\+Map}
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Subsecond\+Time} \textbf{ run\+Dram\+Perf\+Model} (\textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Subsecond\+Time} time, \textbf{ Int\+Ptr} address, \textbf{ Dram\+Cntlr\+Interface\+::access\+\_\+t} access\+\_\+type, \textbf{ Shmem\+Perf} $\ast$perf, bool is\+\_\+metadata)
\item 
void \textbf{ add\+To\+Dram\+Access\+Count} (\textbf{ Int\+Ptr} address, \textbf{ access\+\_\+t} access\+\_\+type)
\item 
void \textbf{ print\+Dram\+Access\+Count} (void)
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, \textbf{ Byte} $\ast$ $>$ \textbf{ m\+\_\+data\+\_\+map}
\item 
\textbf{ Dram\+Perf\+Model} $\ast$ \textbf{ m\+\_\+dram\+\_\+perf\+\_\+model}
\item 
\textbf{ Fault\+Injector} $\ast$ \textbf{ m\+\_\+fault\+\_\+injector}
\item 
\textbf{ Address\+Home\+Lookup} $\ast$ \textbf{ address\+\_\+home\+\_\+lookup}
\item 
\textbf{ Access\+Count\+Map} $\ast$ \textbf{ m\+\_\+dram\+\_\+access\+\_\+count}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+reads}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+writes}
\item 
\textbf{ Shmem\+Perf} \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Public Types inherited from \textbf{ Dram\+Cntlr\+Interface}}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ access\+\_\+t} \{ \textbf{ READ} = 0
, \textbf{ WRITE}
, \textbf{ NUM\+\_\+\+ACCESS\+\_\+\+TYPES}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions inherited from \textbf{ Dram\+Cntlr\+Interface}}
\begin{DoxyCompactItemize}
\item 
\textbf{ UInt32} \textbf{ get\+Cache\+Block\+Size} ()
\item 
\textbf{ Memory\+Manager\+Base} $\ast$ \textbf{ get\+Memory\+Manager} ()
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ get\+Shmem\+Perf\+Model} ()
\end{DoxyCompactItemize}
\doxysubsection*{Protected Attributes inherited from \textbf{ Dram\+Cntlr\+Interface}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Memory\+Manager\+Base} $\ast$ \textbf{ m\+\_\+memory\+\_\+manager}
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 21} of file \textbf{ dram\+\_\+cntlr.\+h}.



\doxysubsection{Member Typedef Documentation}
\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!AccessCountMap@{AccessCountMap}}
\index{AccessCountMap@{AccessCountMap}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{AccessCountMap}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a9865cef6d7dd6218d35b745d3a17db5c} 
std\+::unordered\+\_\+map$<$\textbf{ Int\+Ptr},\textbf{ UInt64}$>$ \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::\+Access\+Count\+Map}\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 28} of file \textbf{ dram\+\_\+cntlr.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!DramCntlr@{DramCntlr}}
\index{DramCntlr@{DramCntlr}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{DramCntlr()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a29fb13f514391e38c207e915cb67e210} 
Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::\+Dram\+Cntlr (\begin{DoxyParamCaption}\item[{\textbf{ Memory\+Manager\+Base} $\ast$}]{memory\+\_\+manager}{, }\item[{\textbf{ Shmem\+Perf\+Model} $\ast$}]{shmem\+\_\+perf\+\_\+model}{, }\item[{\textbf{ UInt32}}]{cache\+\_\+block\+\_\+size}{, }\item[{\textbf{ Address\+Home\+Lookup} $\ast$}]{address\+\_\+home\+\_\+lookup}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 24} of file \textbf{ dram\+\_\+cntlr.\+cc}.



References \textbf{ address\+\_\+home\+\_\+lookup}, \textbf{ Dram\+Perf\+Model\+::create\+Dram\+Perf\+Model()}, \textbf{ Mem\+Component\+::\+DRAM}, \textbf{ Memory\+Manager\+Base\+::get\+Core()}, \textbf{ Core\+::get\+Id()}, \textbf{ m\+\_\+dram\+\_\+access\+\_\+count}, \textbf{ m\+\_\+dram\+\_\+perf\+\_\+model}, \textbf{ m\+\_\+fault\+\_\+injector}, \textbf{ m\+\_\+reads}, \textbf{ m\+\_\+writes}, \textbf{ Dram\+Cntlr\+Interface\+::\+NUM\+\_\+\+ACCESS\+\_\+\+TYPES}, and \textbf{ register\+Stats\+Metric()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a29fb13f514391e38c207e915cb67e210_cgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!````~DramCntlr@{$\sim$DramCntlr}}
\index{````~DramCntlr@{$\sim$DramCntlr}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{$\sim$DramCntlr()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a6872a2c18732af5e5bb4e1fb00f87188} 
Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::$\sim$\+Dram\+Cntlr (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 46} of file \textbf{ dram\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+dram\+\_\+access\+\_\+count}, \textbf{ m\+\_\+dram\+\_\+perf\+\_\+model}, and \textbf{ print\+Dram\+Access\+Count()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a6872a2c18732af5e5bb4e1fb00f87188_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Function Documentation}
\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!addToDramAccessCount@{addToDramAccessCount}}
\index{addToDramAccessCount@{addToDramAccessCount}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{addToDramAccessCount()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a4318f950b90b79027ee9c8c5901baba7} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::add\+To\+Dram\+Access\+Count (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Dram\+Cntlr\+Interface\+::access\+\_\+t}}]{access\+\_\+type}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 118} of file \textbf{ dram\+\_\+cntlr.\+cc}.



References \textbf{ m\+\_\+dram\+\_\+access\+\_\+count}.



Referenced by \textbf{ get\+Data\+From\+Dram()}, and \textbf{ put\+Data\+To\+Dram()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a4318f950b90b79027ee9c8c5901baba7_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!getDataFromDram@{getDataFromDram}}
\index{getDataFromDram@{getDataFromDram}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{getDataFromDram()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a7fad0e1e681e62192cc3a537679f033d} 
boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::get\+Data\+From\+Dram (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{, }\item[{bool}]{is\+\_\+matadata}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Dram\+Cntlr\+Interface} \doxyref{}{p.}{classDramCntlrInterface_a432f9b78a8dd63ac9f5d8bfefe8a8d84}.



Definition at line \textbf{ 55} of file \textbf{ dram\+\_\+cntlr.\+cc}.



References \textbf{ add\+To\+Dram\+Access\+Count()}, \textbf{ Hit\+Where\+::\+DRAM}, \textbf{ Dram\+Cntlr\+Interface\+::get\+Cache\+Block\+Size()}, \textbf{ itostr()}, \textbf{ m\+\_\+data\+\_\+map}, \textbf{ m\+\_\+fault\+\_\+injector}, \textbf{ m\+\_\+reads}, \textbf{ MYLOG}, \textbf{ Fault\+Injector\+::pre\+Read()}, \textbf{ Dram\+Cntlr\+Interface\+::\+READ}, and \textbf{ run\+Dram\+Perf\+Model()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a7fad0e1e681e62192cc3a537679f033d_cgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!getDramPerfModel@{getDramPerfModel}}
\index{getDramPerfModel@{getDramPerfModel}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{getDramPerfModel()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a7d4410c40d46e0e726fb296adb45bc59} 
\textbf{ Dram\+Perf\+Model} $\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::get\+Dram\+Perf\+Model (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 46} of file \textbf{ dram\+\_\+cntlr.\+h}.



References \textbf{ m\+\_\+dram\+\_\+perf\+\_\+model}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::disable\+Models()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::enable\+Models()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a7d4410c40d46e0e726fb296adb45bc59_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!printDramAccessCount@{printDramAccessCount}}
\index{printDramAccessCount@{printDramAccessCount}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{printDramAccessCount()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_aaf4c3a6681d9a5269cb1e42a94efc349} 
void Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::print\+Dram\+Access\+Count (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 124} of file \textbf{ dram\+\_\+cntlr.\+cc}.



References \textbf{ Memory\+Manager\+Base\+::get\+Core()}, \textbf{ Core\+::get\+Id()}, \textbf{ LOG\+\_\+\+PRINT}, \textbf{ m\+\_\+dram\+\_\+access\+\_\+count}, \textbf{ Dram\+Cntlr\+Interface\+::m\+\_\+memory\+\_\+manager}, \textbf{ Dram\+Cntlr\+Interface\+::\+NUM\+\_\+\+ACCESS\+\_\+\+TYPES}, and \textbf{ Dram\+Cntlr\+Interface\+::\+READ}.



Referenced by \textbf{ $\sim$\+Dram\+Cntlr()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_aaf4c3a6681d9a5269cb1e42a94efc349_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_aaf4c3a6681d9a5269cb1e42a94efc349_icgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!putDataToDram@{putDataToDram}}
\index{putDataToDram@{putDataToDram}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{putDataToDram()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_ae59901908acd1e908de96a398837b484} 
boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::put\+Data\+To\+Dram (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{bool}]{is\+\_\+matadata}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Dram\+Cntlr\+Interface} \doxyref{}{p.}{classDramCntlrInterface_a2374daf813a53da589065d172879665d}.



Definition at line \textbf{ 83} of file \textbf{ dram\+\_\+cntlr.\+cc}.



References \textbf{ add\+To\+Dram\+Access\+Count()}, \textbf{ Hit\+Where\+::\+DRAM}, \textbf{ Dram\+Cntlr\+Interface\+::get\+Cache\+Block\+Size()}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+data\+\_\+map}, \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}, \textbf{ m\+\_\+fault\+\_\+injector}, \textbf{ m\+\_\+writes}, \textbf{ MYLOG}, \textbf{ Fault\+Injector\+::post\+Write()}, \textbf{ run\+Dram\+Perf\+Model()}, and \textbf{ Dram\+Cntlr\+Interface\+::\+WRITE}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_ae59901908acd1e908de96a398837b484_cgraph}
\end{center}
\end{figure}
\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!runDramPerfModel@{runDramPerfModel}}
\index{runDramPerfModel@{runDramPerfModel}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{runDramPerfModel()}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_af2dd190ec64749ad74d65524aae92d77} 
\textbf{ Subsecond\+Time} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::run\+Dram\+Perf\+Model (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Subsecond\+Time}}]{time}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Dram\+Cntlr\+Interface\+::access\+\_\+t}}]{access\+\_\+type}{, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{, }\item[{bool}]{is\+\_\+metadata}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 109} of file \textbf{ dram\+\_\+cntlr.\+cc}.



References \textbf{ Dram\+Perf\+Model\+::get\+Access\+Latency()}, \textbf{ Dram\+Cntlr\+Interface\+::get\+Cache\+Block\+Size()}, and \textbf{ m\+\_\+dram\+\_\+perf\+\_\+model}.



Referenced by \textbf{ get\+Data\+From\+Dram()}, and \textbf{ put\+Data\+To\+Dram()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_af2dd190ec64749ad74d65524aae92d77_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_af2dd190ec64749ad74d65524aae92d77_icgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!address\_home\_lookup@{address\_home\_lookup}}
\index{address\_home\_lookup@{address\_home\_lookup}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{address\_home\_lookup}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_ae954d5365823dee12e4ddfceacf7b8cd} 
\textbf{ Address\+Home\+Lookup}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::address\+\_\+home\+\_\+lookup\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 27} of file \textbf{ dram\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Cntlr()}.

\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!m\_data\_map@{m\_data\_map}}
\index{m\_data\_map@{m\_data\_map}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{m\_data\_map}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_ab4aaba1dabc2dfadf16ce0f90d4476dd} 
std\+::unordered\+\_\+map$<$\textbf{ Int\+Ptr}, \textbf{ Byte}$\ast$$>$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::m\+\_\+data\+\_\+map\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 24} of file \textbf{ dram\+\_\+cntlr.\+h}.



Referenced by \textbf{ get\+Data\+From\+Dram()}, and \textbf{ put\+Data\+To\+Dram()}.

\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!m\_dram\_access\_count@{m\_dram\_access\_count}}
\index{m\_dram\_access\_count@{m\_dram\_access\_count}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{m\_dram\_access\_count}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a017e3de6f3478d8a4cf4fd026e0e948c} 
\textbf{ Access\+Count\+Map}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::m\+\_\+dram\+\_\+access\+\_\+count\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 29} of file \textbf{ dram\+\_\+cntlr.\+h}.



Referenced by \textbf{ add\+To\+Dram\+Access\+Count()}, \textbf{ Dram\+Cntlr()}, \textbf{ print\+Dram\+Access\+Count()}, and \textbf{ $\sim$\+Dram\+Cntlr()}.

\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!m\_dram\_perf\_model@{m\_dram\_perf\_model}}
\index{m\_dram\_perf\_model@{m\_dram\_perf\_model}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{m\_dram\_perf\_model}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_abb4ccba13d7d88578d7191c4444f17a6} 
\textbf{ Dram\+Perf\+Model}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::m\+\_\+dram\+\_\+perf\+\_\+model\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 25} of file \textbf{ dram\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Cntlr()}, \textbf{ get\+Dram\+Perf\+Model()}, \textbf{ run\+Dram\+Perf\+Model()}, and \textbf{ $\sim$\+Dram\+Cntlr()}.

\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!m\_dummy\_shmem\_perf@{m\_dummy\_shmem\_perf}}
\index{m\_dummy\_shmem\_perf@{m\_dummy\_shmem\_perf}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{m\_dummy\_shmem\_perf}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a80ca8fe76bb5cc7d1b91c9d368607589} 
\textbf{ Shmem\+Perf} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::m\+\_\+dummy\+\_\+shmem\+\_\+perf\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 32} of file \textbf{ dram\+\_\+cntlr.\+h}.



Referenced by \textbf{ put\+Data\+To\+Dram()}.

\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!m\_fault\_injector@{m\_fault\_injector}}
\index{m\_fault\_injector@{m\_fault\_injector}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{m\_fault\_injector}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a961f726ef8908a0262e2c13e0568f826} 
\textbf{ Fault\+Injector}$\ast$ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::m\+\_\+fault\+\_\+injector\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 26} of file \textbf{ dram\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Cntlr()}, \textbf{ get\+Data\+From\+Dram()}, and \textbf{ put\+Data\+To\+Dram()}.

\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!m\_reads@{m\_reads}}
\index{m\_reads@{m\_reads}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{m\_reads}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a33dc4d272de17240dc859e73f0e2f98d} 
\textbf{ UInt64} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::m\+\_\+reads\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 30} of file \textbf{ dram\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Cntlr()}, and \textbf{ get\+Data\+From\+Dram()}.

\index{PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}!m\_writes@{m\_writes}}
\index{m\_writes@{m\_writes}!PrL1PrL2DramDirectoryMSI::DramCntlr@{PrL1PrL2DramDirectoryMSI::DramCntlr}}
\doxysubsubsection{m\_writes}
{\footnotesize\ttfamily \label{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr_a330ecdb4939cb6c3e53c2d3570875a25} 
\textbf{ UInt64} Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::m\+\_\+writes\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 30} of file \textbf{ dram\+\_\+cntlr.\+h}.



Referenced by \textbf{ Dram\+Cntlr()}, and \textbf{ put\+Data\+To\+Dram()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/pr\+\_\+l1\+\_\+pr\+\_\+l2\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ dram\+\_\+cntlr.\+h}\item 
common/core/memory\+\_\+subsystem/pr\+\_\+l1\+\_\+pr\+\_\+l2\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ dram\+\_\+cntlr.\+cc}\end{DoxyCompactItemize}
