Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 30 04:41:31 2024
| Host         : LAPTOP-C9J81LRQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     12 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           12 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |             496 |           64 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |                       Enable Signal                       |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_audio_inst/uart_transmitter/bit_index                | reset_IBUF                       |                2 |              8 |
|  clk_IBUF_BUFG |                                                           | reset_IBUF                       |                4 |             12 |
|  clk_IBUF_BUFG | uart_audio_inst/uart_transmitter/baud_counter[15]_i_1_n_0 | reset_IBUF                       |                9 |             32 |
|  clk_IBUF_BUFG |                                                           |                                  |               12 |             34 |
|  clk_IBUF_BUFG |                                                           | uart_audio_inst/tones/temp_C5_14 |                8 |             62 |
|  clk_IBUF_BUFG |                                                           | uart_audio_inst/tones/temp_D4_2  |                8 |             62 |
|  clk_IBUF_BUFG |                                                           | uart_audio_inst/tones/temp_C4_9  |                8 |             62 |
|  clk_IBUF_BUFG |                                                           | uart_audio_inst/tones/temp_G4_7  |                8 |             62 |
|  clk_IBUF_BUFG |                                                           | uart_audio_inst/tones/temp_B4_13 |                8 |             62 |
|  clk_IBUF_BUFG |                                                           | uart_audio_inst/tones/temp_A4_4  |                8 |             62 |
|  clk_IBUF_BUFG |                                                           | uart_audio_inst/tones/temp_F4_11 |                8 |             62 |
|  clk_IBUF_BUFG |                                                           | uart_audio_inst/tones/temp_E4_0  |                8 |             62 |
+----------------+-----------------------------------------------------------+----------------------------------+------------------+----------------+


