#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 17 10:53:13 2024
# Process ID: 18856
# Current directory: C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16960 C:\Users\Gina\OneDrive\Desktop\DVLSI\Lab 4\lab4_solved2\lab4_solved2.xpr
# Log file: C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/vivado.log
# Journal file: C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/zoege/OneDrive/Documents/ece/8th semester/dvlsi/Lab4/solved/lab4_solved2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 739.004 ; gain = 135.531
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dff'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sources_1/new/dff2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dff2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sources_1/new/dff_big.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dff_big'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sources_1/new/fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sources_1/new/mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mlab_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mlab_rom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c9a2a7c2011475aae4728f2a681156f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tb_behav xil_defaultlib.FIR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dff_big [dff_big_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.dff [dff_default]
Compiling architecture structural of entity xil_defaultlib.dff2 [dff2_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [mlab_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [mlab_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC [mac_default]
Compiling architecture behavioral of entity xil_defaultlib.FIR [fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tb
Built simulation snapshot FIR_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_tb_behav -key {Behavioral:sim_1:Functional:FIR_tb} -tclbatch {FIR_tb.tcl} -view {{C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
source FIR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 827.617 ; gain = 22.555
save_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c9a2a7c2011475aae4728f2a681156f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tb_behav xil_defaultlib.FIR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dff_big [dff_big_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.dff [dff_default]
Compiling architecture structural of entity xil_defaultlib.dff2 [dff2_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [mlab_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [mlab_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC [mac_default]
Compiling architecture behavioral of entity xil_defaultlib.FIR [fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tb
Built simulation snapshot FIR_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_tb_behav -key {Behavioral:sim_1:Functional:FIR_tb} -tclbatch {FIR_tb.tcl} -view {{C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
source FIR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 936.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c9a2a7c2011475aae4728f2a681156f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tb_behav xil_defaultlib.FIR_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dff_big [dff_big_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.dff [dff_default]
Compiling architecture structural of entity xil_defaultlib.dff2 [dff2_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [mlab_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [mlab_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC [mac_default]
Compiling architecture behavioral of entity xil_defaultlib.FIR [fir_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tb
Built simulation snapshot FIR_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_tb_behav -key {Behavioral:sim_1:Functional:FIR_tb} -tclbatch {FIR_tb.tcl} -view {{C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
source FIR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 938.938 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_Test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c9a2a7c2011475aae4728f2a681156f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_Test_behav xil_defaultlib.FIR_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.dff_big [dff_big_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.dff [dff_default]
Compiling architecture structural of entity xil_defaultlib.dff2 [dff2_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [mlab_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [mlab_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC [mac_default]
Compiling architecture behavioral of entity xil_defaultlib.FIR [fir_default]
Compiling architecture tbfir of entity xil_defaultlib.fir_test
Built simulation snapshot FIR_Test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab -notrace
couldn't read file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 17 11:26:32 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_Test_behav -key {Behavioral:sim_1:Functional:FIR_Test} -tclbatch {FIR_Test.tcl} -view {{C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
WARNING: Simulation object /FIR_tb/clk was not found in the design.
WARNING: Simulation object /FIR_tb/rst was not found in the design.
WARNING: Simulation object /FIR_tb/valid_in was not found in the design.
WARNING: Simulation object /FIR_tb/en_ram_rom was not found in the design.
WARNING: Simulation object /FIR_tb/x was not found in the design.
WARNING: Simulation object /FIR_tb/mac_init was not found in the design.
WARNING: Simulation object /FIR_tb/we_out was not found in the design.
WARNING: Simulation object /FIR_tb/counter_control was not found in the design.
WARNING: Simulation object /FIR_tb/rom_add was not found in the design.
WARNING: Simulation object /FIR_tb/ram_add was not found in the design.
WARNING: Simulation object /FIR_tb/rom_out was not found in the design.
WARNING: Simulation object /FIR_tb/ram_out was not found in the design.
WARNING: Simulation object /FIR_tb/valid_out was not found in the design.
WARNING: Simulation object /FIR_tb/y_final was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD_ALL was not found in the design.
source FIR_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 948.711 ; gain = 9.492
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_Test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c9a2a7c2011475aae4728f2a681156f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_Test_behav xil_defaultlib.FIR_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_Test_behav -key {Behavioral:sim_1:Functional:FIR_Test} -tclbatch {FIR_Test.tcl} -view {{C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
WARNING: Simulation object /FIR_tb/clk was not found in the design.
WARNING: Simulation object /FIR_tb/rst was not found in the design.
WARNING: Simulation object /FIR_tb/valid_in was not found in the design.
WARNING: Simulation object /FIR_tb/en_ram_rom was not found in the design.
WARNING: Simulation object /FIR_tb/x was not found in the design.
WARNING: Simulation object /FIR_tb/mac_init was not found in the design.
WARNING: Simulation object /FIR_tb/we_out was not found in the design.
WARNING: Simulation object /FIR_tb/counter_control was not found in the design.
WARNING: Simulation object /FIR_tb/rom_add was not found in the design.
WARNING: Simulation object /FIR_tb/ram_add was not found in the design.
WARNING: Simulation object /FIR_tb/rom_out was not found in the design.
WARNING: Simulation object /FIR_tb/ram_out was not found in the design.
WARNING: Simulation object /FIR_tb/valid_out was not found in the design.
WARNING: Simulation object /FIR_tb/y_final was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD_ALL was not found in the design.
source FIR_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 948.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_Test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c9a2a7c2011475aae4728f2a681156f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_Test_behav xil_defaultlib.FIR_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.dff_big [dff_big_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.dff [dff_default]
Compiling architecture structural of entity xil_defaultlib.dff2 [dff2_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [mlab_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [mlab_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC [mac_default]
Compiling architecture behavioral of entity xil_defaultlib.FIR [fir_default]
Compiling architecture tbfir of entity xil_defaultlib.fir_test
Built simulation snapshot FIR_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_Test_behav -key {Behavioral:sim_1:Functional:FIR_Test} -tclbatch {FIR_Test.tcl} -view {{C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
WARNING: Simulation object /FIR_tb/clk was not found in the design.
WARNING: Simulation object /FIR_tb/rst was not found in the design.
WARNING: Simulation object /FIR_tb/valid_in was not found in the design.
WARNING: Simulation object /FIR_tb/en_ram_rom was not found in the design.
WARNING: Simulation object /FIR_tb/x was not found in the design.
WARNING: Simulation object /FIR_tb/mac_init was not found in the design.
WARNING: Simulation object /FIR_tb/we_out was not found in the design.
WARNING: Simulation object /FIR_tb/counter_control was not found in the design.
WARNING: Simulation object /FIR_tb/rom_add was not found in the design.
WARNING: Simulation object /FIR_tb/ram_add was not found in the design.
WARNING: Simulation object /FIR_tb/rom_out was not found in the design.
WARNING: Simulation object /FIR_tb/ram_out was not found in the design.
WARNING: Simulation object /FIR_tb/valid_out was not found in the design.
WARNING: Simulation object /FIR_tb/y_final was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD_ALL was not found in the design.
source FIR_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 948.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_Test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c9a2a7c2011475aae4728f2a681156f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_Test_behav xil_defaultlib.FIR_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.dff_big [dff_big_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.dff [dff_default]
Compiling architecture structural of entity xil_defaultlib.dff2 [dff2_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [mlab_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [mlab_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC [mac_default]
Compiling architecture behavioral of entity xil_defaultlib.FIR [fir_default]
Compiling architecture tbfir of entity xil_defaultlib.fir_test
Built simulation snapshot FIR_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_Test_behav -key {Behavioral:sim_1:Functional:FIR_Test} -tclbatch {FIR_Test.tcl} -view {{C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
WARNING: Simulation object /FIR_tb/clk was not found in the design.
WARNING: Simulation object /FIR_tb/rst was not found in the design.
WARNING: Simulation object /FIR_tb/valid_in was not found in the design.
WARNING: Simulation object /FIR_tb/en_ram_rom was not found in the design.
WARNING: Simulation object /FIR_tb/x was not found in the design.
WARNING: Simulation object /FIR_tb/mac_init was not found in the design.
WARNING: Simulation object /FIR_tb/we_out was not found in the design.
WARNING: Simulation object /FIR_tb/counter_control was not found in the design.
WARNING: Simulation object /FIR_tb/rom_add was not found in the design.
WARNING: Simulation object /FIR_tb/ram_add was not found in the design.
WARNING: Simulation object /FIR_tb/rom_out was not found in the design.
WARNING: Simulation object /FIR_tb/ram_out was not found in the design.
WARNING: Simulation object /FIR_tb/valid_out was not found in the design.
WARNING: Simulation object /FIR_tb/y_final was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD_ALL was not found in the design.
source FIR_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_Test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c9a2a7c2011475aae4728f2a681156f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_Test_behav xil_defaultlib.FIR_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.dff_big [dff_big_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.dff [dff_default]
Compiling architecture structural of entity xil_defaultlib.dff2 [dff2_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [mlab_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [mlab_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC [mac_default]
Compiling architecture behavioral of entity xil_defaultlib.FIR [fir_default]
Compiling architecture tbfir of entity xil_defaultlib.fir_test
Built simulation snapshot FIR_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_Test_behav -key {Behavioral:sim_1:Functional:FIR_Test} -tclbatch {FIR_Test.tcl} -view {{C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
WARNING: Simulation object /FIR_tb/clk was not found in the design.
WARNING: Simulation object /FIR_tb/rst was not found in the design.
WARNING: Simulation object /FIR_tb/valid_in was not found in the design.
WARNING: Simulation object /FIR_tb/en_ram_rom was not found in the design.
WARNING: Simulation object /FIR_tb/x was not found in the design.
WARNING: Simulation object /FIR_tb/mac_init was not found in the design.
WARNING: Simulation object /FIR_tb/we_out was not found in the design.
WARNING: Simulation object /FIR_tb/counter_control was not found in the design.
WARNING: Simulation object /FIR_tb/rom_add was not found in the design.
WARNING: Simulation object /FIR_tb/ram_add was not found in the design.
WARNING: Simulation object /FIR_tb/rom_out was not found in the design.
WARNING: Simulation object /FIR_tb/ram_out was not found in the design.
WARNING: Simulation object /FIR_tb/valid_out was not found in the design.
WARNING: Simulation object /FIR_tb/y_final was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD_ALL was not found in the design.
source FIR_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 952.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_Test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c9a2a7c2011475aae4728f2a681156f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_Test_behav xil_defaultlib.FIR_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.dff_big [dff_big_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.dff [dff_default]
Compiling architecture structural of entity xil_defaultlib.dff2 [dff2_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [mlab_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [mlab_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC [mac_default]
Compiling architecture behavioral of entity xil_defaultlib.FIR [fir_default]
Compiling architecture tbfir of entity xil_defaultlib.fir_test
Built simulation snapshot FIR_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_Test_behav -key {Behavioral:sim_1:Functional:FIR_Test} -tclbatch {FIR_Test.tcl} -view {{C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
WARNING: Simulation object /FIR_tb/clk was not found in the design.
WARNING: Simulation object /FIR_tb/rst was not found in the design.
WARNING: Simulation object /FIR_tb/valid_in was not found in the design.
WARNING: Simulation object /FIR_tb/en_ram_rom was not found in the design.
WARNING: Simulation object /FIR_tb/x was not found in the design.
WARNING: Simulation object /FIR_tb/mac_init was not found in the design.
WARNING: Simulation object /FIR_tb/we_out was not found in the design.
WARNING: Simulation object /FIR_tb/counter_control was not found in the design.
WARNING: Simulation object /FIR_tb/rom_add was not found in the design.
WARNING: Simulation object /FIR_tb/ram_add was not found in the design.
WARNING: Simulation object /FIR_tb/rom_out was not found in the design.
WARNING: Simulation object /FIR_tb/ram_out was not found in the design.
WARNING: Simulation object /FIR_tb/valid_out was not found in the design.
WARNING: Simulation object /FIR_tb/y_final was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD_ALL was not found in the design.
source FIR_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_Test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c9a2a7c2011475aae4728f2a681156f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_Test_behav xil_defaultlib.FIR_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_Test_behav -key {Behavioral:sim_1:Functional:FIR_Test} -tclbatch {FIR_Test.tcl} -view {{C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
WARNING: Simulation object /FIR_tb/clk was not found in the design.
WARNING: Simulation object /FIR_tb/rst was not found in the design.
WARNING: Simulation object /FIR_tb/valid_in was not found in the design.
WARNING: Simulation object /FIR_tb/en_ram_rom was not found in the design.
WARNING: Simulation object /FIR_tb/x was not found in the design.
WARNING: Simulation object /FIR_tb/mac_init was not found in the design.
WARNING: Simulation object /FIR_tb/we_out was not found in the design.
WARNING: Simulation object /FIR_tb/counter_control was not found in the design.
WARNING: Simulation object /FIR_tb/rom_add was not found in the design.
WARNING: Simulation object /FIR_tb/ram_add was not found in the design.
WARNING: Simulation object /FIR_tb/rom_out was not found in the design.
WARNING: Simulation object /FIR_tb/ram_out was not found in the design.
WARNING: Simulation object /FIR_tb/valid_out was not found in the design.
WARNING: Simulation object /FIR_tb/y_final was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD_ALL was not found in the design.
source FIR_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 953.539 ; gain = 0.000
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c9a2a7c2011475aae4728f2a681156f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_behav xil_defaultlib.FIR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.dff_big [dff_big_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.dff [dff_default]
Compiling architecture structural of entity xil_defaultlib.dff2 [dff2_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [mlab_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [mlab_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC [mac_default]
Compiling architecture behavioral of entity xil_defaultlib.fir
Built simulation snapshot FIR_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab -notrace
couldn't read file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 17 11:35:30 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/lab4_solved2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_behav -key {Behavioral:sim_1:Functional:FIR} -tclbatch {FIR.tcl} -view {{C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 4/lab4_solved2/FIR_tb_behav.wcfg}
WARNING: Simulation object /FIR_tb/clk was not found in the design.
WARNING: Simulation object /FIR_tb/rst was not found in the design.
WARNING: Simulation object /FIR_tb/valid_in was not found in the design.
WARNING: Simulation object /FIR_tb/en_ram_rom was not found in the design.
WARNING: Simulation object /FIR_tb/x was not found in the design.
WARNING: Simulation object /FIR_tb/mac_init was not found in the design.
WARNING: Simulation object /FIR_tb/we_out was not found in the design.
WARNING: Simulation object /FIR_tb/counter_control was not found in the design.
WARNING: Simulation object /FIR_tb/rom_add was not found in the design.
WARNING: Simulation object /FIR_tb/ram_add was not found in the design.
WARNING: Simulation object /FIR_tb/rom_out was not found in the design.
WARNING: Simulation object /FIR_tb/ram_out was not found in the design.
WARNING: Simulation object /FIR_tb/valid_out was not found in the design.
WARNING: Simulation object /FIR_tb/y_final was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD was not found in the design.
WARNING: Simulation object /FIR_tb/CLK_PERIOD_ALL was not found in the design.
source FIR.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 959.734 ; gain = 6.195
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_10
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 11:36:23 2024...
