#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec  4 12:48:50 2019
# Process ID: 1748
# Current directory: D:/Vivado_Projecten/EindOpdracht1/Eindopdracht_EOS/Blokdesign_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8728 D:\Vivado_Projecten\EindOpdracht1\Eindopdracht_EOS\Blokdesign_2\Blokdesign.xpr
# Log file: D:/Vivado_Projecten/EindOpdracht1/Eindopdracht_EOS/Blokdesign_2/vivado.log
# Journal file: D:/Vivado_Projecten/EindOpdracht1/Eindopdracht_EOS/Blokdesign_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Projecten/EindOpdracht1/Eindopdracht_EOS/Blokdesign_2/Blokdesign.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Vivado_Projecten/EindOpdracht1/Eindopdracht_EOS/ip_repo/NeoMatrix_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Projecten/EindOpdracht1/Eindopdracht_EOS/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 838.000 ; gain = 156.023
update_compile_order -fileset sources_1
open_bd_design {D:/Vivado_Projecten/EindOpdracht1/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:Ultrasoon:1.0 - Ultrasoon_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:NeoMatrix:1.0 - NeoMatrix_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /NeoMatrix_0/clk_50(undef)
Successfully read diagram <design_1> from BD file <D:/Vivado_Projecten/EindOpdracht1/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.516 ; gain = 0.000
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec  4 12:51:11 2019] Launched synth_1...
Run output will be captured here: D:/Vivado_Projecten/EindOpdracht1/Eindopdracht_EOS/Blokdesign_2/Blokdesign.runs/synth_1/runme.log
[Wed Dec  4 12:51:11 2019] Launched impl_1...
Run output will be captured here: D:/Vivado_Projecten/EindOpdracht1/Eindopdracht_EOS/Blokdesign_2/Blokdesign.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 12:52:43 2019...
