<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — fpgas stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="base.html">base</a></span> (15)
<br/><span class="tag"><a href="design.html">design</a></span> (11)
<br/><span class="tag"><a href="reconfigur.html">reconfigur</a></span> (10)
<br/><span class="tag"><a href="applic.html">applic</a></span> (8)
<br/><span class="tag"><a href="power.html">power</a></span> (8)
</div>
<h2><span class="ttl">Stem</span> fpgas$ (<a href="../words.html">all stems</a>)</h2>
<h3>53 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenLSCCAN.html">DATE-2013-ChenLSCCAN</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-level modeling and synthesis for embedded FPGAs (<abbr title="Xiaolin Chen">XC</abbr>, <abbr title="Shuai Li">SL</abbr>, <abbr title="Jochen Schleifer">JS</abbr>, <abbr title="Thomas Coenen">TC</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Tobias G. Noll">TGN</abbr>), pp. 1565–1570.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-AksoyCFM.html">DATE-2012-AksoyCFM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design of low-complexity digital finite impulse response filters on FPGAs (<abbr title="Levent Aksoy">LA</abbr>, <abbr title="Eduardo Costa">EC</abbr>, <abbr title="Paulo F. Flores">PFF</abbr>, <abbr title="José C. Monteiro">JCM</abbr>), pp. 1197–1202.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-CherkaouiFAF.html">DATE-2012-CherkaouiFAF</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Comparison of Self-Timed Ring and Inverter Ring Oscillators as entropy sources in FPGAs (<abbr title="Abdelkarim Cherkaoui">AC</abbr>, <abbr title="Viktor Fischer">VF</abbr>, <abbr title="Alain Aubert">AA</abbr>, <abbr title="Laurent Fesquet">LF</abbr>), pp. 1325–1330.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-HuangHLLLG.html">DATE-2012-HuangHLLLG</a></dt><dd>Off-path leakage power aware routing for SRAM-based FPGAs (<abbr title="Keheng Huang">KH</abbr>, <abbr title="Yu Hu">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>, <abbr title="Bo Liu">BL</abbr>, <abbr title="Hongjin Liu">HL</abbr>, <abbr title="Jian Gong">JG</abbr>), pp. 87–92.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-PomataMTRL.html">DATE-2012-PomataMTRL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Exploiting binary translation for fast ASIP design space exploration on FPGAs (<abbr title="Sebastiano Pomata">SP</abbr>, <abbr title="Paolo Meloni">PM</abbr>, <abbr title="Giuseppe Tuveri">GT</abbr>, <abbr title="Luigi Raffo">LR</abbr>, <abbr title="Menno Lindwer">ML</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChenLH.html">DATE-2011-ChenLH</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Architectural exploration of 3D FPGAs towards a better balance between area and delay (<abbr title="Chia-I Chen">CIC</abbr>, <abbr title="Bau-Cheng Lee">BCL</abbr>, <abbr title="Juinn-Dar Huang">JDH</abbr>), pp. 587–590.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MeyerNHBSGSB.html">DATE-2011-MeyerNHBSGSB</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Start-up for Spartan-6 FPGAs using Dynamic Partial Reconfiguration (<abbr title="Joachim Meyer">JM</abbr>, <abbr title="Juanjo Noguera">JN</abbr>, <abbr title="Michael Hübner">MH</abbr>, <abbr title="Lars Braun">LB</abbr>, <abbr title="Oliver Sander">OS</abbr>, <abbr title="R. M. Gil">RMG</abbr>, <abbr title="Rodney Stewart">RS</abbr>, <abbr title="Jürgen Becker">JB</abbr>), pp. 1542–1547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-RoyRM.html">DATE-2011-RoyRM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Theoretical modeling of the Itoh-Tsujii Inversion algorithm for enhanced performance on k-LUT based FPGAs (<abbr title="Sujoy Sinha Roy">SSR</abbr>, <abbr title="Chester Rebeiro">CR</abbr>, <abbr title="Debdeep Mukhopadhyay">DM</abbr>), pp. 1231–1236.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-SterponeCMWF.html">DATE-2011-SterponeCMWF</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A new reconfigurable clock-gating technique for low power SRAM-based FPGAs (<abbr title="Luca Sterpone">LS</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Debora Matos">DM</abbr>, <abbr title="Stephan Wong">SW</abbr>, <abbr title="F. Fakhar">FF</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-VidalLGDG.html">DATE-2011-VidalLGDG</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span></dt><dd>Dynamic applications on reconfigurable systems: From UML model design to FPGAs implementation (<abbr title="Jorgiano Vidal">JV</abbr>, <abbr title="Florent de Lamotte">FdL</abbr>, <abbr title="Guy Gogniat">GG</abbr>, <abbr title="Jean-Philippe Diguet">JPD</abbr>, <abbr title="Sébastien Guillet">SG</abbr>), pp. 1208–1211.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-VissersNN.html">DATE-2011-VissersNN</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Building real-time HDTV applications in FPGAs using processors, AXI interfaces and high level synthesis tools (<abbr title="Kees A. Vissers">KAV</abbr>, <abbr title="Stephen Neuendorffer">SN</abbr>, <abbr title="Juanjo Noguera">JN</abbr>), pp. 848–850.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-BsoulMS.html">DATE-2010-BsoulMS</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Reliability- and process variation-aware placement for FPGAs (<abbr title="Assem A. M. Bsoul">AAMB</abbr>, <abbr title="Naraig Manjikian">NM</abbr>, <abbr title="Li Shang">LS</abbr>), pp. 1809–1814.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HallerB.html">DATE-2010-HallerB</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High-speed clock recovery for low-cost FPGAs (<abbr title="István Haller">IH</abbr>, <abbr title="Zoltan Francisc Baruch">ZFB</abbr>), pp. 610–613.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SterponeB.html">DATE-2010-SterponeB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A new placement algorithm for the mitigation of multiple cell upsets in SRAM-based FPGAs (<abbr title="Luca Sterpone">LS</abbr>, <abbr title="Niccolò Battezzati">NB</abbr>), pp. 1231–1236.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZhuSJ.html">DATE-2010-ZhuSJ</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Pareto efficient design for reconfigurable streaming applications on CPU/FPGAs (<abbr title="Jun Zhu">JZ</abbr>, <abbr title="Ingo Sander">IS</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 1035–1040.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-AnastasiadisSP.html">SAC-2010-AnastasiadisSP</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast multiplier-less edge detection accelerator for FPGAs (<abbr title="Nikos Anastasiadis">NA</abbr>, <abbr title="Isidoros Sideris">IS</abbr>, <abbr title="Kiamal Z. Pekmestzi">KZP</abbr>), pp. 510–515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-AbateSVK.html">DATE-2009-AbateSVK</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span></dt><dd>A study of the Single Event Effects impact on functional mapping within Flash-based FPGAs (<abbr title="Francesco Abate">FA</abbr>, <abbr title="Luca Sterpone">LS</abbr>, <abbr title="Massimo Violante">MV</abbr>, <abbr title="Fernanda Lima Kastensmidt">FLK</abbr>), pp. 1226–1229.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-FlynnGG.html">DATE-2009-FlynnGG</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Bitstream relocation with local clock domains for partially reconfigurable FPGAs (<abbr title="Adam Flynn">AF</abbr>, <abbr title="Ann Gordon-Ross">AGR</abbr>, <abbr title="Alan D. George">ADG</abbr>), pp. 300–303.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GolshanB.html">DATE-2009-GolshanB</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>SEU-aware resource binding for modular redundancy based designs on FPGAs (<abbr title="Shahin Golshan">SG</abbr>, <abbr title="Eli Bozorgzadeh">EB</abbr>), pp. 1124–1129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SioziosPS.html">DATE-2009-SioziosPS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs (<abbr title="Kostas Siozios">KS</abbr>, <abbr title="Vasilis F. Pavlidis">VFP</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), pp. 172–177.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-NeumannSBN.html">DATE-2008-NeumannSBN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Design flow for embedded FPGAs based on a flexible architecture template (<abbr title="Bernd Neumann">BN</abbr>, <abbr title="Thorsten von Sydow">TvS</abbr>, <abbr title="Holger Blume">HB</abbr>, <abbr title="Tobias G. Noll">TGN</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Parandeh-AfsharBI.html">DATE-2008-Parandeh-AfsharBI</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Improving Synthesis of Compressor Trees on FPGAs via Integer Linear Programming (<abbr title="Hadi Parandeh-Afshar">HPA</abbr>, <abbr title="Philip Brisk">PB</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 1256–1261.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-PaulssonHB.html">DATE-2008-PaulssonHB</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Cost-and Power Optimized FPGA based System Integration: Methodologies and Integration of a Low-Power Capacity-based Measurement Application on Xilinx FPGAs (<abbr title="Katarina Paulsson">KP</abbr>, <abbr title="Michael Hübner">MH</abbr>, <abbr title="Jürgen Becker">JB</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SterponeATG.html">DATE-2008-SterponeATG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications (<abbr title="Luca Sterpone">LS</abbr>, <abbr title="M. A. Aguirre">MAA</abbr>, <abbr title="Jonathan Noel Tombs">JNT</abbr>, <abbr title="Hipólito Guzmán-Miranda">HGM</abbr>), pp. 336–341.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2008-BergeronFD.html">CC-2008-BergeronFD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/jit.html" title="jit">#jit</a></span> <span class="tag"><a href="../tag/off%20the%20shelf.html" title="off the shelf">#off the shelf</a></span></dt><dd>Hardware JIT Compilation for Off-the-Shelf Dynamically Reconfigurable FPGAs (<abbr title="Etienne Bergeron">EB</abbr>, <abbr title="Marc Feeley">MF</abbr>, <abbr title="Jean-Pierre David">JPD</abbr>), pp. 178–192.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-CuiDHG.html">DATE-2007-CuiDHG</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient algorithm for online management of 2D area of partially reconfigurable FPGAs (<abbr title="Jin Cui">JC</abbr>, <abbr title="Qingxu Deng">QD</abbr>, <abbr title="Xiuqiang He">XH</abbr>, <abbr title="Zonghua Gu">ZG</abbr>), pp. 129–134.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Heighton.html">DATE-2006-Heighton</a></dt><dd>Designing signal processing systems for FPGAs (<abbr title="John Heighton">JH</abbr>), p. 92.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-KulkarniB.html">DATE-2006-KulkarniB</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Memory centric thread synchronization on platform FPGAs (<abbr title="Chidamber Kulkarni">CK</abbr>, <abbr title="Gordon J. Brebner">GJB</abbr>), pp. 959–964.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-KumarA.html">DATE-2006-KumarA</a></dt><dd>An analytical state dependent leakage power model for FPGAs (<abbr title="Akhilesh Kumar">AK</abbr>, <abbr title="Mohab Anis">MA</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SethuramanV.html">DATE-2006-SethuramanV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>optiMap: a tool for automated generation of noc architectures using multi-port routers for FPGAs (<abbr title="Balasubramanian Sethuraman">BS</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 947–952.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SutharD.html">DATE-2006-SutharD</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Efficient on-line interconnect testing in FPGAs with provable detectability for multiple faults (<abbr title="Vishal Suthar">VS</abbr>, <abbr title="Shantanu Dutt">SD</abbr>), pp. 1165–1170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GuoBNV.html">DATE-2005-GuoBNV</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Optimized Generation of Data-Path from C Codes for FPGAs (<abbr title="Zhi Guo">ZG</abbr>, <abbr title="Betul Buyukkurt">BB</abbr>, <abbr title="Walid A. Najjar">WAN</abbr>, <abbr title="Kees A. Vissers">KAV</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-HassanADE.html">DATE-2005-HassanADE</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Activity Packing in FPGAs for Leakage Power Reduction (<abbr title="Hassan Hassan">HH</abbr>, <abbr title="Mohab Anis">MA</abbr>, <abbr title="Antoine El Daher">AED</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>), pp. 212–217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KastensmidtSCR.html">DATE-2005-KastensmidtSCR</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs (<abbr title="Fernanda Lima Kastensmidt">FLK</abbr>, <abbr title="Luca Sterpone">LS</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 1290–1295.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KeezerGMT.html">DATE-2005-KeezerGMT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low-Cost Multi-Gigahertz Test Systems Using CMOS FPGAs and PECL (<abbr title="David C. Keezer">DCK</abbr>, <abbr title="Carl Gray">CG</abbr>, <abbr title="A. M. Majid">AMM</abbr>, <abbr title="N. Taher">NT</abbr>), pp. 152–157.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-RodriguesC.html">DATE-2005-RodriguesC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs (<abbr title="Rui Rodrigues">RR</abbr>, <abbr title="João M. P. Cardoso">JMPC</abbr>), pp. 30–31.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-PanatoSWJRB.html">DATE-DF-2004-PanatoSWJRB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Design of Very Deep Pipelined Multipliers for FPGAs (<abbr title="Alex Panato">AP</abbr>, <abbr title="Sandro V. Silva">SVS</abbr>, <abbr title="Flávio Rech Wagner">FRW</abbr>, <abbr title="Marcelo O. Johann">MOJ</abbr>, <abbr title="Ricardo Reis">RR</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 52–57.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-Fit-FloreaHK.html">DATE-v1-2004-Fit-FloreaHK</a></dt><dd>Enhancing Reliability of Operational Interconnections in FPGAs (<abbr title="Alex Fit-Florea">AFF</abbr>, <abbr title="Miroslav Halás">MH</abbr>, <abbr title="Fatih Kocan">FK</abbr>), pp. 746–747.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-Krupnova.html">DATE-v2-2004-Krupnova</a> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience (<abbr title="Helena Krupnova">HK</abbr>), pp. 1236–1243.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-KumarBK.html">DATE-v2-2004-KumarBK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>MemMap: Technology Mapping Algorithm for Area Reduction in FPGAs with Embedded Memory Arrays Using Reconvergence Analysis (<abbr title="A. Manoj Kumar">AMK</abbr>, <abbr title="Jayaram Bobba">JB</abbr>, <abbr title="V. Kamakoti">VK</abbr>), pp. 922–929.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-TiwariT.html">DATE-v2-2004-TiwariT</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>Saving Power by Mapping Finite-State Machines into Embedded Memory Blocks in FPGAs (<abbr title="Anurag Tiwari">AT</abbr>, <abbr title="Karen A. Tomko">KAT</abbr>), pp. 916–921.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-BlodgetML.html">DATE-2003-BlodgetML</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span></dt><dd>A Lightweight Approach for Embedded Reconfiguration of FPGAs (<abbr title="Brandon Blodget">BB</abbr>, <abbr title="Scott McMillan">SM</abbr>, <abbr title="Patrick Lysaght">PL</abbr>), pp. 10399–10401.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MoraesMPMC.html">DATE-2003-MoraesMPMC</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>Development of a Tool-Set for Remote and Partial Reconfiguration of FPGAs (<abbr title="Fernando Gehm Moraes">FGM</abbr>, <abbr title="Daniel Mesquita">DM</abbr>, <abbr title="José Carlos S. Palma">JCSP</abbr>, <abbr title="Leandro Möller">LM</abbr>, <abbr title="Ney Laert Vilar Calazans">NLVC</abbr>), pp. 11122–11123.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SeidlEJ.html">DATE-2003-SeidlEJ</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Performance-Directed Retiming for FPGAs Using Post-Placement Delay Information (<abbr title="Ulrich Seidl">US</abbr>, <abbr title="Klaus Eckl">KE</abbr>, <abbr title="Frank M. Johannes">FMJ</abbr>), pp. 10770–10777.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-AbkeB.html">DATE-2002-AbkeB</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>A Direct Mapping System for Datapath Module and FSM Implementation into LUT-Based FPGAs  (<abbr title="Joerg Abke">JA</abbr>, <abbr title="Erich Barke">EB</abbr>), p. 1085.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-GericotaASF.html">DATE-2002-GericotaASF</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A Novel Methodology for the Concurrent Test of Partial and Dynamically Reconfigurable SRAM-Based FPGAs (<abbr title="Manuel G. Gericota">MGG</abbr>, <abbr title="Gustavo R. Alves">GRA</abbr>, <abbr title="Miguel L. Silva">MLS</abbr>, <abbr title="José M. Ferreira">JMF</abbr>), p. 1126.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-NayakHCB.html">DATE-2002-NayakHCB</a></dt><dd>Accurate Area and Delay Estimators for FPGAs (<abbr title="Anshuman Nayak">AN</abbr>, <abbr title="Malay Haldar">MH</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 862–869.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v3-2002-DraperBBRC.html">ICPR-v3-2002-DraperBBRC</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Implementing Image Applications on FPGAs (<abbr title="Bruce A. Draper">BAD</abbr>, <abbr title="J. Ross Beveridge">JRB</abbr>, <abbr title="A. P. Wim Böhm">APWB</abbr>, <abbr title="Charles Ross">CR</abbr>, <abbr title="Monica Chawathe">MC</abbr>), pp. 265–268.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-NamSR.html">DATE-2001-NamSR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>A boolean satisfiability-based incremental rerouting approach with application to FPGAs (<abbr title="Gi-Joon Nam">GJN</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-NayakHCB.html">DATE-2001-NayakHCB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/matlab.html" title="matlab">#matlab</a></span> <span class="tag"><a href="../tag/precise.html" title="precise">#precise</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs (<abbr title="Anshuman Nayak">AN</abbr>, <abbr title="Malay Haldar">MH</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 722–728.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-KumthekarS.html">DATE-2000-KumthekarS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs (<abbr title="Balakrishna Kumthekar">BK</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-KrupnovaS.html">DATE-1999-KrupnovaS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Iterative Improvement Based Multi-Way Netlist Partitioning for FPGAs (<abbr title="Helena Krupnova">HK</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), p. 587–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-MetraRMPPFZSS.html">DATE-1998-MetraRMPPFZSS</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Novel Technique for Testing FPGAs (<abbr title="Cecilia Metra">CM</abbr>, <abbr title="Michel Renovell">MR</abbr>, <abbr title="Giovanni A. Mojoli">GAM</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Sandro Pastore">SP</abbr>, <abbr title="Joan Figueras">JF</abbr>, <abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Davide Salvi">DS</abbr>, <abbr title="Giacomo R. Sechi">GRS</abbr>), pp. 89–94.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>