0.7
2020.1
May 27 2020
20:09:33
D:/Verilog_Projects/100_Days_of_Rtl/Day_10/Day_10.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_10/Day_10.srcs/sim_1/new/Subractor_4_bit_TB.v,1696700735,verilog,,,,Subractor_4_bit_TB,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_10/Day_10.srcs/sources_1/new/Subrator_4_bit.v,1696699834,verilog,,D:/Verilog_Projects/100_Days_of_Rtl/Day_10/Day_10.srcs/sources_1/new/full_sub.v,,Subrator_4_bit,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_10/Day_10.srcs/sources_1/new/full_sub.v,1696700028,verilog,,D:/Verilog_Projects/100_Days_of_Rtl/Day_10/Day_10.srcs/sim_1/new/Subractor_4_bit_TB.v,,full_sub,,,,,,,,
