

================================================================
== Vivado HLS Report for 'systolic_array'
================================================================
* Date:           Tue Aug 29 13:18:27 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.336 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       91|       91| 0.910 us | 0.910 us |   86|   86| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%A_fifo_0_0_V = alloca float, align 4"   --->   Operation 11 'alloca' 'A_fifo_0_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%A_fifo_0_1_V = alloca float, align 4" [kernel.cpp:31]   --->   Operation 12 'alloca' 'A_fifo_0_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%A_fifo_0_2_V = alloca float, align 4" [kernel.cpp:33]   --->   Operation 13 'alloca' 'A_fifo_0_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%A_fifo_1_0_V = alloca float, align 4"   --->   Operation 14 'alloca' 'A_fifo_1_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%A_fifo_1_1_V = alloca float, align 4" [kernel.cpp:37]   --->   Operation 15 'alloca' 'A_fifo_1_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%A_fifo_1_2_V = alloca float, align 4" [kernel.cpp:39]   --->   Operation 16 'alloca' 'A_fifo_1_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%B_fifo_0_0_V = alloca float, align 4"   --->   Operation 17 'alloca' 'B_fifo_0_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%B_fifo_0_1_V = alloca float, align 4" [kernel.cpp:43]   --->   Operation 18 'alloca' 'B_fifo_0_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%B_fifo_0_2_V = alloca float, align 4" [kernel.cpp:45]   --->   Operation 19 'alloca' 'B_fifo_0_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%B_fifo_1_0_V = alloca float, align 4"   --->   Operation 20 'alloca' 'B_fifo_1_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%B_fifo_1_1_V = alloca float, align 4" [kernel.cpp:49]   --->   Operation 21 'alloca' 'B_fifo_1_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%B_fifo_1_2_V = alloca float, align 4" [kernel.cpp:51]   --->   Operation 22 'alloca' 'B_fifo_1_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @Loop_l_data_load_k_p([16 x float]* %v0_0, float* %A_fifo_0_0_V, [16 x float]* %v0_1, float* %A_fifo_1_0_V, [16 x float]* %v1_0, float* %B_fifo_0_0_V, [16 x float]* %v1_1, float* %B_fifo_1_0_V)"   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @Loop_l_data_load_k_p([16 x float]* %v0_0, float* %A_fifo_0_0_V, [16 x float]* %v0_1, float* %A_fifo_1_0_V, [16 x float]* %v1_0, float* %B_fifo_0_0_V, [16 x float]* %v1_1, float* %B_fifo_1_0_V)"   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 25 [2/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_0_0_k1_pro(float* %A_fifo_0_0_V, float* %B_fifo_0_0_V, float* %v2_0_0, float* %A_fifo_0_1_V, float* %B_fifo_0_1_V)"   --->   Operation 25 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 26 [1/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_0_0_k1_pro(float* %A_fifo_0_0_V, float* %B_fifo_0_0_V, float* %v2_0_0, float* %A_fifo_0_1_V, float* %B_fifo_0_1_V)"   --->   Operation 26 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 27 [2/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_0_1_k2_pro(float* %A_fifo_0_1_V, float* %B_fifo_1_0_V, float* %v2_0_1, float* %A_fifo_0_2_V, float* %B_fifo_1_1_V)"   --->   Operation 27 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 28 [2/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_1_0_k3_pro(float* %A_fifo_1_0_V, float* %B_fifo_0_1_V, float* %v2_1_0, float* %A_fifo_1_1_V, float* %B_fifo_0_2_V)"   --->   Operation 28 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 29 [1/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_0_1_k2_pro(float* %A_fifo_0_1_V, float* %B_fifo_1_0_V, float* %v2_0_1, float* %A_fifo_0_2_V, float* %B_fifo_1_1_V)"   --->   Operation 29 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 30 [1/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_1_0_k3_pro(float* %A_fifo_1_0_V, float* %B_fifo_0_1_V, float* %v2_1_0, float* %A_fifo_1_1_V, float* %B_fifo_0_2_V)"   --->   Operation 30 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 31 [2/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_1_1_k4_pro(float* %A_fifo_1_1_V, float* %B_fifo_1_1_V, float* %v2_1_1, float* %A_fifo_1_2_V, float* %B_fifo_1_2_V)"   --->   Operation 31 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 32 [1/2] (7.25ns)   --->   "call fastcc void @Loop_l_PE_1_1_k4_pro(float* %A_fifo_1_1_V, float* %B_fifo_1_1_V, float* %v2_1_1, float* %A_fifo_1_2_V, float* %B_fifo_1_2_V)"   --->   Operation 32 'call' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @Loop_l_data_drain_k5(float* %A_fifo_0_2_V, float* %A_fifo_1_2_V, float* %B_fifo_0_2_V, float* %B_fifo_1_2_V)"   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [kernel.cpp:21]   --->   Operation 34 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %v2_1_1), !map !19"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %v2_1_0), !map !25"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %v2_0_1), !map !31"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %v2_0_0), !map !36"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %v1_1), !map !41"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %v1_0), !map !47"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %v0_1), !map !52"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %v0_0), !map !57"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @systolic_array_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_0_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_0_0_V, float* %A_fifo_0_0_V)"   --->   Operation 44 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_0_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_0_1_V, float* %A_fifo_0_1_V)"   --->   Operation 46 'specchannel' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_0_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_0_2_V, float* %A_fifo_0_2_V)"   --->   Operation 48 'specchannel' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_1_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_1_0_V, float* %A_fifo_1_0_V)"   --->   Operation 50 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_1_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_1_1_V, float* %A_fifo_1_1_V)"   --->   Operation 52 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @A_fifo_1_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %A_fifo_1_2_V, float* %A_fifo_1_2_V)"   --->   Operation 54 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_0_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_0_0_V, float* %B_fifo_0_0_V)"   --->   Operation 56 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_0_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_0_1_V, float* %B_fifo_0_1_V)"   --->   Operation 58 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_0_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_0_2_V, float* %B_fifo_0_2_V)"   --->   Operation 60 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_1_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_1_0_V, float* %B_fifo_1_0_V)"   --->   Operation 62 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_1_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_1_1_V, float* %B_fifo_1_1_V)"   --->   Operation 64 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @B_fifo_1_2_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %B_fifo_1_2_V, float* %B_fifo_1_2_V)"   --->   Operation 66 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_1_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @Loop_l_data_drain_k5(float* %A_fifo_0_2_V, float* %A_fifo_1_2_V, float* %B_fifo_0_2_V, float* %B_fifo_1_2_V)"   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:153]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'Loop_l_PE_0_0_k1_pro' [56]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'Loop_l_PE_0_0_k1_pro' [56]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'Loop_l_PE_0_1_k2_pro' [57]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'Loop_l_PE_0_1_k2_pro' [57]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'Loop_l_PE_1_1_k4_pro' [59]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'Loop_l_PE_1_1_k4_pro' [59]  (7.26 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
