{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717380622877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717380622877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 23:10:22 2024 " "Processing started: Sun Jun 02 23:10:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717380622877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717380622877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instruction_memory -c instruction_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off instruction_memory -c instruction_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717380622877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717380623846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717380623846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-arq_1 " "Found design unit 1: instruction_memory-arq_1" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717380644350 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717380644350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717380644350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instruction_memory " "Elaborating entity \"instruction_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717380644944 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "w_MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"w_MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717380645854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717380645854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717380645854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717380645854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717380645854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717380645854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717380645854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717380645854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717380645854 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/instruction_memory.ram0_instruction_memory_68fd8bb8.hdl.mif " "Parameter INIT_FILE set to db/instruction_memory.ram0_instruction_memory_68fd8bb8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717380645854 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1717380645854 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717380645854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:w_MEM_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:w_MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717380646557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:w_MEM_rtl_0 " "Instantiated megafunction \"altsyncram:w_MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717380646604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717380646604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717380646604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717380646604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717380646604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717380646604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717380646604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717380646604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717380646604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/instruction_memory.ram0_instruction_memory_68fd8bb8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/instruction_memory.ram0_instruction_memory_68fd8bb8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717380646604 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717380646604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3lf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3lf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3lf1 " "Found entity 1: altsyncram_3lf1" {  } { { "db/altsyncram_3lf1.tdf" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/db/altsyncram_3lf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717380646870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717380646870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717380648073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717380648073 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[8\] " "No output dependent on input pin \"i_ADDR\[8\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[9\] " "No output dependent on input pin \"i_ADDR\[9\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[10\] " "No output dependent on input pin \"i_ADDR\[10\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[11\] " "No output dependent on input pin \"i_ADDR\[11\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[12\] " "No output dependent on input pin \"i_ADDR\[12\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[13\] " "No output dependent on input pin \"i_ADDR\[13\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[14\] " "No output dependent on input pin \"i_ADDR\[14\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[15\] " "No output dependent on input pin \"i_ADDR\[15\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[16\] " "No output dependent on input pin \"i_ADDR\[16\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[17\] " "No output dependent on input pin \"i_ADDR\[17\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[18\] " "No output dependent on input pin \"i_ADDR\[18\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[19\] " "No output dependent on input pin \"i_ADDR\[19\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[20\] " "No output dependent on input pin \"i_ADDR\[20\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[21\] " "No output dependent on input pin \"i_ADDR\[21\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[22\] " "No output dependent on input pin \"i_ADDR\[22\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[23\] " "No output dependent on input pin \"i_ADDR\[23\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[24\] " "No output dependent on input pin \"i_ADDR\[24\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[25\] " "No output dependent on input pin \"i_ADDR\[25\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[26\] " "No output dependent on input pin \"i_ADDR\[26\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[27\] " "No output dependent on input pin \"i_ADDR\[27\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[28\] " "No output dependent on input pin \"i_ADDR\[28\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[29\] " "No output dependent on input pin \"i_ADDR\[29\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[30\] " "No output dependent on input pin \"i_ADDR\[30\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[31\] " "No output dependent on input pin \"i_ADDR\[31\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/RISC-V/Memória de Instrução/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717380648635 "|instruction_memory|i_ADDR[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717380648635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717380648635 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717380648635 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1717380648635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717380648635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717380648776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 23:10:48 2024 " "Processing ended: Sun Jun 02 23:10:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717380648776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717380648776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717380648776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717380648776 ""}
