---
addr:
  rw:
    mask: 3072
    lsb: 10
    values:
    - values: 0, 1, 2
      key: RW
      desc: Read Write
    - values: 3
      key: RO
      desc: Read Only
  priv:
    mask: 768
    lsb: 8
    values:
    - values: 0
      key: U
      desc: User
    - values: 1
      key: S
      desc: Supervisor
    - values: 2
      key: H
      desc: Hypervisor
    - values: 3
      key: M
      desc: Machine
  use:
    mask: 240
    lsb: 4
    values:
    - values: 11XX
      desc: Custom
    - values: 1010
      desc: Debug
    - values: 1011
      desc: Debug
regs:
  misa:
    url: "/riscv-isa-manual/latest/machine.html#sec:misa"
    mmio: false
    width: mxlen
    desc: Machine ISA
    number: 769
    priv: MRW
    sections:
    - machine
  mvendorid:
    url: "/riscv-isa-manual/latest/machine.html#machine-vendor-id-register-mvendorid"
    mmio: false
    width: 32
    desc: Machine Vendor ID
    number: 3857
    priv: MRO
    sections:
    - machine
  marchid:
    url: "/riscv-isa-manual/latest/machine.html#machine-architecture-id-register-marchid"
    width: mxlen
    mmio: false
    desc: Machine Architecture ID
    number: 3858
    priv: MRO
    sections:
    - machine
  mimpid:
    url: "/riscv-isa-manual/latest/machine.html#machine-implementation-id-register-mimpid"
    mmio: false
    width: mxlen
    desc: Machine Implementation ID
    number: 3859
    priv: MRO
    sections:
    - machine
  mhartid:
    url: "/riscv-isa-manual/latest/machine.html#hart-id-register-mhartid"
    mmio: false
    width: mxlen
    desc: Hardware Thread ID
    number: 3860
    priv: MRO
    sections:
    - machine
  mstatus:
    url: "/riscv-isa-manual/latest/machine.html#machine-status-registers-mstatus-and-mstatush"
    mmio: false
    width: mxlen
    desc: Machine Status
    fields:
      mie:
        desc: Machine Interrupt Enable
        bits:
        - 3
      sie:
        desc: Supervisor Interrupt Enable
        bits:
        - 2
      mpie:
        desc: Machine Prior Interrupt Enable
        bits:
        - 7
      spie:
        desc: Supervisor Prior Interrupt Enable
        bits:
        - 5
      mprv:
        desc: Modify Privilege
        bits:
        - 17
      mpp:
        desc: Machine Previous Privilege mode
        bits:
        - 12
        - 11
      spp:
        desc: Supervisor Previous Privilege mode
        bits:
        - 8
    number: 768
    priv: MRW
    sections:
    - machine
  mstatush:
    number: 784
    desc: Additional machine status register, RV32 only.
    priv: MRW
    url: "/riscv-isa-manual/latest/hypervisor.html#machine-status-registers-mstatus-and-mstatush"
    mmio: false
    sections:
    - hypervisor
  mtvec:
    url: "/riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec"
    mmio: false
    width: mxlen
    desc: Machine Trap Vector Base Address
    fields:
      base:
        desc: Base Address
        bits:
        - mxlen-1
        - 2
      mode:
        desc: Address Mode (Direct or Vectored)
        bits:
        - 1
        - 0
    number: 773
    priv: MRW
    sections:
    - machine
  medeleg:
    url: "/latest/machine.html#machine-trap-delegation-registers-medeleg-and-mideleg"
    mmio: false
    width: mxlen
    desc: Machine Exception Delegation
    number: 770
    priv: MRW
    sections:
    - machine
  mideleg:
    url: "/latest/machine.html#machine-trap-delegation-registers-medeleg-and-mideleg"
    mmio: false
    width: mxlen
    desc: Machine Interrupt Delegation
    number: 771
    priv: MRW
    sections:
    - machine
  mip:
    url: "/riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie"
    mmio: false
    width: mxlen
    desc: Machine Interrupt Pending
    number: 836
    priv: MRW
    sections:
    - machine
    fields:
      msi:
        desc: 'Interrupt pending: Machine Software Interrupt'
        bits:
        - 3
        custom: false
      mti:
        desc: 'Interrupt pending: Machine Timer Interrupt'
        bits:
        - 7
        custom: false
      mei:
        desc: 'Interrupt pending: Machine External Interrupt'
        bits:
        - 11
        custom: false
      ssi:
        desc: 'Interrupt pending: Supervisor Software Interrupt'
        bits:
        - 1
        custom: false
      sti:
        desc: 'Interrupt pending: Supervisor Timer Interrupt'
        bits:
        - 5
        custom: false
      sei:
        desc: 'Interrupt pending: Supervisor External Interrupt'
        bits:
        - 9
        custom: false
      usi:
        desc: 'Interrupt pending: User Software Interrupt'
        bits:
        - 0
        custom: false
      uti:
        desc: 'Interrupt pending: User Timer Interrupt'
        bits:
        - 4
        custom: false
      uei:
        desc: 'Interrupt pending: User External Interrupt'
        bits:
        - 8
        custom: false
      platform_defined16:
        desc: 'Interrupt pending: Optional platform defined interrupt source 0.'
        bits:
        - 16
        custom: true
      platform_defined17:
        desc: 'Interrupt pending: Optional platform defined interrupt source 1'
        bits:
        - 17
        custom: true
      platform_defined18:
        desc: 'Interrupt pending: Optional platform defined interrupt source 2'
        bits:
        - 18
        custom: true
      platform_defined19:
        desc: 'Interrupt pending: Optional platform defined interrupt source 3'
        bits:
        - 19
        custom: true
      platform_defined20:
        desc: 'Interrupt pending: Optional platform defined interrupt source 4'
        bits:
        - 20
        custom: true
      platform_defined21:
        desc: 'Interrupt pending: Optional platform defined interrupt source 5'
        bits:
        - 21
        custom: true
      platform_defined22:
        desc: 'Interrupt pending: Optional platform defined interrupt source 6'
        bits:
        - 22
        custom: true
      platform_defined23:
        desc: 'Interrupt pending: Optional platform defined interrupt source 7'
        bits:
        - 23
        custom: true
      platform_defined24:
        desc: 'Interrupt pending: Optional platform defined interrupt source 8'
        bits:
        - 24
        custom: true
      platform_defined25:
        desc: 'Interrupt pending: Optional platform defined interrupt source 9'
        bits:
        - 25
        custom: true
      platform_defined26:
        desc: 'Interrupt pending: Optional platform defined interrupt source 10'
        bits:
        - 26
        custom: true
      platform_defined27:
        desc: 'Interrupt pending: Optional platform defined interrupt source 11'
        bits:
        - 27
        custom: true
      platform_defined28:
        desc: 'Interrupt pending: Optional platform defined interrupt source 12'
        bits:
        - 28
        custom: true
      platform_defined29:
        desc: 'Interrupt pending: Optional platform defined interrupt source 13'
        bits:
        - 29
        custom: true
      platform_defined30:
        desc: 'Interrupt pending: Optional platform defined interrupt source 14'
        bits:
        - 30
        custom: true
      platform_defined31:
        desc: 'Interrupt pending: Optional platform defined interrupt source 15'
        bits:
        - 31
        custom: true
  mie:
    url: "/riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie"
    mmio: false
    width: mxlen
    desc: Machine Interrupt Enable
    number: 772
    priv: MRW
    sections:
    - machine
    fields:
      msi:
        desc: 'Interrupt enable: Machine Software Interrupt'
        bits:
        - 3
        custom: false
      mti:
        desc: 'Interrupt enable: Machine Timer Interrupt'
        bits:
        - 7
        custom: false
      mei:
        desc: 'Interrupt enable: Machine External Interrupt'
        bits:
        - 11
        custom: false
      ssi:
        desc: 'Interrupt enable: Supervisor Software Interrupt'
        bits:
        - 1
        custom: false
      sti:
        desc: 'Interrupt enable: Supervisor Timer Interrupt'
        bits:
        - 5
        custom: false
      sei:
        desc: 'Interrupt enable: Supervisor External Interrupt'
        bits:
        - 9
        custom: false
      usi:
        desc: 'Interrupt enable: User Software Interrupt'
        bits:
        - 0
        custom: false
      uti:
        desc: 'Interrupt enable: User Timer Interrupt'
        bits:
        - 4
        custom: false
      uei:
        desc: 'Interrupt enable: User External Interrupt'
        bits:
        - 8
        custom: false
      platform_defined16:
        desc: 'Interrupt enable: Optional platform defined interrupt source 0.'
        bits:
        - 16
        custom: true
      platform_defined17:
        desc: 'Interrupt enable: Optional platform defined interrupt source 1'
        bits:
        - 17
        custom: true
      platform_defined18:
        desc: 'Interrupt enable: Optional platform defined interrupt source 2'
        bits:
        - 18
        custom: true
      platform_defined19:
        desc: 'Interrupt enable: Optional platform defined interrupt source 3'
        bits:
        - 19
        custom: true
      platform_defined20:
        desc: 'Interrupt enable: Optional platform defined interrupt source 4'
        bits:
        - 20
        custom: true
      platform_defined21:
        desc: 'Interrupt enable: Optional platform defined interrupt source 5'
        bits:
        - 21
        custom: true
      platform_defined22:
        desc: 'Interrupt enable: Optional platform defined interrupt source 6'
        bits:
        - 22
        custom: true
      platform_defined23:
        desc: 'Interrupt enable: Optional platform defined interrupt source 7'
        bits:
        - 23
        custom: true
      platform_defined24:
        desc: 'Interrupt enable: Optional platform defined interrupt source 8'
        bits:
        - 24
        custom: true
      platform_defined25:
        desc: 'Interrupt enable: Optional platform defined interrupt source 9'
        bits:
        - 25
        custom: true
      platform_defined26:
        desc: 'Interrupt enable: Optional platform defined interrupt source 10'
        bits:
        - 26
        custom: true
      platform_defined27:
        desc: 'Interrupt enable: Optional platform defined interrupt source 11'
        bits:
        - 27
        custom: true
      platform_defined28:
        desc: 'Interrupt enable: Optional platform defined interrupt source 12'
        bits:
        - 28
        custom: true
      platform_defined29:
        desc: 'Interrupt enable: Optional platform defined interrupt source 13'
        bits:
        - 29
        custom: true
      platform_defined30:
        desc: 'Interrupt enable: Optional platform defined interrupt source 14'
        bits:
        - 30
        custom: true
      platform_defined31:
        desc: 'Interrupt enable: Optional platform defined interrupt source 15'
        bits:
        - 31
        custom: true
  mtime:
    url: "/riscv-isa-manual/latest/machine.html#machine-timer-registers-mtime-and-mtimecmp"
    desc: Machine Timer
    width: 64
    mmio: true
    sections:
    - machine
  mtimecmp:
    url: "/riscv-isa-manual/latest/machine.html#machine-timer-registers-mtime-and-mtimecmp"
    desc: Machine Timer Compare
    width: 64
    mmio: true
    sections:
    - machine
  mcountinhibit:
    url: "/riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit"
    mmio: false
    width: 32
    desc: Machine Counter Inhibit
    number: 800
    priv: MRW
    sections:
    - machine
    fields:
      cy:
        desc: Disable incrementing the 'cycle' counter
        bits:
        - 0
      ir:
        desc: Disable incrementing the 'instret' counter
        bits:
        - 2
      hpm:
        desc: Disable incrementing the 'hpm3' to 'hpm31' counter.
        bits:
        - 31
        - 3
  mcycle:
    url: "/riscv-isa-manual/latest/machine.html#hardware-performance-monitor"
    mmio: false
    width: 64
    desc: Clock Cycles Executed Counter
    per_hart: true
    number: 2816
    priv: MRW
    sections:
    - machine
  minstret:
    url: "/riscv-isa-manual/latest/machine.html#hardware-performance-monitor"
    mmio: false
    width: 64
    desc: Number of Instructions Retired Counter
    per_hart: true
    number: 2818
    priv: MRW
    sections:
    - machine
  mhpmcounter3:
    url: "/riscv-isa-manual/latest/machine.html#hardware-performance-monitor"
    mmio: false
    width: 64
    desc: Event Counters
    repeat: 3-31
    number: 2819
    priv: MRW
    sections:
    - machine
  mhpmevent3:
    url: "/riscv-isa-manual/latest/machine.html#hardware-performance-monitor"
    mmio: false
    desc: Event Counter Event Select
    repeat: 3-31
    number: 803
    priv: MRW
    width: mxlen
    sections:
    - machine
  mcounteren:
    url: "/riscv-isa-manual/latest/machine.html#sec:mcounteren"
    mmio: false
    width: 32
    desc: Counter Enable
    number: 774
    priv: MRW
    sections:
    - machine
    fields:
      cy:
        desc: Prevent access to 'cycle' counter from lower priveledge level
        bits:
        - 0
      tm:
        desc: Prevent access to 'time' counter from lower priveledge level
        bits:
        - 1
      ir:
        desc: Prevent access to 'instret' counter from lower priveledge level
        bits:
        - 2
      hpm:
        desc: Prevent access to 'hpm3' to 'hpm31' counter from lower priveledge level
        bits:
        - 31
        - 3
  scounteren:
    url: "/riscv-isa-manual/latest/machine.html#sec:mcounteren"
    mmio: false
    desc: Counter Enable
    number: 262
    priv: SRW
    sections:
    - machine
  mscratch:
    url: "/riscv-isa-manual/latest/machine.html#machine-scratch-register-mscratch"
    mmio: false
    width: mxlen
    desc: Machine Mode Scratch Register
    number: 832
    priv: MRW
    sections:
    - machine
  mepc:
    url: "/riscv-isa-manual/latest/machine.html#machine-exception-program-counter-mepc"
    mmio: false
    width: mxlen
    desc: Machine Exception Program Counter
    number: 833
    priv: MRW
    sections:
    - machine
  mcause:
    url: "/riscv-isa-manual/latest/machine.html#machine-cause-register-mcause"
    mmio: false
    width: mxlen
    desc: Machine Exception Cause
    fields:
      interrupt:
        desc: Interrupt (1) or Trap (0)
        bits:
        - mxlen-1
        enums:
          INTERRUPT: 1
          TRAP: 0
      interrupt_code:
        desc: Code identifying the last interrupt
        condition:
          mask: 1<<(mxlen-1)
          value: 1<<(mxlen-1)
        bits:
        - mxlen-2
        - 0
        enums:
          msi: 3
          mti: 7
          mei: 11
          ssi: 1
          sti: 5
          sei: 9
          usi: 0
          uti: 4
          uei: 8
          platform_defined16: 16
          platform_defined17: 17
          platform_defined18: 18
          platform_defined19: 19
          platform_defined20: 20
          platform_defined21: 21
          platform_defined22: 22
          platform_defined23: 23
          platform_defined24: 24
          platform_defined25: 25
          platform_defined26: 26
          platform_defined27: 27
          platform_defined28: 28
          platform_defined29: 29
          platform_defined30: 30
          platform_defined31: 31
      exception_code:
        desc: Code identifying the last exception.
        condition:
          mask: 1<<(mxlen-1)
          value: 0
        bits:
        - mxlen-2
        - 0
        enums:
          INSTRUCTION_ADDRESS_MISALIGNED: 0
          INSTRUCTION_ACCESS_FAULT: 1
          ILLEGAL_INSTRUCTION: 2
          BREAKPOINT: 3
          LOAD_ADDRESS_MISALIGNED: 4
          LOAD_ACCESS_FAULT: 5
          STORE_AMO_ADDRESS_MISALIGNED: 6
          STORE_AMO_ACCESS_FAULT: 7
          ENVIRONMENT_CALL_FROM_U_MODE: 8
          ENVIRONMENT_CALL_FROM_S_MODE: 9
          RESERVED10: 10
          ENVIRONMENT_CALL_FROM_M_MODE: 11
          INSTRUCTION_PAGE_FAULT: 12
          LOAD_PAGE_FAULT: 13
          RESERVED14: 14
          STORE_AMO_PAGE_FAULT: 15
          RESERVED16: 16
          RESERVED17: 17
          RESERVED18: 18
          RESERVED19: 19
          RESERVED20: 20
          RESERVED21: 21
          RESERVED22: 22
          RESERVED23: 23
          CUSTOM24: 24
          CUSTOM25: 25
          CUSTOM26: 26
          CUSTOM27: 27
          CUSTOM28: 28
          CUSTOM29: 29
          CUSTOM30: 30
          CUSTOM31: 31
          RESERVED32: 32
          RESERVED33: 33
          RESERVED34: 34
          RESERVED35: 35
          RESERVED36: 36
          RESERVED37: 37
          RESERVED38: 38
          RESERVED39: 39
          RESERVED40: 40
          RESERVED41: 41
          RESERVED42: 42
          RESERVED43: 43
          RESERVED44: 44
          RESERVED45: 45
          RESERVED46: 46
          RESERVED47: 47
          RESERVED48: 48
          RESERVED49: 49
          RESERVED50: 50
          RESERVED51: 51
          RESERVED52: 52
          RESERVED53: 53
          RESERVED54: 54
          RESERVED55: 55
          RESERVED56: 56
          RESERVED57: 57
          RESERVED58: 58
          RESERVED59: 59
          RESERVED60: 60
          RESERVED61: 61
          RESERVED62: 62
          RESERVED63: 63
    number: 834
    priv: MRW
    sections:
    - machine
  mtval:
    url: "/riscv-isa-manual/latest/machine.html#machine-trap-value-mtval-register"
    mmio: false
    width: mxlen
    desc: Machine Trap Value
    number: 835
    priv: MRW
    sections:
    - machine
  sscratch:
    url: "/riscv-isa-manual/latest/machine.html#machine-scratch-register-mscratch"
    mmio: false
    desc: Supervisor Mode Scratch Register
    number: 320
    priv: SRW
    sections:
    - machine
  sepc:
    url: "/riscv-isa-manual/latest/supervisor.html#supervisor-exception-program-counter-sepc"
    mmio: false
    desc: Supervisor Exception Program Counter
    number: 321
    priv: SRW
    sections:
    - supervisor
  scause:
    url: "/riscv-isa-manual/latest/supervisor.html#supervisor-cause-register-scause"
    mmio: false
    desc: Supervisor Exception Cause
    fields:
      interrupt:
        desc: Interrupt (1) or Trap (0)
        bits:
        - sxlen-1
      interrupt_code:
        desc: Code identifying the last interrupt
        condition:
          mask: 1<<(sxlen-1)
          value: 1<<(sxlen-1)
        bits:
        - mxlen-2
        - 0
        enums:
          ssi: 1
          sti: 5
          sei: 9
          usi: 0
          uti: 4
          uei: 8
      exception_code:
        desc: Code identifying the last exception.
        condition:
          mask: 1<<(sxlen-1)
          value: 0
        bits:
        - sxlen-2
        - 0
        enums:
          INSTRUCTION_ADDRESS_MISALIGNED: 0
          INSTRUCTION_ACCESS_FAULT: 1
          ILLEGAL_INSTRUCTION: 2
          BREAKPOINT: 3
          LOAD_ADDRESS_MISALIGNED: 4
          LOAD_ACCESS_FAULT: 5
          STORE_AMO_ADDRESS_MISALIGNED: 6
          STORE_AMO_ACCESS_FAULT: 7
          ENVIRONMENT_CALL_FROM_U_MODE: 8
          ENVIRONMENT_CALL_FROM_S_MODE: 9
          RESERVED10: 10
          INSTRUCTION_PAGE_FAULT: 12
          LOAD_PAGE_FAULT: 13
          RESERVED14: 14
          STORE_AMO_PAGE_FAULT: 15
          RESERVED16: 16
          RESERVED17: 17
          RESERVED18: 18
          RESERVED19: 19
          RESERVED20: 20
          RESERVED21: 21
          RESERVED22: 22
          RESERVED23: 23
          CUSTOM24: 24
          CUSTOM25: 25
          CUSTOM26: 26
          CUSTOM27: 27
          CUSTOM28: 28
          CUSTOM29: 29
          CUSTOM30: 30
          CUSTOM31: 31
          RESERVED32: 32
          RESERVED33: 33
          RESERVED34: 34
          RESERVED35: 35
          RESERVED36: 36
          RESERVED37: 37
          RESERVED38: 38
          RESERVED39: 39
          RESERVED40: 40
          RESERVED41: 41
          RESERVED42: 42
          RESERVED43: 43
          RESERVED44: 44
          RESERVED45: 45
          RESERVED46: 46
          RESERVED47: 47
          RESERVED48: 48
          RESERVED49: 49
          RESERVED50: 50
          RESERVED51: 51
          RESERVED52: 52
          RESERVED53: 53
          RESERVED54: 54
          RESERVED55: 55
          RESERVED56: 56
          RESERVED57: 57
          RESERVED58: 58
          RESERVED59: 59
          RESERVED60: 60
          RESERVED61: 61
          RESERVED62: 62
          RESERVED63: 63
    number: 322
    priv: SRW
    sections:
    - supervisor
  sstatus:
    url: "/riscv-isa-manual/latest/supervisor.html#sstatus"
    mmio: false
    desc: Supervisor Status
    fields:
      sie:
        desc: Supervisor Interrupt Enable
        bits:
        - 2
      spie:
        desc: Supervisor Prior Interrupt Enable
        bits:
        - 5
      spp:
        desc: Supervisor Previous Privilege mode
        bits:
        - 8
    number: 256
    priv: SRW
    sections:
    - supervisor
  stvec:
    url: "/riscv-isa-manual/latest/supervisor.html#supervisor-trap-vector-base-address-register-stvec"
    mmio: false
    desc: Supervisor Trap Vector Base Address
    fields:
      base:
        desc: Base Address
        bits:
        - sxlen-1
        - 2
      mode:
        desc: Address Mode (Direct or Vectored)
        bits:
        - 1
        - 0
    number: 261
    priv: SRW
    sections:
    - supervisor
  sideleg:
    url: "/riscv-isa-manual/latest/n.html#supervisor-trap-delegation-registers-sedeleg-and-sideleg"
    mmio: false
    desc: Supervisor Interrupt Delegation
    number: 259
    priv: SRW
    sections:
    - n
  sedeleg:
    url: "/riscv-isa-manual/latest/n.html#supervisor-trap-delegation-registers-sedeleg-and-sideleg"
    mmio: false
    desc: Supervisor Exception Delegation
    number: 258
    priv: SRW
    sections:
    - n
  sip:
    desc: Supervisor Interrupt Pending
    url: "/riscv-isa-manual/latest/supervisor.html#supervisor-interrupt-registers-sip-and-sie"
    mmio: false
    number: 324
    priv: SRW
    sections:
    - supervisor
    fields:
      ssi:
        desc: 'Interrupt pending: Supervisor Software Interrupt'
        bits:
        - 1
        custom: false
      sti:
        desc: 'Interrupt pending: Supervisor Timer Interrupt'
        bits:
        - 5
        custom: false
      sei:
        desc: 'Interrupt pending: Supervisor External Interrupt'
        bits:
        - 9
        custom: false
      usi:
        desc: 'Interrupt pending: User Software Interrupt'
        bits:
        - 0
        custom: false
      uti:
        desc: 'Interrupt pending: User Timer Interrupt'
        bits:
        - 4
        custom: false
      uei:
        desc: 'Interrupt pending: User External Interrupt'
        bits:
        - 8
        custom: false
  sie:
    desc: Supervisor Interrupt Enable
    url: "/riscv-isa-manual/latest/supervisor.html#supervisor-interrupt-registers-sip-and-sie"
    mmio: false
    number: 260
    priv: SRW
    sections:
    - supervisor
    fields:
      ssi:
        desc: 'Interrupt enable: Supervisor Software Interrupt'
        bits:
        - 1
        custom: false
      sti:
        desc: 'Interrupt enable: Supervisor Timer Interrupt'
        bits:
        - 5
        custom: false
      sei:
        desc: 'Interrupt enable: Supervisor External Interrupt'
        bits:
        - 9
        custom: false
      usi:
        desc: 'Interrupt enable: User Software Interrupt'
        bits:
        - 0
        custom: false
      uti:
        desc: 'Interrupt enable: User Timer Interrupt'
        bits:
        - 4
        custom: false
      uei:
        desc: 'Interrupt enable: User External Interrupt'
        bits:
        - 8
        custom: false
  ustatus:
    url: "/riscv-isa-manual/latest/n.html#user-status-register-ustatus"
    mmio: false
    desc: User mode restricted view of mstatus
    fields:
      uie:
        desc: User Interrupt Enable
        bits:
        - 1
      upie:
        desc: User Prior Interrupt Enable
        bits:
        - 3
    number: 0
    priv: URW
    sections:
    - n
  uip:
    desc: User Interrupt Pending
    url: "/riscv-isa-manual/latest/n.html#user-interrupt-registers-uip-and-uie"
    mmio: false
    number: 68
    priv: URW
    sections:
    - n
    fields:
      usi:
        desc: 'Interrupt pending: User Software Interrupt'
        bits:
        - 0
        custom: false
      uti:
        desc: 'Interrupt pending: User Timer Interrupt'
        bits:
        - 4
        custom: false
      uei:
        desc: 'Interrupt pending: User External Interrupt'
        bits:
        - 8
        custom: false
  uie:
    desc: User Interrupt Enable
    url: "/riscv-isa-manual/latest/n.html#user-interrupt-registers-uip-and-uie"
    mmio: false
    number: 4
    priv: URW
    sections:
    - n
    fields:
      usi:
        desc: 'Interrupt enable: User Software Interrupt'
        bits:
        - 0
        custom: false
      uti:
        desc: 'Interrupt enable: User Timer Interrupt'
        bits:
        - 4
        custom: false
      uei:
        desc: 'Interrupt enable: User External Interrupt'
        bits:
        - 8
        custom: false
  uscratch:
    desc: User Mode Scratch Register
    url: "/riscv-isa-manual/latest/n.html#other-csrs"
    mmio: false
    number: 64
    priv: URW
    sections:
    - n
  uepc:
    url: "/riscv-isa-manual/latest/n.html#other-csrs"
    mmio: false
    desc: User Exception Program Counter
    number: 65
    priv: URW
    sections:
    - n
  ucause:
    url: "/riscv-isa-manual/latest/n.html#other-csrs"
    mmio: false
    desc: User Exception Cause
    fields:
      interrupt:
        desc: Interrupt (1) or Trap (0)
        bits:
        - uxlen-1
      interrupt_code:
        desc: Code identifying the last interrupt
        condition:
          mask: 1<<(uxlen-1)
          value: 1<<(uxlen-1)
        bits:
        - mxlen-2
        - 0
        enums:
          usi: 0
          uti: 4
          uei: 8
      exception_code:
        desc: Code identifying the last exception.
        condition:
          mask: 1<<(uxlen-1)
          value: 0
        bits:
        - uxlen-2
        - 0
        enums:
          INSTRUCTION_ADDRESS_MISALIGNED: 0
          INSTRUCTION_ACCESS_FAULT: 1
          ILLEGAL_INSTRUCTION: 2
          BREAKPOINT: 3
          LOAD_ADDRESS_MISALIGNED: 4
          LOAD_ACCESS_FAULT: 5
          STORE_AMO_ADDRESS_MISALIGNED: 6
          STORE_AMO_ACCESS_FAULT: 7
          ENVIRONMENT_CALL_FROM_U_MODE: 8
          ENVIRONMENT_CALL_FROM_S_MODE: 9
          RESERVED10: 10
          INSTRUCTION_PAGE_FAULT: 12
          LOAD_PAGE_FAULT: 13
          RESERVED14: 14
          STORE_AMO_PAGE_FAULT: 15
          RESERVED16: 16
          RESERVED17: 17
          RESERVED18: 18
          RESERVED19: 19
          RESERVED20: 20
          RESERVED21: 21
          RESERVED22: 22
          RESERVED23: 23
          CUSTOM24: 24
          CUSTOM25: 25
          CUSTOM26: 26
          CUSTOM27: 27
          CUSTOM28: 28
          CUSTOM29: 29
          CUSTOM30: 30
          CUSTOM31: 31
          RESERVED32: 32
          RESERVED33: 33
          RESERVED34: 34
          RESERVED35: 35
          RESERVED36: 36
          RESERVED37: 37
          RESERVED38: 38
          RESERVED39: 39
          RESERVED40: 40
          RESERVED41: 41
          RESERVED42: 42
          RESERVED43: 43
          RESERVED44: 44
          RESERVED45: 45
          RESERVED46: 46
          RESERVED47: 47
          RESERVED48: 48
          RESERVED49: 49
          RESERVED50: 50
          RESERVED51: 51
          RESERVED52: 52
          RESERVED53: 53
          RESERVED54: 54
          RESERVED55: 55
          RESERVED56: 56
          RESERVED57: 57
          RESERVED58: 58
          RESERVED59: 59
          RESERVED60: 60
          RESERVED61: 61
          RESERVED62: 62
          RESERVED63: 63
    number: 66
    priv: URW
    sections:
    - n
  utvec:
    url: "/riscv-isa-manual/latest/n.html#other-csrs"
    mmio: false
    desc: User Trap Vector Base Address
    fields:
      base:
        desc: Base Address
        bits:
        - uxlen-1
        - 2
      mode:
        desc: Address Mode (Direct or Vectored)
        bits:
        - 1
        - 0
    number: 5
    priv: URW
    sections:
    - n
  utval:
    url: "/riscv-isa-manual/latest/n.html#other-csrs"
    mmio: false
    desc: User Trap Value
    number: 67
    priv: URW
    sections:
    - n
  fflags:
    number: 1
    desc: Floating-Point Accrued Exceptions.
    priv: URW
    url: "/riscv-isa-manual/latest/memory.html#sec:memory:ppopipeline"
    mmio: false
    sections:
    - memory
  frm:
    number: 2
    desc: Floating-Point Dynamic Rounding Mode.
    priv: URW
    url: "/riscv-isa-manual/latest/dep-table.html#sec:source-dest-regs"
    mmio: false
    sections:
    - dep-table
  fcsr:
    number: 3
    desc: Floating-Point Control and Status
    priv: URW
    url: "/riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec"
    mmio: false
    sections:
    - machine
  cycle:
    number: 3072
    desc: Cycle counter for RDCYCLE instruction.
    priv: URO
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah"
    mmio: false
    sections:
    - hypervisor
  time:
    number: 3073
    desc: Timer for RDTIME instruction.
    priv: URO
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-value-register-htval"
    mmio: false
    sections:
    - hypervisor
  instret:
    number: 3074
    desc: Instructions-retired counter for RDINSTRET instruction.
    priv: URO
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah"
    mmio: false
    sections:
    - hypervisor
  hpmcounter3:
    number: 3075
    desc: Performance-monitoring counter.
    priv: URO
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah"
    mmio: false
    sections:
    - hypervisor
  hpmcounter4:
    number: 3076
    desc: Performance-monitoring counter.
    priv: URO
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah"
    mmio: false
    sections:
    - hypervisor
  hpmcounter31:
    number: 3103
    desc: Performance-monitoring counter.
    priv: URO
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah"
    mmio: false
    sections:
    - hypervisor
  cycleh:
    number: 3200
    desc: Upper 32 bits of  cycle, RV32I only.
    priv: URO
    url: "/riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit"
    mmio: false
    sections:
    - machine
  timeh:
    number: 3201
    desc: Upper 32 bits of  time, RV32I only.
    priv: URO
    url: "/riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit"
    mmio: false
    sections:
    - machine
  instreth:
    number: 3202
    desc: Upper 32 bits of  instret, RV32I only.
    priv: URO
    url: "/riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit"
    mmio: false
    sections:
    - machine
  hpmcounter3h:
    number: 3203
    desc: Upper 32 bits of  hpmcounter3, RV32I only.
    priv: URO
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah"
    mmio: false
    sections:
    - hypervisor
  hpmcounter4h:
    number: 3204
    desc: Upper 32 bits of  hpmcounter4, RV32I only.
    priv: URO
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah"
    mmio: false
    sections:
    - hypervisor
  hpmcounter31h:
    number: 3231
    desc: Upper 32 bits of  hpmcounter31, RV32I only.
    priv: URO
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah"
    mmio: false
    sections:
    - hypervisor
  stval:
    number: 323
    desc: Supervisor bad address or instruction.
    priv: SRW
    url: "/riscv-isa-manual/latest/supervisor.html#supervisor-trap-value-stval-register"
    mmio: false
    sections:
    - supervisor
  satp:
    number: 384
    desc: Supervisor address translation and protection.
    priv: SRW
    url: "/riscv-isa-manual/latest/supervisor.html#sec:satp"
    mmio: false
    sections:
    - supervisor
  hstatus:
    number: 1536
    desc: Hypervisor status register.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus"
    mmio: false
    sections:
    - hypervisor
  hedeleg:
    number: 1538
    desc: Hypervisor exception delegation register.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg"
    mmio: false
    sections:
    - hypervisor
  hideleg:
    number: 1539
    desc: Hypervisor interrupt delegation register.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg"
    mmio: false
    sections:
    - hypervisor
  hcounteren:
    number: 1542
    desc: Hypervisor counter enable.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-counter-enable-register-hcounteren"
    mmio: false
    sections:
    - hypervisor
  hgatp:
    number: 1664
    desc: Hypervisor guest address translation and protection.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#sec:hgatp"
    mmio: false
    sections:
    - hypervisor
  htimedelta:
    number: 1541
    desc: Delta for VS/VU-mode timer.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah"
    mmio: false
    sections:
    - hypervisor
  htimedeltah:
    number: 1557
    desc: Upper 32 bits of  htimedelta, RV32I only.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah"
    mmio: false
    sections:
    - hypervisor
  vsstatus:
    number: 512
    desc: Virtual supervisor status register.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-status-register-vsstatus"
    mmio: false
    sections:
    - hypervisor
  vsie:
    number: 516
    desc: Virtual supervisor interrupt-enable register.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-interrupt-registers-vsip-and-vsie"
    mmio: false
    sections:
    - hypervisor
  vstvec:
    number: 517
    desc: Virtual supervisor trap handler base address.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-vector-base-address-register-vstvec"
    mmio: false
    sections:
    - hypervisor
  vsscratch:
    number: 576
    desc: Virtual supervisor scratch register.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-scratch-register-vsscratch"
    mmio: false
    sections:
    - hypervisor
  vsepc:
    number: 577
    desc: Virtual supervisor exception program counter.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-exception-program-counter-vsepc"
    mmio: false
    sections:
    - hypervisor
  vscause:
    number: 578
    desc: Virtual supervisor trap cause.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-cause-register-vscause"
    mmio: false
    sections:
    - hypervisor
  vstval:
    number: 579
    desc: Virtual supervisor bad address or instruction.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-value-register-vstval"
    mmio: false
    sections:
    - hypervisor
  vsip:
    number: 580
    desc: Virtual supervisor interrupt pending.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-interrupt-registers-vsip-and-vsie"
    mmio: false
    sections:
    - hypervisor
  vsatp:
    number: 640
    desc: Virtual supervisor address translation and protection.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-address-translation-and-protection-register-vsatp"
    mmio: false
    sections:
    - hypervisor
  mbase:
    number: 896
    desc: Base register.
    priv: MRW
  mbound:
    number: 897
    desc: Bound register.
    priv: MRW
  mibase:
    number: 898
    desc: Instruction base register.
    priv: MRW
  mibound:
    number: 899
    desc: Instruction bound register.
    priv: MRW
  mdbase:
    number: 900
    desc: Data base register.
    priv: MRW
  mdbound:
    number: 901
    desc: Data bound register.
    priv: MRW
  pmpcfg0:
    number: 928
    desc: Physical memory protection configuration.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs"
    mmio: false
    sections:
    - machine
  pmpcfg1:
    number: 929
    desc: Physical memory protection configuration, RV32 only.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs"
    mmio: false
    sections:
    - machine
  pmpcfg2:
    number: 930
    desc: Physical memory protection configuration.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs"
    mmio: false
    sections:
    - machine
  pmpcfg3:
    number: 931
    desc: Physical memory protection configuration, RV32 only.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs"
    mmio: false
    sections:
    - machine
  pmpaddr0:
    number: 944
    desc: Physical memory protection address register.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs"
    mmio: false
    sections:
    - machine
  pmpaddr1:
    number: 945
    desc: Physical memory protection address register.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs"
    mmio: false
    sections:
    - machine
  pmpaddr15:
    number: 959
    desc: Physical memory protection address register.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs"
    mmio: false
    sections:
    - machine
  mhpmcounter4:
    number: 2820
    desc: Machine performance-monitoring counter.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#sec:mcounteren"
    mmio: false
    sections:
    - machine
  mhpmcounter31:
    number: 2847
    desc: Machine performance-monitoring counter.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#sec:mcounteren"
    mmio: false
    sections:
    - machine
  mcycleh:
    number: 2944
    desc: Upper 32 bits of  mcycle, RV32I only.
    width: 32
    arch: rv32
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit"
    mmio: false
    sections:
    - machine
  minstreth:
    number: 2946
    desc: Upper 32 bits of  minstret, RV32I only.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit"
    mmio: false
    width: 32
    arch: rv32
    sections:
    - machine
  mhpmcounter3h:
    number: 2947
    desc: Upper 32 bits of  mhpmcounter3, RV32I only.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#sec:mcounteren"
    mmio: false
    width: 32
    arch: rv32
    sections:
    - machine
  mhpmcounter4h:
    number: 2948
    desc: Upper 32 bits of  mhpmcounter4, RV32I only.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#sec:mcounteren"
    mmio: false
    width: 32
    arch: rv32
    sections:
    - machine
  mhpmcounter31h:
    number: 2975
    desc: Upper 32 bits of  mhpmcounter31, RV32I only.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#sec:mcounteren"
    mmio: false
    width: 32
    arch: rv32
    sections:
    - machine
  mhpmevent4:
    number: 804
    desc: Machine performance-monitoring event selector.
    priv: MRW
    mmio: false
    width: mxlen
  mhpmevent31:
    number: 831
    desc: Machine performance-monitoring event selector.
    priv: MRW
    url: "/riscv-isa-manual/latest/machine.html#sec:mcounteren"
    mmio: false
    sections:
    - machine
  tselect:
    number: 1952
    desc: Debug/Trace trigger register select.
    priv: MRW
  tdata1:
    number: 1953
    desc: First Debug/Trace trigger data register.
    priv: MRW
    url: "/riscv-debug-spec/latest/trigger.html#priority"
    mmio: false
    sections:
    - debug
  tdata2:
    number: 1954
    desc: Second Debug/Trace trigger data register.
    priv: MRW
    url: "/riscv-debug-spec/latest/trigger.html#priority"
    mmio: false
    sections:
    - debug
  tdata3:
    number: 1955
    desc: Third Debug/Trace trigger data register.
    priv: MRW
    url: "/riscv-debug-spec/latest/trigger.html#priority"
    mmio: false
    sections:
    - debug
  dcsr:
    number: 1968
    desc: Debug control and status register.
    priv: DRW
  dpc:
    number: 1969
    desc: Debug PC.
    priv: DRW
    url: "/riscv-debug-spec/latest/core_debug.html#load-reservedstore-conditional-instructions"
    mmio: false
    sections:
    - debug
  dscratch0:
    number: 1970
    desc: Debug scratch register 0.
    priv: DRW
    url: "/riscv-debug-spec/latest/dm_registers.html#hart-array-window-select-hawindowsel-at-0x14"
    mmio: false
    sections:
    - debug
  dscratch1:
    number: 1971
    desc: Debug scratch register 1.
    priv: DRW
    url: "/riscv-debug-spec/latest/dm_registers.html#hart-array-window-select-hawindowsel-at-0x14"
    mmio: false
    sections:
    - debug
  hie:
    number: 1540
    desc: Hypervisor interrupt-enable register.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs"
    mmio: false
    sections:
    - hypervisor
  hgeie:
    number: 1543
    desc: Hypervisor guest external interrupt-enable register.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs"
    mmio: false
    sections:
    - hypervisor
  htval:
    number: 1603
    desc: Hypervisor bad guest physical address.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-value-register-htval"
    mmio: false
    sections:
    - hypervisor
  hip:
    number: 1604
    desc: Hypervisor interrupt pending.
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs"
    mmio: false
    sections:
    - hypervisor
  htinst:
    number: 1610
    desc: Hypervisor trap instruction (transformed).
    priv: HRW
    url: "/riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals"
    mmio: false
    sections:
    - hypervisor
  hgeip:
    number: 3591
    desc: Hypervisor guest external interrupt pending.
    priv: HRO
    url: "/riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs"
    mmio: false
    sections:
    - hypervisor
  mtinst:
    number: 842
    desc: Machine trap instruction (transformed).
    priv: MRW
    url: "/riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals"
    mmio: false
    sections:
    - hypervisor
  mtval2:
    number: 843
    desc: Machine bad guest physical address.
    priv: MRW
    url: "/riscv-isa-manual/latest/hypervisor.html#machine-second-trap-value-register-mtval2"
    mmio: false
    sections:
    - hypervisor
