<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6236608 - Technique to improve the source leakage of flash EPROM cells during source erase - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Technique to improve the source leakage of flash EPROM cells during source erase"><meta name="DC.contributor" content="Perumal Ratnam" scheme="inventor"><meta name="DC.contributor" content="Alliance Semiconductor" scheme="assignee"><meta name="DC.date" content="1999-8-16" scheme="dateSubmitted"><meta name="DC.description" content="In one aspect, the present invention provides a method for erasing a semiconductor device that comprises applying a voltage pulse at the source of the semiconductor device and a multiple step voltage pulse of the opposite polarity at the gate of the semiconductor device. The multiple step voltage pulse comprises at least a first voltage pulse and a second voltage pulse at the gate of the semiconductor device. The second voltage pulse is usually greater in magnitude than the first voltage pulse. In another aspect, the present invention provides a method for erasing a semiconductor device that comprises applying a substantially constant positive voltage pulse for a first time interval, t1, at the source of the semiconductor device. A first and then a second negative voltage pulse are also applied at the gate of the semiconductor device for a second and third time interval, t2 and t3, respectively. The second negative voltage pulse is greater in magnitude than the first negative voltage pulse. The negative and positive voltage pulses are substantially coincident in time."><meta name="DC.date" content="2001-5-22" scheme="issued"><meta name="DC.relation" content="US:5120671" scheme="references"><meta name="DC.relation" content="US:5470773" scheme="references"><meta name="DC.relation" content="US:5791204" scheme="references"><meta name="DC.relation" content="US:6005809" scheme="references"><meta name="citation_reference" content="Chang, et al., &quot;Corner-Field Induced Drain Leakage In Thin Oxide MOSFETs,&quot; IEDM Technical Digest, 31.2,pp. 714-717 (1987)."><meta name="citation_reference" content="Kume,et al., &quot;A Flash-Erase EEPROM Cell With an Asymmetric Source and Drain Structure,&quot; IEDM Technical Digest25.8, pp. 560-563 (1987)."><meta name="citation_reference" content="Yokozawa, et al., &quot;Low-Field-Stress Erasing Scheme for Highly-Reliable Flash Memories,&quot; NEC ULSI Device Development Laboratories, 24 pages, Feb. 12, 1997."><meta name="citation_patent_number" content="US:6236608"><meta name="citation_patent_application_number" content="US:09/375,702"><link rel="canonical" href="http://www.google.com/patents/US6236608"/><meta property="og:url" content="http://www.google.com/patents/US6236608"/><meta name="title" content="Patent US6236608 - Technique to improve the source leakage of flash EPROM cells during source erase"/><meta name="description" content="In one aspect, the present invention provides a method for erasing a semiconductor device that comprises applying a voltage pulse at the source of the semiconductor device and a multiple step voltage pulse of the opposite polarity at the gate of the semiconductor device. The multiple step voltage pulse comprises at least a first voltage pulse and a second voltage pulse at the gate of the semiconductor device. The second voltage pulse is usually greater in magnitude than the first voltage pulse. In another aspect, the present invention provides a method for erasing a semiconductor device that comprises applying a substantially constant positive voltage pulse for a first time interval, t1, at the source of the semiconductor device. A first and then a second negative voltage pulse are also applied at the gate of the semiconductor device for a second and third time interval, t2 and t3, respectively. The second negative voltage pulse is greater in magnitude than the first negative voltage pulse. The negative and positive voltage pulses are substantially coincident in time."/><meta property="og:title" content="Patent US6236608 - Technique to improve the source leakage of flash EPROM cells during source erase"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("a03sU8y3KMqwyAS_xYH4AQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CAN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("a03sU8y3KMqwyAS_xYH4AQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CAN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6236608?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6236608"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=W_hUBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6236608&amp;usg=AFQjCNFYX-1rh8DsOqOpHxOMRg1kBSm8kg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6236608.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6236608.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6236608" style="display:none"><span itemprop="description">In one aspect, the present invention provides a method for erasing a semiconductor device that comprises applying a voltage pulse at the source of the semiconductor device and a multiple step voltage pulse of the opposite polarity at the gate of the semiconductor device. The multiple step voltage pulse...</span><span itemprop="url">http://www.google.com/patents/US6236608?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6236608 - Technique to improve the source leakage of flash EPROM cells during source erase</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6236608 - Technique to improve the source leakage of flash EPROM cells during source erase" title="Patent US6236608 - Technique to improve the source leakage of flash EPROM cells during source erase"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6236608 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/375,702</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">May 22, 2001</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Aug 16, 1999</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Aug 16, 1999</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09375702, </span><span class="patent-bibdata-value">375702, </span><span class="patent-bibdata-value">US 6236608 B1, </span><span class="patent-bibdata-value">US 6236608B1, </span><span class="patent-bibdata-value">US-B1-6236608, </span><span class="patent-bibdata-value">US6236608 B1, </span><span class="patent-bibdata-value">US6236608B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Perumal+Ratnam%22">Perumal Ratnam</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Alliance+Semiconductor%22">Alliance Semiconductor</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6236608.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6236608.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6236608.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (4),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (3),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (20),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (5),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (9)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=W_hUBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6236608&usg=AFQjCNE4Mz341DQPwfR6qFhEKml9XGL76g">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=W_hUBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6236608&usg=AFQjCNE3fSm7rTNLbM3nwNGehsfqzZkDKg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=W_hUBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6236608B1%26KC%3DB1%26FT%3DD&usg=AFQjCNEUOzaFCzsDg6qSUIEV9kdf6HuZYQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54769938" lang="EN" load-source="patent-office">Technique to improve the source leakage of flash EPROM cells during source erase</invention-title></span><br><span class="patent-number">US 6236608 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA72559265" lang="EN" load-source="patent-office"> <div class="abstract">In one aspect, the present invention provides a method for erasing a semiconductor device that comprises applying a voltage pulse at the source of the semiconductor device and a multiple step voltage pulse of the opposite polarity at the gate of the semiconductor device. The multiple step voltage pulse comprises at least a first voltage pulse and a second voltage pulse at the gate of the semiconductor device. The second voltage pulse is usually greater in magnitude than the first voltage pulse. In another aspect, the present invention provides a method for erasing a semiconductor device that comprises applying a substantially constant positive voltage pulse for a first time interval, t<sub>1</sub>, at the source of the semiconductor device. A first and then a second negative voltage pulse are also applied at the gate of the semiconductor device for a second and third time interval, t<sub>2 </sub>and t<sub>3</sub>, respectively. The second negative voltage pulse is greater in magnitude than the first negative voltage pulse. The negative and positive voltage pulses are substantially coincident in time.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(11)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6236608B1/US06236608-20010522-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6236608B1/US06236608-20010522-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6236608B1/US06236608-20010522-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6236608B1/US06236608-20010522-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6236608B1/US06236608-20010522-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6236608B1/US06236608-20010522-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6236608B1/US06236608-20010522-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6236608B1/US06236608-20010522-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6236608B1/US06236608-20010522-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6236608B1/US06236608-20010522-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6236608B1/US06236608-20010522-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6236608B1/US06236608-20010522-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6236608B1/US06236608-20010522-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6236608B1/US06236608-20010522-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6236608B1/US06236608-20010522-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6236608B1/US06236608-20010522-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6236608B1/US06236608-20010522-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6236608B1/US06236608-20010522-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6236608B1/US06236608-20010522-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6236608B1/US06236608-20010522-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6236608B1/US06236608-20010522-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6236608B1/US06236608-20010522-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(28)</span></span></div><div class="patent-text"><div mxw-id="PCLM28641903" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6236608-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A method for erasing a semiconductor device comprising:</div>
      <div class="claim-text">applying a voltage pulse at the source of the semiconductor device; and </div>
      <div class="claim-text">applying a multiple step voltage pulse of the opposite polarity, said multiple step voltage pulse having at least a first voltage pulse and a second voltage pulse, at the gate of the semiconductor device; </div>
      <div class="claim-text">wherein said second voltage pulse is greater in magnitude than said first voltage pulse. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6236608-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The method of claim <b>1</b>, wherein the multiple step voltage pulse comprises:</div>
      <div class="claim-text">applying the first voltage pulse for a first time interval; and </div>
      <div class="claim-text">applying the second voltage pulse for a second time interval; </div>
      <div class="claim-text">wherein the first and second time intervals are substantially coincident with applying the voltage pulse at the source of the semiconductor device. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6236608-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The method of claim <b>1</b>, wherein the voltage pulse at the source of the semiconductor device is between about 4.0 V and about 6.0 V.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6236608-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The method of claim <b>1</b>, wherein the voltage pulse at the source of the semiconductor device is about 5.0 V.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6236608-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The method of claim <b>1</b>, wherein the voltage pulse at the source of the semiconductor device comprises applying for a third time interval.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6236608-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The method of claim <b>5</b>, wherein the third time interval is between about 100 μsec and about 100 msec.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6236608-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The method of claim <b>5</b>, wherein the third time interval is about 500 μsec.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6236608-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The method of claim <b>1</b>, wherein the first voltage pulse is between about −4.0 V and about −6.0 V.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6236608-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The method of claim <b>1</b>, wherein the first voltage pulse is about −5.0 V.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6236608-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The method of claim <b>1</b>, wherein the second voltage pulse is between about −9.0 V and about −11.0 V.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6236608-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The method of claim <b>1</b>, wherein the second voltage pulse is about −10.0 V.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6236608-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The method of claim <b>2</b>, wherein the first time interval is between about 250 μsec and about 500 μsec.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6236608-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The method of claim <b>2</b>, wherein the first time interval is about 300 μsec.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6236608-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The method of claim <b>2</b>, wherein the second time interval is between about 100 μsec and about 300 μsec.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6236608-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The method of claim <b>2</b>, wherein the second time interval is about 200 μsec.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6236608-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The method of claim <b>1</b>, wherein the voltage pulse at the source of the semiconductor device further comprises:</div>
      <div class="claim-text">applying a third voltage pulse for a first time interval; and </div>
      <div class="claim-text">applying a substantially identical fourth voltage pulse for a third time interval; </div>
      <div class="claim-text">wherein the first time interval and the third time interval are separated by a second time interval during which no voltage is applied to the source of the semiconductor device. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6236608-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The method of claim <b>16</b>, wherein the third voltage pulse and the fourth voltage pulse are about 5.0 V.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6236608-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The method of claim <b>16</b>, wherein the first time interval is substantially identical to the third time interval.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6236608-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The method of claim <b>16</b>, wherein the first time interval and the third time interval are greater than the second time interval.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6236608-B1-CLM-00020" class="claim">
      <div class="claim-text">20. The method of claim <b>16</b>, wherein the first time interval is between about 100 μsec and about 300 μsec, the second time interval is between about 10 μsec and about 30 μsec and the third time interval is between about 100 μsec and about 300 μsec.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6236608-B1-CLM-00021" class="claim">
      <div class="claim-text">21. The method of claim <b>16</b>, wherein the first time interval is about 200 μsec, the second time interval is about 20 μsec and the third time interval is about 200 μsec.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6236608-B1-CLM-00022" class="claim">
      <div class="claim-text">22. The method of claim <b>16</b>, wherein the multiple step voltage pulse at the gate of the semiconductor device comprises:</div>
      <div class="claim-text">applying the first voltage pulse for a fourth time interval; and </div>
      <div class="claim-text">applying the second voltage pulse for a sixth time interval; </div>
      <div class="claim-text">wherein the first voltage pulse and the second voltage pulse are separated by a fifth time interval during which no voltage is applied to the gate of the semiconductor device. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6236608-B1-CLM-00023" class="claim">
      <div class="claim-text">23. The method of claim <b>22</b>, wherein the first voltage pulse is about −5.0 V and the second voltage pulse is about −10.0 V.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6236608-B1-CLM-00024" class="claim">
      <div class="claim-text">24. The method of claim <b>22</b>, wherein the fourth time interval is between about 100 μsec and about 300 μsec, the fifth time interval is between about 10 μsec and about 30 μsec and the sixth time interval is between about 100 μsec and about 300 μsec.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" id="US-6236608-B1-CLM-00025" class="claim">
      <div class="claim-text">25. The method of claim <b>22</b>, wherein the fourth time interval is about 200 μsec, the fifth time interval is about 20 μsec and the sixth time interval is about 200 μsec.</div>
    </div>
    </div> <div class="claim"> <div num="26" id="US-6236608-B1-CLM-00026" class="claim">
      <div class="claim-text">26. A method for erasing a semiconductor device comprising:</div>
      <div class="claim-text">applying a constant positive voltage pulse for a first time interval at the source of the semiconductor device; </div>
      <div class="claim-text">applying a first negative voltage pulse for a second time interval at the gate of the semiconductor device; and </div>
      <div class="claim-text">applying a second negative voltage pulse for a third time interval at the gate of the semiconductor device; </div>
      <div class="claim-text">wherein said second negative voltage pulse is greater in magnitude than said first negative voltage pulse. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" id="US-6236608-B1-CLM-00027" class="claim">
      <div class="claim-text">27. The method of claim <b>26</b>, wherein the constant positive voltage pulse is about 5.0 V.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" id="US-6236608-B1-CLM-00028" class="claim">
      <div class="claim-text">28. The method of claim <b>26</b>, wherein the first negative voltage pulse is about −5.0 V and the second negative voltage pulse is about −10.0 V.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54548620" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates to flash EPROM cells and methods for their construction. More particularly, the current invention relates to reducing leakage during source erase of a flash EPROM cell. More specifically, the present invention provides a new erase technique that reduces leakage during source erase of a flash EPROM cell.</p>
    <p>2. Discussion of Related Art</p>
    <p>Erasable programmable read-only memory (EPROM) is a form of non-volatile memory. Non-volatile memory devices retain information when power to the device is interrupted and are important in the design of wireless and portable electronic devices. Non-volatile storage choices range from mask read-only memory (ROM), ultraviolet EPROM (UV-EPROM), flash EPROM and electrically erasable EPROM (EEPROM).</p>
    <p>EPROM devices typically lack the density of ROM disks but are more flexible since coded changes can be readily accommodated. EPROM devices offer the further advantage of rapid access since reading and writing to these types of devices is not delayed by latency periods.</p>
    <p>Flash EPROM offers some of the advantages of EEPROM with the lower cost of UV-EPROM. All forms of EPROM use electrical injection methods to program individual memory cells but differ in the method of memory cell erasure. Ultraviolet light irradiation is used to erase UV-EPROM memory cells. This method is non-selective and requires removal of memory cells from the system for erasure. EEPROM systems use Fowler-Nordheim tunneling to erase single cells which offers reprogramming flexibility, high density and convenience, since removal of memory cells from the device is not required for erasure.</p>
    <p>Flash EPROM also uses Fowler-Nordheim tunneling for non-selective memory cell erasure. Thus, flash EPROM provides the convenience and high density of EEPROM with the low cost of conventional UV-EPROM. Therefore, flash EPROM has become the storage method of choice in many portable consumer devices such as cell phones and hand held personal computers.</p>
    <p>Two different methods, which employ Fowler-Nordheim tunneling, are typically used to erase flash EPROM cells. In channel or substrate erase, a positive bias of about 10.0 V is applied to the substrate of the memory cell. Similarly, a negative bias of about −5.0 V is applied to the gate of the memory cell. Electron tunneling from the gate to the substrate then erases the memory cell. Channel erase requires source isolation by the triple well process, which is complicated and expensive.</p>
    <p>Source erase is identical to substrate erase except that a positive bias of about 5.0 V is applied to the source of the memory cell while a negative bias of about −10.0 V is applied to the gate of the memory cell. Since source erase does not require source isolation by the triple well process it is simpler and less expensive to implement than channel erase.</p>
    <p>However, a significant problem with source erase of flash EPROM cells is source diode leakage to the substrate during erasure. Source diode leakage lengthens the time required to erase a flash EPROM, degrades performance and must be minimized to increase source erase speed.</p>
    <p>Three different mechanisms have been identified as contributing to source diode leakage during source erase. Thermal leakage, which is intrinsic to any tunneling process, is small and independent of electric field. Avalanche multiplication is electric field dependent and can become very large if the cell is not optimized during fabrication.</p>
    <p>Band to band tunneling leakage is a fundamental problem with source erase, particularly at high electrical field and reduced channel width (C. Chang et al., <i>Tech. Dig. IEDM, </i>714, 1987; H. Kume et al., <i>Tech. Dig. IEDM, </i>560, 1987). Band to band tunneling leakage wastes power since some of the diode current is dissipated in the substrate during erasure. Furthermore, constant source voltage is difficult to maintain in the presence of this type of leakage, which places significant demand on the charge pump capacitor. Thus, the difficulties caused by band to band leakage in generating and maintaining the voltage required to erase the device are frequently the limiting factor in erasure of flash EPROM cells.</p>
    <p>FIG. 1 illustrates a conventional method used to erase a flash EPROM cell. Shown in FIG. 1 are conventional source and gate pulse profiles as a function of time. The source pulse height <b>102</b> is about 5.0 V while the gate pulse height <b>104</b> is about −10.0 V during memory cell erasure. The gate pulse height <b>102</b> and source pulse height <b>104</b> strongly affect the erase speed and are typically adjusted to maximize electron tunneling from the floating gate to the source. However, optimizing erasure rate increases the magnitude of the source to gate electric field, thus causing significant band to band tunneling leakage.</p>
    <p>The relationship of conventional erase techniques and band to band tunneling leakage may be understood with reference to FIGS. 2, <b>3</b> and <b>4</b>. Shown in FIG. 2 is a stacked gate <b>220</b> disposed on a semiconductor substrate <b>212</b>. The stacked gate <b>220</b> may be made by conventional methods well known in the art. Stacked gate <b>220</b> is comprised of tunnel oxide layer <b>204</b>, a floating gate <b>206</b>, insulating layer <b>208</b> and the control gate <b>210</b>. Floating gate <b>206</b> and control gate <b>210</b> are typically different polysilicon layers. Source <b>216</b> forms an electrical junction with the stacked gate <b>220</b> at the source edge <b>222</b> under the stacked gate edge <b>224</b>.</p>
    <p>Typically, in a programmed cell a residual electric field of about −2.0 V to about −3.0 V exists between the source <b>216</b> and the stacked gate <b>220</b>. Thus, applying a voltage of between about −10.0 V and about −12.0 V to the control gate <b>210</b> instantaneously results in an effective voltage of between about −12.0 V to about −15.0 V in floating gate <b>206</b>. Therefore, a high electric field exists in the floating gate <b>206</b> upon initial voltage application until some of the electrons tunnel to source <b>216</b>. The voltage in the floating gate eventually reaches a constant value as excess electrons tunnel to the source.</p>
    <p>The dependence of floating gate voltage on time after initial voltage application to the control gate is graphically depicted in FIG. <b>3</b>. The vertical axis represents the voltage of the floating gate while the horizontal axis represents time. Line <b>302</b> in FIG. 3 reaches a constant value as a function of time. The electric field in the floating gate changes from an initial value of about −12.0 V to a constant value of about −6.0 V within about 100 μsec. Thus, the electric field in the floating is diminished by a factor of about 2 during about 100 μsec. The change in voltage reflects tunneling of electrons to the source.</p>
    <p>However, as previously mentioned, the high initial electric field in the floating gate results in a large source diode current due to band to band tunneling leakage. FIG. 4 graphically illustrates the relationship between source diode leakage caused by band to band tunneling as a function of time after initial application of voltage to the control gate. The horizontal axis represents the amount of leakage to the substrate from the source diode caused by band to band tunneling while the horizontal axis represents time. Line <b>402</b> rapidly decays from an initial value of about 100 μA to a constant value of about 10 nA in about 100 μsec. Thus, the amount of current leaked into the source is diminished by a factor of about ten in 100 μsec. As can be seen from FIG. 4 a significant percentage of source diode leakage occurs after initial application of voltage to the control gate.</p>
    <p>FIGS. 3 and 4 demonstrate that a significant problem in source erase is the high initial electric field in the floating gate, which consequently results in high initial source diode leakage. As electrons are removed from the floating gate source diode leakage is also reduced.</p>
    <p>It has become apparent that as flash EPROM devices shrink in size and increase in density that new methods of reducing source diode leakage are necessary. Thus, what is needed is a new erase technique that minimizes band to band tunneling leakage during source erase. More particularly, what is required is a method that reduces the magnitude of source diode leakage caused by high initial electric field in the floating gate</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>The present invention addresses this need by providing a new method that reduces initial source diode leakage by varying the gate pulse height during source erase while the source pulse height is held substantially constant. Importantly, the method of the present invention reduces source diode leakage caused by high initial electric field in the floating gate.</p>
    <p>The method of the current invention provides a first voltage pulse of low magnitude to the gate of the semiconductor device, which reduces the initial electric field in the floating gate in comparison to prior art methods. Consequently, source diode leakage to the substrate is significantly diminished. Then, after the voltage of the floating gate has declined to a substantially constant value, a second voltage pulse of high magnitude is applied to the gate of the semiconductor device. Thus, the method of the present invention offers the advantage of rapid source erase with a high magnitude voltage pulse and low source diode leakage. Furthermore, the method of the current invention is most useful in modern semiconductor devices of decreasing channel length where the capacity of source charge pumps is particularly limited.</p>
    <p>In one aspect, the present invention provides a method for erasing a semiconductor device that includes applying a voltage pulse at the source of the semiconductor device and a multiple step voltage pulse of the opposite polarity at the gate of the semiconductor device. The multiple step voltage pulse includes at least a first voltage pulse and a second voltage pulse at the gate of the semiconductor device. The second voltage pulse is greater in magnitude than the first voltage pulse.</p>
    <p>In a first embodiment, the multiple step voltage pulse applied at the gate includes applying the first voltage pulse for a first time interval, t<sub>1</sub>, and the second voltage pulse for a second time interval, t<sub>2</sub>. The voltage pulse at the source of the semiconductor device is applied for a third time interval, t<sub>3</sub>. In this embodiment, a voltage pulse applied at the source of the semiconductor device is substantially constant, and the multiple step voltage pulse at the gate and the voltage pulse at the source are substantially coincidental in time (t<sub>1</sub>+t<sub>2</sub>=t<sub>3</sub>). Note that this is not a required condition as t<sub>1</sub>+t<sub>2 </sub>may also be greater than or less than t<sub>3</sub>.</p>
    <p>In a second embodiment, the voltage pulse applied at the source of the semiconductor device includes applying a first voltage pulse for a first time interval, t<sub>1</sub>, and a substantially identical second voltage pulse for a third time interval, t<sub>3</sub>. A second time interval, t<sub>2</sub>, where the voltage applied to the source is about zero separates t<sub>1 </sub>and t<sub>3</sub>. The multistep voltage pulse applied at the gate of the semiconductor device is substantially coincidental with t<sub>1</sub>+t<sub>2</sub>+t<sub>3</sub>. In this embodiment, the multiple step voltage pulse includes applying a third voltage pulse for a fourth time interval, t<sub>4</sub>, and a fourth higher voltage pulse for a fifth time interval, t<sub>5</sub>, where t<sub>1</sub>+t<sub>2</sub>+t<sub>3</sub>=t<sub>4</sub>+t<sub>5</sub>. Note that this is not a required condition as t<sub>1</sub>+t<sub>2</sub>+t<sub>3 </sub>may also be greater or less than t<sub>4</sub>+t<sub>5</sub>.</p>
    <p>In a third embodiment, the voltage pulse applied at the source of the semiconductor device includes applying a first voltage pulse for a first time interval, t<sub>1</sub>, and a substantially identical second voltage pulse for a third time interval, t<sub>3</sub>. A second time interval, t<sub>2</sub>, where the voltage applied to the source is about zero separates t<sub>1 </sub>and t<sub>3</sub>. In this embodiment, the multiple step voltage pulse includes applying a third voltage pulse for a fourth time interval, t<sub>4</sub>, and a fourth higher voltage pulse for a sixth time interval, t<sub>6</sub>. A fifth time interval, t<sub>5</sub>, the voltage applied to the gate is about zero separates t<sub>4 </sub>and t<sub>6</sub>. In this embodiment, t<sub>1</sub>+t<sub>2</sub>+t<sub>3</sub>=t<sub>4</sub>+t<sub>5</sub>+t<sub>6</sub>. Note that this is not a required condition as t<sub>1</sub>+t<sub>2</sub>+t<sub>3 </sub>may also be greater than or less than t<sub>4</sub>+t<sub>5</sub>+t<sub>6</sub>. The multiple step voltage pulse and the voltage pulse are substantially coincidental in time.</p>
    <p>In another aspect, the present invention provides a method for erasing a semiconductor device that includes applying a substantially constant positive voltage pulse for a first time interval, t<sub>1</sub>, at the source of the semiconductor device. A first and then a second negative voltage pulse are also applied at the gate of the semiconductor device for a second and third time interval, t<sub>2 </sub>and t<sub>3</sub>, respectively. The second negative voltage pulse is greater in magnitude than the first negative voltage pulse. The negative and positive voltage pulses are substantially coincidental in time.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The invention will be better understood by reference to the following description taken in conjunction with the accompanying drawings in which:</p>
    <p>FIG. 1 illustrates conventional source and gate pulse profiles as a function of time;</p>
    <p>FIG. 2 illustrates a conventional stacked gate on a semiconductor substrate;</p>
    <p>FIG. 3 illustrates the dependence of floating gate voltage on time;</p>
    <p>FIG. 4 illustrates the dependence of source diode leakage on time;</p>
    <p>FIG. 5 illustrates source and gate pulse profiles as a function of time for a first embodiment of the present invention;</p>
    <p>FIG. 6 illustrates source and gate pulse profiles as a function of time for a second embodiment of the present invention;</p>
    <p>FIG. 7 illustrates source and gate pulse profiles as a function of time for a third embodiment of the present invention;</p>
    <p>FIG. 8A illustrates a digitizing oscilloscope scan of source erasure for a prior art method;</p>
    <p>FIG. 8B illustrates source leakage measurement with a resistor at the substrate terminal; and</p>
    <p>FIG. 9 illustrates a digitizing oscilloscope scan of source erasure using the method of the present invention.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>Reference will now be made in detail to preferred embodiments of the invention. Examples of preferred embodiments are illustrated in the accompanying drawings. While the invention will be described in conjunction with preferred embodiments, it will be understood that it is not intended to limit the invention to these preferred embodiments. To the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims.</p>
    <p>The present invention provides a method that reduces initial source diode leakage by changing the gate pulse height during source erase while holding the source pulse height substantially constant. The method of the present invention reduces source diode leakage caused by high initial electric field in the floating gate.</p>
    <p>In a first embodiment, the present invention provides a method for erasing a semiconductor device that employs a multistep gate voltage pulse to minimize source diode leakage. FIG. 5 illustrates the source and gate pulse profiles of one embodiment of the current invention as a function of time.</p>
    <p>Initially, the voltage <b>502</b> applied to the source of the semiconductor device is about zero. After a period of time represented by t<sub>x </sub>a voltage pulse <b>504</b> is applied to the source of a semiconductor device as shown in FIG. <b>5</b>. The voltage pulse <b>504</b> may be equivalent to the maximum allowable source pulse height. In one embodiment, the voltage pulse <b>504</b> is between about 4.0 V and about 5.0 V. In a more specific embodiment, the voltage pulse <b>504</b> is about 4.5 V.</p>
    <p>Voltage pulse <b>504</b> may be applied for a time interval, represented by t<sub>3 </sub>in FIG. <b>5</b>. In one embodiment, t<sub>3 </sub>is between about 100 μsec and about 100 msec. In a more specific embodiment, t<sub>3 </sub>is about 500 μsec. Voltage pulse <b>504</b> is substantially constant during time interval t<sub>3</sub>. After time interval t<sub>3 </sub>has elapsed, the voltage <b>506</b> applied to the source of the semiconductor device drops to about zero.</p>
    <p>The initial voltage <b>508</b> applied to the gate of the semiconductor device is about zero. After a period of time represented by t<sub>y</sub>, voltage pulse <b>510</b> is applied to the gate of the semiconductor device as shown in FIG. <b>5</b>. The period of time t<sub>y </sub>may larger, smaller or equal to the period of time t<sub>x</sub>. Generally, voltage pulse <b>510</b> will be less than the maximum allowable gate pulse height. In one embodiment, voltage pulse <b>510</b> is between about −4.0 V and about −6.0 V. In a more specific embodiment, voltage pulse <b>510</b> is about −5.0 V.</p>
    <p>Voltage pulse <b>510</b> may be applied for a time interval represented by t<sub>1 </sub>in FIG. <b>5</b>. In one embodiment, t<sub>1 </sub>is between about 250 μsec and about 500 μsec. In a more specific embodiment, t<sub>1 </sub>is about 300 μsec. Voltage pulse <b>510</b> is substantially constant during time interval t<sub>1</sub>.</p>
    <p>After time interval t<sub>1 </sub>has elapsed, voltage pulse <b>512</b> may be applied to the gate of the semiconductor device. Generally, voltage pulse <b>512</b> will be about the maximum allowable gate pulse height. Usually, voltage pulse <b>512</b> will be greater in magnitude than voltage pulse <b>510</b>. In one embodiment, the voltage pulse is between about −9.0 V and about −11.0 V. In a more specific embodiment, voltage pulse <b>512</b> is about −10.0 V.</p>
    <p>Voltage pulse <b>512</b> may be applied for a time interval, represented by t<sub>2 </sub>in FIG. <b>5</b>. In one embodiment, t<sub>2 </sub>is between about 100 μsec and about 300 μsec. In a more specific embodiment, t<sub>2 </sub>is about 200 μsec. Voltage pulse <b>510</b> is substantially constant during time interval t<sub>2</sub>. After time interval t<sub>2 </sub>has elapsed, the voltage <b>514</b> applied to the gate of the semiconductor device drops to about zero.</p>
    <p>The source and gate voltage pulses will usually be applied at about the same time during source erasure, although this is not an essential condition. The time intervals for the source and gate voltage pulses may be about the same (t<sub>1</sub>+t<sub>2</sub>=t<sub>3</sub>). Note that this is not a required condition as t<sub>1</sub>+t<sub>2 </sub>may also be greater than or less than t<sub>3</sub>. In the exemplified embodiment, t<sub>1</sub>=t<sub>2 </sub>which also is not a required condition since t<sub>1 </sub>may also be greater or less than t<sub>2</sub>.</p>
    <p>Importantly, the gate voltage pulse sequence may be applied in more than two steps. For example, the gate voltage pulse may be varied in a sequence comprising 0.0 V to −2.0 V to −5.0 V to −7.0 V to −10.0 V. Alternatively, the gate voltage may be steadily decreased from about 0.0 V to about −10.0 V without distinct steps, like a ramp voltage.</p>
    <p>FIG. 6 illustrates the source and gate pulse profiles as a function of time for a second embodiment of the current invention. In this embodiment, the source pulse profile has been altered to reduce system noise due to switching of levels, which are derived from charge pumps.</p>
    <p>Referring now to FIG. 6, the voltage <b>602</b> initially applied to the source of the semiconductor device is about zero. Voltage pulse <b>604</b> is then applied to the source of a semiconductor device after a period of time represented by t<sub>x </sub>as shown in FIG. <b>6</b>. Voltage pulse <b>604</b> may be the maximum allowable source pulse height. In one embodiment, voltage pulse <b>604</b> is between about 4.0 V and about 5.0 V. In a more specific embodiment, voltage pulse <b>604</b> is about 4.5 V.</p>
    <p>Voltage pulse <b>604</b> may be applied for a time interval, which is represented by t<sub>1 </sub>in FIG. <b>6</b>. In one embodiment, t<sub>1 </sub>is between about 100 μsec and about 300 μsec. In a more specific embodiment, t<sub>1 </sub>is about 200 μsec. Voltage pulse <b>604</b> is substantially constant for time interval t<sub>1</sub>.</p>
    <p>After time interval t<sub>1 </sub>has elapsed, the voltage <b>606</b> applied to the source of the semiconductor device is reduced to about zero for a time interval represented by t<sub>2 </sub>in FIG. <b>6</b>. As explained before, voltage break <b>606</b> reduces system noise. Generally, t<sub>2 </sub>is much smaller than t<sub>1</sub>. In one embodiment, t<sub>2 </sub>is between about 10 μsec and about 30 μsec. In a more specific embodiment, t<sub>2 </sub>interval is about 20 μsec.</p>
    <p>After time interval t<sub>2 </sub>has elapsed, voltage pulse <b>608</b> is applied to the source of a semiconductor device as shown in FIG. <b>6</b>. Voltage pulse <b>608</b> may be equivalent to the maximum allowable source pulse height. Usually, voltage pulse <b>608</b> is substantially identical to voltage pulse <b>604</b>. In one embodiment, voltage pulse <b>608</b> is between about 4.0 V and about 5.0 V. In a more specific embodiment, voltage pulse <b>608</b> is about 4.5 V.</p>
    <p>Voltage pulse <b>608</b> may be applied for a time interval represented by t<sub>3 </sub>in FIG. <b>6</b>. In one embodiment, t<sub>3 </sub>is between about 100 μsec and about 300 μsec. In a more specific embodiment, t<sub>3 </sub>is about 200 μsec. Voltage pulse <b>608</b> is substantially constant during time interval t<sub>3</sub>. After time interval t<sub>3 </sub>has elapsed, the voltage <b>610</b> applied to the gate of the semiconductor device drops to about zero.</p>
    <p>The initial voltage <b>612</b> applied to the gate of the semiconductor device is about zero. After a period of time represented by t<sub>y</sub>, voltage pulse <b>614</b> is applied to the gate of the semiconductor device as shown in FIG. <b>6</b>. The period of time t<sub>y </sub>may larger, smaller or equal to the period of time t<sub>x</sub>. Usually, voltage pulse <b>614</b> will be less than the maximum allowable gate pulse height. In one embodiment, voltage pulse <b>614</b> is between about −4.0 V and about −6.0 V. In a more specific embodiment, voltage pulse <b>614</b> is about −5.0 V.</p>
    <p>Voltage pulse <b>614</b> may be applied for a time interval represented by t<sub>4 </sub>in FIG. <b>6</b>. In one embodiment, t<sub>4 </sub>is between about 100 μsec and about 300 μsec. In a more specific embodiment, t<sub>4 </sub>is about 210 μsec. Voltage pulse <b>614</b> is substantially constant during time interval t<sub>4</sub>.</p>
    <p>After time interval t<sub>4 </sub>has elapsed, voltage pulse <b>616</b> may be applied to the gate of the semiconductor device. Generally, voltage pulse <b>616</b> will be about the maximum allowable gate pulse height. Usually, voltage pulse <b>616</b> is greater in magnitude than voltage pulse <b>614</b>. In one embodiment, voltage pulse <b>616</b> is between about −9.0 V and about −11.0 V. In a more specific embodiment, voltage pulse <b>616</b> is about −10.0 V.</p>
    <p>Voltage pulse <b>616</b> may be applied for a time interval, represented by t<sub>5 </sub>in FIG. <b>6</b>. In one embodiment, t<sub>5 </sub>is between about 100 μsec and about 300 μsec. In a more specific embodiment, t<sub>5 </sub>is about 210 μsec. Voltage pulse <b>616</b> is substantially constant during time interval t<sub>5</sub>. After time interval t<sub>5 </sub>has elapsed, the voltage <b>618</b> applied to the gate of the semiconductor device is reduced to about zero.</p>
    <p>The source and gate voltage pulses will usually be applied at about the same time during source erasure, although this is not an essential condition. The time intervals for the source and gate voltage pulses may be about the same (t<sub>1</sub>+t<sub>2</sub>+t<sub>3</sub>=t<sub>4</sub>+t<sub>5</sub>). Note that this is not a required condition as t<sub>1</sub>+t<sub>2</sub>+t<sub>3 </sub>may also be greater or less than t<sub>4</sub>+t<sub>5</sub>. In the exemplified embodiment, t<sub>1</sub>=t<sub>3 </sub>and t<sub>4</sub>=t<sub>5 </sub>which also are not required conditions since t<sub>1 </sub>may also be greater or less than t<sub>2 </sub>and t<sub>4 </sub>may also be greater or less than t<sub>5</sub>.</p>
    <p>FIG. 7 illustrates the source and gate pulse profiles as a function of time for a third embodiment of the current invention. In this embodiment, both the source and gate pulse profiles have been altered to reduce system noise.</p>
    <p>Referring now to FIG. 7, the voltage <b>702</b> initially applied to the source of the semiconductor device is about zero. Voltage pulse <b>704</b> is then applied to the source of a semiconductor device after a period of time represented by t<sub>x </sub>as shown in FIG. <b>7</b>. Voltage pulse <b>704</b> may be the maximum allowable source pulse height. In one embodiment, voltage pulse <b>704</b> is between about 4.0 V and about 6.0 V. In a more specific embodiment, voltage pulse <b>704</b> is about 5.0 V.</p>
    <p>Voltage pulse <b>704</b> may be applied for a time interval, which is represented by t<sub>1 </sub>in FIG. <b>7</b>. In one embodiment, t<sub>1 </sub>is between about 100 μsec and about 300 μsec. In a more specific embodiment, t<sub>1 </sub>is about 200 μsec. Voltage pulse <b>704</b> is substantially constant for time interval t<sub>1</sub>.</p>
    <p>After time interval t<sub>1 </sub>has elapsed, the voltage <b>706</b> applied to the source of the semiconductor device is reduced to about zero for a time interval represented by t<sub>2 </sub>in FIG. <b>7</b>. Generally, t<sub>2 </sub>is much smaller than t<sub>1</sub>. In one embodiment, t<sub>2 </sub>is between about 10 μsec and about 30 μsec. In a more specific embodiment, t<sub>2 </sub>interval is about 20 μsec.</p>
    <p>After time interval t<sub>2 </sub>has elapsed, voltage pulse <b>708</b> is applied to the source of a semiconductor device as shown in FIG. <b>6</b>. Voltage pulse <b>708</b> may be equivalent to the maximum allowable source pulse height. Usually, voltage pulse <b>708</b> is substantially identical to voltage pulse <b>704</b>. In one embodiment, voltage pulse <b>708</b> is between about 4.0 V and about 6.0 V. In a more specific embodiment, voltage pulse <b>708</b> is about 5.0 V.</p>
    <p>Voltage pulse <b>708</b> may be applied for a time interval represented by t<sub>3 </sub>in FIG. <b>6</b>. In one embodiment, t<sub>3 </sub>is between about 100 μsec and about 300 μsec. In a more specific embodiment, t<sub>3 </sub>is about 200 μsec. Voltage pulse <b>708</b> is substantially constant during time interval t<sub>3</sub>. After time interval t<sub>3 </sub>has elapsed, the voltage <b>710</b> applied to the source of the semiconductor device is reduced to about zero.</p>
    <p>The voltage <b>712</b> initially applied to the gate of the semiconductor device is about zero. After a period of time represented by t<sub>y </sub>voltage pulse <b>714</b> is applied to the gate of a semiconductor device as shown in FIG. <b>7</b>. The period of time t<sub>y </sub>may larger, smaller or equal to the period of time t<sub>x</sub>. In one embodiment, voltage pulse <b>714</b> is between about −4.0 V and about −6.0 V. In a more specific embodiment, the first voltage pulse <b>714</b> is about −5.0 V.</p>
    <p>Voltage pulse <b>714</b> may be applied for a time interval represented by t<sub>4 </sub>in FIG. <b>7</b>. In one embodiment, t<sub>4 </sub>is between about 100 μsec and about 300 μsec. In a more specific embodiment, t<sub>4 </sub>is about 200 μsec. Voltage pulse <b>714</b> is substantially constant during time interval t<sub>4</sub>.</p>
    <p>After t<sub>4 </sub>has elapsed, the voltage <b>716</b> applied to the gate of the semiconductor device is reduced to about zero for a time interval represented by t<sub>5 </sub>in FIG. <b>7</b>. Voltage break <b>716</b>, as explained before, causes system noise reduction. Usually, t<sub>5 </sub>is much smaller than t<sub>4</sub>. In one embodiment, time interval t<sub>5 </sub>is between about 10 μsec and about 30 μsec. In a more specific embodiment, time interval t<sub>5 </sub>is about 20 μsec.</p>
    <p>After time interval t<sub>5 </sub>has elapsed, voltage pulse <b>718</b> is applied to the gate of a semiconductor device as shown in FIG. <b>7</b>. Usually, voltage pulse <b>718</b> is greater than voltage pulse <b>714</b>. In one embodiment, voltage pulse <b>718</b> is between about −9.0 V and about −11.0 V. In a more specific embodiment, voltage pulse <b>718</b> is about −10.0 V.</p>
    <p>Voltage pulse <b>718</b> may be applied for a time interval represented by t<sub>6 </sub>in FIG. <b>7</b>. In one embodiment, t<sub>6 </sub>is between about 100 μsec and about 300 μsec. In a more specific embodiment, t<sub>6 </sub>is about 200 μsec. Voltage pulse <b>718</b> is substantially constant during time interval t<sub>6</sub>. After time interval t<sub>6 </sub>has elapsed, the voltage <b>720</b> applied to the gate of the semiconductor device is reduced to about zero.</p>
    <p>The source and gate voltage pulses will usually be applied at about the same time during source erasure although this is not an essential condition. The time intervals for the source and gate voltage pulses may be about the same (t<sub>1</sub>+t<sub>2</sub>+t<sub>3</sub>=t<sub>4</sub>+t<sub>5</sub>+t<sub>6</sub>). Note that this is not a required condition as t<sub>1</sub>+t<sub>2</sub>+t<sub>3 </sub>may also be greater or less than t<sub>4</sub>+t<sub>5</sub>+t<sub>6</sub>. In the exemplified embodiment, t<sub>1</sub>=t<sub>3</sub>, t<sub>2</sub>=t<sub>5 </sub>and t<sub>4</sub>=t<sub>6 </sub>which also are not required conditions since t<sub>1 </sub>may also be greater or less than t<sub>3</sub>, t<sub>2 </sub>may also be greater or less than t<sub>5 </sub>and t<sub>4 </sub>may also be greater or less than t<sub>6</sub>.</p>
    <heading>EXAMPLE</heading> <p>The following example describes specific aspects of the invention to illustrate the invention and also provide a description of the experimental conditions to aid those of skill in the art in understanding and practicing the invention. The example should not be construed as limiting the invention in any manner.</p>
    <p>FIG. 8A illustrates a digitizing oscilloscope scan using a prior art method for source erasure. The vertical axis represents source leakage current while the horizontal axis represents time.</p>
    <p>The source leakage current is measured with a resistor at the substrate terminal as illustrated in FIG. <b>8</b>B. Shown in FIG. 8B is a stacked gate <b>820</b> disposed on a semiconductor substrate <b>812</b>. The stacked gate <b>820</b> may be made by conventional methods well known in the art. Stacked gate <b>820</b> is comprised of tunnel oxide layer <b>826</b>, a floating gate <b>828</b>, oxide layer <b>830</b> and the control gate <b>832</b>. Floating gate <b>828</b> and control gate <b>832</b> are typically different polysilicon layers. Source <b>816</b> and drain <b>834</b> are partially disposed under the stacked gate <b>820</b>. A source pulse is applied at source <b>816</b> and a gate pulse is applied at stacked gate <b>820</b>. The source leakage is measure by resistor <b>840</b> attached to the substrate terminal as shown which is connected to oscilloscope <b>842</b>.</p>
    <p>Referring now to FIG. 8A, the resistance of the substrate used in this example was about 1 MΩ. Here, the voltage pulse <b>802</b> applied at the source is about 5.0 V for a time interval of 5.5 msec and is offscale since the scale of the vertical axis of the scan is from 0-1 V which is equal 0-1 μA. The gate is pulsed first at about −10.0 V for about 3.0 msec at <b>804</b> and at about −10.0 V at <b>806</b> for about 2.0 msec. Thus, the applied voltage at both the source and the gate is constant. The average leakage <b>808</b> is about 900 nA.</p>
    <p>FIG. 9 illustrates a digitizing oscilloscope scan using the method of the current invention for source erasure. The vertical axis represents voltage and current while the horizontal axis represents time. The resistance of the substrate used in this example was about 1 MΩ. Here, the voltage pulse <b>902</b> at the source is again about 5.0 V for a time interval of 5.5 msec and is offscale. The gate is pulsed first at about −5.0 V for about 3.0 msec and at about −10 V for about 2.0 msec at <b>906</b>. The leakage is about 150 nA for the first pulse at <b>908</b> and about 350 nA at <b>910</b> for the second pulse.</p>
    <p>This above example shows the efficacy of the method of the present invention in reducing source diode leakage during source erasure.</p>
    <p>The described embodiments of the present invention offer significant advantages over the prior art. FIG. 4 demonstrated that a significant amount of source diode leakage occurred immediately following initial application of voltage to the control gate. The method of the current invention provides a first voltage pulse of low magnitude to the gate of the semiconductor device, which reduces the initial electric field in the floating gate in comparison to prior art methods. Consequently, source diode leakage to the substrate is significantly diminished. Then, after the voltage of the floating gate has declined to a substantially constant value, a second voltage pulse of high magnitude is applied to the gate of the semiconductor device. Thus, the method of the present invention offers the advantage of rapid source erase with a high magnitude voltage pulse and low source diode leakage. Furthermore, the method of the current invention is most useful in modern semiconductor devices of decreasing channel length where the capacity of source charge pumps is particularly limited.</p>
    <p>Although the foregoing invention has been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications may be practiced within the scope of the appended claims.</p>
    <p>Furthermore, it should be noted that there are alternative ways of implementing the process of the present invention. For example, the gate pulse profile illustrated in FIG. 7 could be combined with the source profile illustrated in FIG. <b>5</b>. Different time intervals and voltages could be used to implement the current invention. Accordingly, the present embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalents of the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5120671">US5120671</a></td><td class="patent-data-table-td patent-date-value">Nov 29, 1990</td><td class="patent-data-table-td patent-date-value">Jun 9, 1992</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Reduced memory cell size and improved device density</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5470773">US5470773</a></td><td class="patent-data-table-td patent-date-value">Apr 25, 1994</td><td class="patent-data-table-td patent-date-value">Nov 28, 1995</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Method protecting a stacked gate edge in a semiconductor device from self aligned source (SAS) etch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5791204">US5791204</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 26, 1996</td><td class="patent-data-table-td patent-date-value">Aug 11, 1998</td><td class="patent-data-table-td ">Asmo Co., Ltd.</td><td class="patent-data-table-td ">Device for detecting the position of a moving member</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6005809">US6005809</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 19, 1998</td><td class="patent-data-table-td patent-date-value">Dec 21, 1999</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company, Ltd.</td><td class="patent-data-table-td ">Program and erase method for a split gate flash EEPROM</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chang, et al., "<a href='http://scholar.google.com/scholar?q="Corner-Field+Induced+Drain+Leakage+In+Thin+Oxide+MOSFETs%2C"'>Corner-Field Induced Drain Leakage In Thin Oxide MOSFETs,</a>" IEDM Technical Digest, 31.2,pp. 714-717 (1987).</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kume,et al., "<a href='http://scholar.google.com/scholar?q="A+Flash-Erase+EEPROM+Cell+With+an+Asymmetric+Source+and+Drain+Structure%2C"'>A Flash-Erase EEPROM Cell With an Asymmetric Source and Drain Structure,</a>" IEDM Technical Digest25.8, pp. 560-563 (1987).</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Yokozawa, et al., "<a href='http://scholar.google.com/scholar?q="Low-Field-Stress+Erasing+Scheme+for+Highly-Reliable+Flash+Memories%2C"'>Low-Field-Stress Erasing Scheme for Highly-Reliable Flash Memories,</a>" NEC ULSI Device Development Laboratories, 24 pages, Feb. 12, 1997.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6795348">US6795348</a></td><td class="patent-data-table-td patent-date-value">May 29, 2002</td><td class="patent-data-table-td patent-date-value">Sep 21, 2004</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for erasing flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7046557">US7046557</a></td><td class="patent-data-table-td patent-date-value">Jun 24, 2004</td><td class="patent-data-table-td patent-date-value">May 16, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7057928">US7057928</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 8, 2003</td><td class="patent-data-table-td patent-date-value">Jun 6, 2006</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">System and method for erasing high-density non-volatile fast memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7057932">US7057932</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Jun 6, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7068543">US7068543</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Jun 27, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7099195">US7099195</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Aug 29, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for neutralizing holes in tunnel oxides of floating-gate memory cells and devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7099220">US7099220</a></td><td class="patent-data-table-td patent-date-value">Jun 24, 2004</td><td class="patent-data-table-td patent-date-value">Aug 29, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for erasing flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7200048">US7200048</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7203098">US7203098</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 2005</td><td class="patent-data-table-td patent-date-value">Apr 10, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods of erasing flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7215572">US7215572</a></td><td class="patent-data-table-td patent-date-value">Jun 24, 2004</td><td class="patent-data-table-td patent-date-value">May 8, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for neutralizing holes in tunnel oxides of floating-gate memory cells and devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7259996">US7259996</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Aug 21, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7272044">US7272044</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Sep 18, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7277326">US7277326</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 2005</td><td class="patent-data-table-td patent-date-value">Oct 2, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for erasing flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7277327">US7277327</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 2005</td><td class="patent-data-table-td patent-date-value">Oct 2, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for erasing flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7277328">US7277328</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Oct 2, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for neutralizing holes in tunnel oxides in tunnel oxides of floating-gate memory cells and devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7280395">US7280395</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Oct 9, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for neutralizing holes in tunnel oxides of floating-gate memory cells and devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7345925">US7345925</a></td><td class="patent-data-table-td patent-date-value">Jun 26, 2006</td><td class="patent-data-table-td patent-date-value">Mar 18, 2008</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Soft erasing methods for nonvolatile memory cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7796443">US7796443</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 12, 2008</td><td class="patent-data-table-td patent-date-value">Sep 14, 2010</td><td class="patent-data-table-td ">Fs Semiconductor Corp., Ltd.</td><td class="patent-data-table-td ">Method of erasing a flash EEPROM memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100495574C?cl=en">CN100495574C</a></td><td class="patent-data-table-td patent-date-value">May 29, 2003</td><td class="patent-data-table-td patent-date-value">Jun 3, 2009</td><td class="patent-data-table-td ">微米技术股份有限公司</td><td class="patent-data-table-td ">Method and apparatus for erasing flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2003102962A2?cl=en">WO2003102962A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 29, 2003</td><td class="patent-data-table-td patent-date-value">Dec 11, 2003</td><td class="patent-data-table-td ">Micron Technology Inc</td><td class="patent-data-table-td ">Method and apparatus for erasing flash memory</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=W_hUBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S218000">365/218</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=W_hUBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S226000">365/226</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=W_hUBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0016140000">G11C16/14</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=W_hUBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C16/14">G11C16/14</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G11C16/14</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Dec 4, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIM 1 IS DETERMINED TO BE PATENTABLE AS AMENDED.CLAIM 16, DEPENDENT ON AN AMENDED CLAIM, IS DETERMINED TO BE PATENTABLE.NEW CLAIMS 29-49 ARE ADDED AND DETERMINED TO BE PATENTABLE.CLAIMS 2-15 AND 17-28 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 12, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 21, 2009</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090226</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 30, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 17, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FAST MEMORY ERASE LLC, TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ACACIA PATENT ACQUISITION CORPORATION;REEL/FRAME:020690/0586</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20080212</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 16, 2007</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ACACIA PATENT ACQUISTION CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ALLIANCE SEMICONDUCTOR CORPORATION;REEL/FRAME:019628/0979</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070628</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 3, 2007</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ACACIA PATENT ACQUISITION CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">OPTION;ASSIGNOR:ALLIANCE SEMICONDUCTOR CORPORATION;REEL/FRAME:019246/0001</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070430</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 16, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 16, 1999</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ALLIANCE SEMICONDUCTOR, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RATNAM, PERUMAL;REEL/FRAME:010182/0688</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19990813</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0DeOOV9nBPk47vevopHirqctCxDQ\u0026id=W_hUBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0BjFAMt9vekqB7-SkcCu2flm5BQg\u0026id=W_hUBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0SZLkIRbsbO7y7RwUSalX3DL-34g","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Technique_to_improve_the_source_leakage.pdf?id=W_hUBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3TEnsxxEzAJFok4RdMBHa_xulCdg"},"sample_url":"http://www.google.com/patents/reader?id=W_hUBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>