

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_118_6'
================================================================
* Date:           Mon May 13 18:48:03 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.458 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.112 us|  0.112 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_6  |       12|       12|         2|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 5 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%filt_2_Q_2_7_052_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_2_7_052_reload"   --->   Operation 6 'read' 'filt_2_Q_2_7_052_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filt_2_Q_1_7_051_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_1_7_051_reload"   --->   Operation 7 'read' 'filt_2_Q_1_7_051_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%filt_2_Q_0_7_050_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_0_7_050_reload"   --->   Operation 8 'read' 'filt_2_Q_0_7_050_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%filt_2_Q_2_5_046_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_2_5_046_reload"   --->   Operation 9 'read' 'filt_2_Q_2_5_046_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%filt_2_Q_1_5_045_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_1_5_045_reload"   --->   Operation 10 'read' 'filt_2_Q_1_5_045_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%filt_2_Q_0_5_044_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_0_5_044_reload"   --->   Operation 11 'read' 'filt_2_Q_0_5_044_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%filt_2_Q_2_3_040_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_2_3_040_reload"   --->   Operation 12 'read' 'filt_2_Q_2_3_040_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%filt_2_Q_1_3_039_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_1_3_039_reload"   --->   Operation 13 'read' 'filt_2_Q_1_3_039_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%filt_2_Q_0_3_038_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_0_3_038_reload"   --->   Operation 14 'read' 'filt_2_Q_0_3_038_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%filt_2_Q_2_1_034_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_2_1_034_reload"   --->   Operation 15 'read' 'filt_2_Q_2_1_034_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filt_2_Q_1_1_033_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_1_1_033_reload"   --->   Operation 16 'read' 'filt_2_Q_1_1_033_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%filt_2_Q_0_1_032_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_0_1_032_reload"   --->   Operation 17 'read' 'filt_2_Q_0_1_032_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filt_2_Q_2_6_049_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_2_6_049_reload"   --->   Operation 18 'read' 'filt_2_Q_2_6_049_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%filt_2_Q_1_6_048_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_1_6_048_reload"   --->   Operation 19 'read' 'filt_2_Q_1_6_048_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%filt_2_Q_0_6_047_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_0_6_047_reload"   --->   Operation 20 'read' 'filt_2_Q_0_6_047_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%filt_2_Q_2_4_043_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_2_4_043_reload"   --->   Operation 21 'read' 'filt_2_Q_2_4_043_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%filt_2_Q_1_4_042_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_1_4_042_reload"   --->   Operation 22 'read' 'filt_2_Q_1_4_042_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filt_2_Q_0_4_041_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_0_4_041_reload"   --->   Operation 23 'read' 'filt_2_Q_0_4_041_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%filt_2_Q_2_2_037_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_2_2_037_reload"   --->   Operation 24 'read' 'filt_2_Q_2_2_037_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filt_2_Q_1_2_036_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_1_2_036_reload"   --->   Operation 25 'read' 'filt_2_Q_1_2_036_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%filt_2_Q_0_2_035_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_0_2_035_reload"   --->   Operation 26 'read' 'filt_2_Q_0_2_035_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%filt_2_Q_2_030_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_2_030_reload"   --->   Operation 27 'read' 'filt_2_Q_2_030_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%filt_2_Q_1_028_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_1_028_reload"   --->   Operation 28 'read' 'filt_2_Q_1_028_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%filt_2_Q_0_0_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_Q_0_0_reload"   --->   Operation 29 'read' 'filt_2_Q_0_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%filt_2_I_2_7_026_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_2_7_026_reload"   --->   Operation 30 'read' 'filt_2_I_2_7_026_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%filt_2_I_1_7_025_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_1_7_025_reload"   --->   Operation 31 'read' 'filt_2_I_1_7_025_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%filt_2_I_0_7_024_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_0_7_024_reload"   --->   Operation 32 'read' 'filt_2_I_0_7_024_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%filt_2_I_2_5_020_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_2_5_020_reload"   --->   Operation 33 'read' 'filt_2_I_2_5_020_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%filt_2_I_1_5_019_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_1_5_019_reload"   --->   Operation 34 'read' 'filt_2_I_1_5_019_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%filt_2_I_0_5_018_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_0_5_018_reload"   --->   Operation 35 'read' 'filt_2_I_0_5_018_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%filt_2_I_2_3_014_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_2_3_014_reload"   --->   Operation 36 'read' 'filt_2_I_2_3_014_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%filt_2_I_1_3_013_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_1_3_013_reload"   --->   Operation 37 'read' 'filt_2_I_1_3_013_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%filt_2_I_0_3_012_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_0_3_012_reload"   --->   Operation 38 'read' 'filt_2_I_0_3_012_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%filt_2_I_2_1_08_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_2_1_08_reload"   --->   Operation 39 'read' 'filt_2_I_2_1_08_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%filt_2_I_1_1_07_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_1_1_07_reload"   --->   Operation 40 'read' 'filt_2_I_1_1_07_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%filt_2_I_0_1_06_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_0_1_06_reload"   --->   Operation 41 'read' 'filt_2_I_0_1_06_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%filt_2_I_2_6_023_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_2_6_023_reload"   --->   Operation 42 'read' 'filt_2_I_2_6_023_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%filt_2_I_1_6_022_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_1_6_022_reload"   --->   Operation 43 'read' 'filt_2_I_1_6_022_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%filt_2_I_0_6_021_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_0_6_021_reload"   --->   Operation 44 'read' 'filt_2_I_0_6_021_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%filt_2_I_2_4_017_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_2_4_017_reload"   --->   Operation 45 'read' 'filt_2_I_2_4_017_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%filt_2_I_1_4_016_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_1_4_016_reload"   --->   Operation 46 'read' 'filt_2_I_1_4_016_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%filt_2_I_0_4_015_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_0_4_015_reload"   --->   Operation 47 'read' 'filt_2_I_0_4_015_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%filt_2_I_2_2_011_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_2_2_011_reload"   --->   Operation 48 'read' 'filt_2_I_2_2_011_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%filt_2_I_1_2_010_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_1_2_010_reload"   --->   Operation 49 'read' 'filt_2_I_1_2_010_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%filt_2_I_0_2_09_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_0_2_09_reload"   --->   Operation 50 'read' 'filt_2_I_0_2_09_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%filt_2_I_2_04_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_2_04_reload"   --->   Operation 51 'read' 'filt_2_I_2_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%filt_2_I_1_02_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_1_02_reload"   --->   Operation 52 'read' 'filt_2_I_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%filt_2_I_0_0_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %filt_2_I_0_0_reload"   --->   Operation 53 'read' 'filt_2_I_0_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_5"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body186"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i = load i5 %i_5"   --->   Operation 56 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.78ns)   --->   "%icmp_ln118 = icmp_ult  i5 %i, i5 24" [receiver.cpp:118]   --->   Operation 58 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %for.end209.exitStub, void %for.body186.split" [receiver.cpp:118]   --->   Operation 59 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i"   --->   Operation 60 'trunc' 'empty' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i, i32 3, i32 4" [receiver.cpp:119]   --->   Operation 61 'partselect' 'trunc_ln6' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.70ns)   --->   "%tmp_s = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_I_0_0_reload_read, i18 %filt_2_I_1_02_reload_read, i18 %filt_2_I_2_04_reload_read, i2 %trunc_ln6" [receiver.cpp:119]   --->   Operation 62 'mux' 'tmp_s' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.70ns)   --->   "%tmp_11 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_I_0_2_09_reload_read, i18 %filt_2_I_1_2_010_reload_read, i18 %filt_2_I_2_2_011_reload_read, i2 %trunc_ln6" [receiver.cpp:119]   --->   Operation 63 'mux' 'tmp_11' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.70ns)   --->   "%tmp_12 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_I_0_4_015_reload_read, i18 %filt_2_I_1_4_016_reload_read, i18 %filt_2_I_2_4_017_reload_read, i2 %trunc_ln6" [receiver.cpp:119]   --->   Operation 64 'mux' 'tmp_12' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.70ns)   --->   "%tmp_13 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_I_0_6_021_reload_read, i18 %filt_2_I_1_6_022_reload_read, i18 %filt_2_I_2_6_023_reload_read, i2 %trunc_ln6" [receiver.cpp:119]   --->   Operation 65 'mux' 'tmp_13' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (2.18ns)   --->   "%tmp = mux i18 @_ssdm_op_Mux.ap_auto.7i18.i3, i18 %tmp_s, i18 0, i18 %tmp_11, i18 0, i18 %tmp_12, i18 0, i18 %tmp_13, i3 %empty" [receiver.cpp:119]   --->   Operation 66 'mux' 'tmp' <Predicate = (icmp_ln118)> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.70ns)   --->   "%tmp_14 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_I_0_1_06_reload_read, i18 %filt_2_I_1_1_07_reload_read, i18 %filt_2_I_2_1_08_reload_read, i2 %trunc_ln6" [receiver.cpp:119]   --->   Operation 67 'mux' 'tmp_14' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.70ns)   --->   "%tmp_15 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_I_0_3_012_reload_read, i18 %filt_2_I_1_3_013_reload_read, i18 %filt_2_I_2_3_014_reload_read, i2 %trunc_ln6" [receiver.cpp:119]   --->   Operation 68 'mux' 'tmp_15' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.70ns)   --->   "%tmp_16 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_I_0_5_018_reload_read, i18 %filt_2_I_1_5_019_reload_read, i18 %filt_2_I_2_5_020_reload_read, i2 %trunc_ln6" [receiver.cpp:119]   --->   Operation 69 'mux' 'tmp_16' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.70ns)   --->   "%tmp_17 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_I_0_7_024_reload_read, i18 %filt_2_I_1_7_025_reload_read, i18 %filt_2_I_2_7_026_reload_read, i2 %trunc_ln6" [receiver.cpp:119]   --->   Operation 70 'mux' 'tmp_17' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (2.18ns)   --->   "%tmp_1 = mux i18 @_ssdm_op_Mux.ap_auto.7i18.i3, i18 %tmp_14, i18 0, i18 %tmp_15, i18 0, i18 %tmp_16, i18 0, i18 %tmp_17, i3 %empty" [receiver.cpp:119]   --->   Operation 71 'mux' 'tmp_1' <Predicate = (icmp_ln118)> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %i, i32 1, i32 4" [receiver.cpp:119]   --->   Operation 72 'partselect' 'lshr_ln5' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.70ns)   --->   "%tmp_18 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_Q_0_0_reload_read, i18 %filt_2_Q_1_028_reload_read, i18 %filt_2_Q_2_030_reload_read, i2 %trunc_ln6" [receiver.cpp:120]   --->   Operation 73 'mux' 'tmp_18' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.70ns)   --->   "%tmp_19 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_Q_0_2_035_reload_read, i18 %filt_2_Q_1_2_036_reload_read, i18 %filt_2_Q_2_2_037_reload_read, i2 %trunc_ln6" [receiver.cpp:120]   --->   Operation 74 'mux' 'tmp_19' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.70ns)   --->   "%tmp_20 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_Q_0_4_041_reload_read, i18 %filt_2_Q_1_4_042_reload_read, i18 %filt_2_Q_2_4_043_reload_read, i2 %trunc_ln6" [receiver.cpp:120]   --->   Operation 75 'mux' 'tmp_20' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.70ns)   --->   "%tmp_21 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_Q_0_6_047_reload_read, i18 %filt_2_Q_1_6_048_reload_read, i18 %filt_2_Q_2_6_049_reload_read, i2 %trunc_ln6" [receiver.cpp:120]   --->   Operation 76 'mux' 'tmp_21' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.18ns)   --->   "%tmp_2 = mux i18 @_ssdm_op_Mux.ap_auto.7i18.i3, i18 %tmp_18, i18 0, i18 %tmp_19, i18 0, i18 %tmp_20, i18 0, i18 %tmp_21, i3 %empty" [receiver.cpp:120]   --->   Operation 77 'mux' 'tmp_2' <Predicate = (icmp_ln118)> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.70ns)   --->   "%tmp_22 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_Q_0_1_032_reload_read, i18 %filt_2_Q_1_1_033_reload_read, i18 %filt_2_Q_2_1_034_reload_read, i2 %trunc_ln6" [receiver.cpp:120]   --->   Operation 78 'mux' 'tmp_22' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.70ns)   --->   "%tmp_23 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_Q_0_3_038_reload_read, i18 %filt_2_Q_1_3_039_reload_read, i18 %filt_2_Q_2_3_040_reload_read, i2 %trunc_ln6" [receiver.cpp:120]   --->   Operation 79 'mux' 'tmp_23' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.70ns)   --->   "%tmp_24 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_Q_0_5_044_reload_read, i18 %filt_2_Q_1_5_045_reload_read, i18 %filt_2_Q_2_5_046_reload_read, i2 %trunc_ln6" [receiver.cpp:120]   --->   Operation 80 'mux' 'tmp_24' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.70ns)   --->   "%tmp_25 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %filt_2_Q_0_7_050_reload_read, i18 %filt_2_Q_1_7_051_reload_read, i18 %filt_2_Q_2_7_052_reload_read, i2 %trunc_ln6" [receiver.cpp:120]   --->   Operation 81 'mux' 'tmp_25' <Predicate = (icmp_ln118)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (2.18ns)   --->   "%tmp_3 = mux i18 @_ssdm_op_Mux.ap_auto.7i18.i3, i18 %tmp_22, i18 0, i18 %tmp_23, i18 0, i18 %tmp_24, i18 0, i18 %tmp_25, i3 %empty" [receiver.cpp:120]   --->   Operation 82 'mux' 'tmp_3' <Predicate = (icmp_ln118)> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.78ns)   --->   "%add_ln118 = add i5 %i, i5 2" [receiver.cpp:118]   --->   Operation 83 'add' 'add_ln118' <Predicate = (icmp_ln118)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln118 = store i5 %add_ln118, i5 %i_5" [receiver.cpp:118]   --->   Operation 84 'store' 'store_ln118' <Predicate = (icmp_ln118)> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [receiver.cpp:118]   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [receiver.cpp:118]   --->   Operation 86 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.13ns)   --->   "%add_ln119 = add i18 %tmp_1, i18 %tmp" [receiver.cpp:119]   --->   Operation 87 'add' 'add_ln119' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i4 %lshr_ln5" [receiver.cpp:119]   --->   Operation 88 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%filt_3_I_addr_1 = getelementptr i18 %filt_3_I, i64 0, i64 %zext_ln119" [receiver.cpp:119]   --->   Operation 89 'getelementptr' 'filt_3_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.32ns)   --->   "%store_ln119 = store i18 %add_ln119, i4 %filt_3_I_addr_1" [receiver.cpp:119]   --->   Operation 90 'store' 'store_ln119' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 91 [1/1] (2.13ns)   --->   "%add_ln120 = add i18 %tmp_3, i18 %tmp_2" [receiver.cpp:120]   --->   Operation 91 'add' 'add_ln120' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%filt_3_Q_addr_1 = getelementptr i18 %filt_3_Q, i64 0, i64 %zext_ln119" [receiver.cpp:120]   --->   Operation 92 'getelementptr' 'filt_3_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln120 = store i18 %add_ln120, i4 %filt_3_Q_addr_1" [receiver.cpp:120]   --->   Operation 93 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body186" [receiver.cpp:118]   --->   Operation 94 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.892ns
The critical path consists of the following:
	'alloca' operation ('i') [51]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [103]  (0.000 ns)
	'mux' operation ('tmp_11', receiver.cpp:119) [113]  (1.707 ns)
	'mux' operation ('tmp', receiver.cpp:119) [116]  (2.184 ns)

 <State 2>: 4.458ns
The critical path consists of the following:
	'add' operation ('add_ln119', receiver.cpp:119) [122]  (2.136 ns)
	'store' operation ('store_ln119', receiver.cpp:119) of variable 'add_ln119', receiver.cpp:119 on array 'filt_3_I' [126]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
