<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Esercizio11.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONTROL_UNIT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Debouncer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Debouncer.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Debouncer.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Debouncer.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="UART_Tappo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UART_Tappo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UART_Tappo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UART_Tappo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UART_Tappo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="UART_Tappo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UART_Tappo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="UART_Tappo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="UART_Tappo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="UART_Tappo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_Tappo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="UART_Tappo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_Tappo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UART_Tappo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="UART_Tappo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="UART_Tappo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="UART_Tappo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="UART_Tappo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="UART_Tappo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UART_Tappo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_Tappo_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="UART_Tappo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UART_Tappo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UART_Tappo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UART_Tappo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="UART_Tappo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_Tappo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_Tappo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="UART_Tappo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="UART_Tappo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_Tappo_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_Tappo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="UART_Tappo_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_Tappo_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UART_Tappo_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="UART_Tappo_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_Tappo_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="UART_Tappo_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_Tappo_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_Tappo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="uart_tappo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="uart_tappo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="uart_tappo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1579691422" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1579691422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580807596" xil_pn:in_ck="552573053830288949" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1580807596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Clock_filter.vhd"/>
      <outfile xil_pn:name="Control_Unit.vhd"/>
      <outfile xil_pn:name="Debouncer.vhd"/>
      <outfile xil_pn:name="RS232RefComp2.vhd"/>
      <outfile xil_pn:name="UART_Tappo.vhd"/>
      <outfile xil_pn:name="UART_Tappo_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580807596" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7127397660652713802" xil_pn:start_ts="1580807596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580807596" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1017688632440638516" xil_pn:start_ts="1580807596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579691422" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5808581169461648996" xil_pn:start_ts="1579691422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580807596" xil_pn:in_ck="552573053830288949" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1580807596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Clock_filter.vhd"/>
      <outfile xil_pn:name="Control_Unit.vhd"/>
      <outfile xil_pn:name="Debouncer.vhd"/>
      <outfile xil_pn:name="RS232RefComp2.vhd"/>
      <outfile xil_pn:name="UART_Tappo.vhd"/>
      <outfile xil_pn:name="UART_Tappo_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580807601" xil_pn:in_ck="552573053830288949" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8619785742680521206" xil_pn:start_ts="1580807596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UART_Tappo_tb_beh.prj"/>
      <outfile xil_pn:name="UART_Tappo_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1580807601" xil_pn:in_ck="5939103269438175250" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1481541969544572637" xil_pn:start_ts="1580807601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UART_Tappo_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1579689211" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1579689211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579689211" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3348563267579232288" xil_pn:start_ts="1579689211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579689211" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5808581169461648996" xil_pn:start_ts="1579689211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579689211" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1579689211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579689211" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1986247893133548322" xil_pn:start_ts="1579689211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579689211" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252417716204" xil_pn:start_ts="1579689211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579689211" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1623295905083437202" xil_pn:start_ts="1579689211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580757404" xil_pn:in_ck="-5997447975125446383" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5563606927607347381" xil_pn:start_ts="1580757396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="UART_Tappo.lso"/>
      <outfile xil_pn:name="UART_Tappo.ngc"/>
      <outfile xil_pn:name="UART_Tappo.ngr"/>
      <outfile xil_pn:name="UART_Tappo.prj"/>
      <outfile xil_pn:name="UART_Tappo.stx"/>
      <outfile xil_pn:name="UART_Tappo.syr"/>
      <outfile xil_pn:name="UART_Tappo.xst"/>
      <outfile xil_pn:name="UART_Tappo_tb_beh.prj"/>
      <outfile xil_pn:name="UART_Tappo_tb_stx_beh.prj"/>
      <outfile xil_pn:name="UART_Tappo_vhdl.prj"/>
      <outfile xil_pn:name="UART_Tappo_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1579689489" xil_pn:in_ck="-7926730541359275042" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8605379614955636909" xil_pn:start_ts="1579689489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1580754395" xil_pn:in_ck="7560540640604548515" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3009435188321171695" xil_pn:start_ts="1580754390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="UART_Tappo.bld"/>
      <outfile xil_pn:name="UART_Tappo.ngd"/>
      <outfile xil_pn:name="UART_Tappo_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580754399" xil_pn:in_ck="7560540640604548516" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="4434801857544382025" xil_pn:start_ts="1580754395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UART_Tappo.pcf"/>
      <outfile xil_pn:name="UART_Tappo_map.map"/>
      <outfile xil_pn:name="UART_Tappo_map.mrp"/>
      <outfile xil_pn:name="UART_Tappo_map.ncd"/>
      <outfile xil_pn:name="UART_Tappo_map.ngm"/>
      <outfile xil_pn:name="UART_Tappo_map.xrpt"/>
      <outfile xil_pn:name="UART_Tappo_summary.xml"/>
      <outfile xil_pn:name="UART_Tappo_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580754411" xil_pn:in_ck="-2060674717374845251" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1580754399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="UART_Tappo.ncd"/>
      <outfile xil_pn:name="UART_Tappo.pad"/>
      <outfile xil_pn:name="UART_Tappo.par"/>
      <outfile xil_pn:name="UART_Tappo.ptwx"/>
      <outfile xil_pn:name="UART_Tappo.unroutes"/>
      <outfile xil_pn:name="UART_Tappo.xpi"/>
      <outfile xil_pn:name="UART_Tappo_pad.csv"/>
      <outfile xil_pn:name="UART_Tappo_pad.txt"/>
      <outfile xil_pn:name="UART_Tappo_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580754416" xil_pn:in_ck="-5032914368036692798" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1580754411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UART_Tappo.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="uart_tappo.bgn"/>
      <outfile xil_pn:name="uart_tappo.bit"/>
      <outfile xil_pn:name="uart_tappo.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1580754419" xil_pn:in_ck="3516361618318377772" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1580754416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1580754411" xil_pn:in_ck="7560540640604548384" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1580754408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="UART_Tappo.twr"/>
      <outfile xil_pn:name="UART_Tappo.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
