{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537487326639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537487326647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 20 18:48:46 2018 " "Processing started: Thu Sep 20 18:48:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537487326647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537487326647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537487326647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537487327696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537487327696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "vhdl2.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/vhdl2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537487347310 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "vhdl2.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/vhdl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537487347310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537487347310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-MAIN " "Found design unit 1: lab3-MAIN" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537487347318 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537487347318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537487347318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL/synthesis/PLL.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/PLL/synthesis/PLL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537487347326 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/synthesis/PLL.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/PLL/synthesis/PLL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537487347326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537487347326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll_0_dffpipe_l2c " "Found entity 1: PLL_altpll_0_dffpipe_l2c" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/PLL/synthesis/submodules/PLL_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537487347338 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_altpll_0_stdsync_sv6 " "Found entity 2: PLL_altpll_0_stdsync_sv6" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/PLL/synthesis/submodules/PLL_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537487347338 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_altpll_0_altpll_3742 " "Found entity 3: PLL_altpll_0_altpll_3742" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/PLL/synthesis/submodules/PLL_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537487347338 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_altpll_0 " "Found entity 4: PLL_altpll_0" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/PLL/synthesis/submodules/PLL_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537487347338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537487347338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537487347410 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESET lab3.vhd(17) " "VHDL Signal Declaration warning at lab3.vhd(17): used explicit default value for signal \"RESET\" because signal was never assigned a value" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1537487347414 "|Lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "lab3.vhd" "C1" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537487347414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:C2 " "Elaborating entity \"PLL\" for hierarchy \"PLL:C2\"" {  } { { "lab3.vhd" "C2" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537487347461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0 PLL:C2\|PLL_altpll_0:altpll_0 " "Elaborating entity \"PLL_altpll_0\" for hierarchy \"PLL:C2\|PLL_altpll_0:altpll_0\"" {  } { { "PLL/synthesis/PLL.vhd" "altpll_0" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/PLL/synthesis/PLL.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537487347465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_stdsync_sv6 PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_altpll_0_stdsync_sv6\" for hierarchy \"PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "stdsync2" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/PLL/synthesis/submodules/PLL_altpll_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537487347473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_dffpipe_l2c PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_altpll_0_dffpipe_l2c\" for hierarchy \"PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "dffpipe3" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/PLL/synthesis/submodules/PLL_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537487347477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_altpll_3742 PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_3742:sd1 " "Elaborating entity \"PLL_altpll_0_altpll_3742\" for hierarchy \"PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_3742:sd1\"" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "sd1" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/PLL/synthesis/submodules/PLL_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537487347481 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "lab3.vhd" "" { Text "C:/Users/WILL/Desktop/Lab3_Computer_Structure/Lab3/lab3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537487348657 "|lab3|VGA_G[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1537487348657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1537487348785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1537487349893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537487349893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537487350539 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537487350539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1537487350539 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1537487350539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537487350539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537487350695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 20 18:49:10 2018 " "Processing ended: Thu Sep 20 18:49:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537487350695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537487350695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537487350695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537487350695 ""}
