

================================================================
== Vivado HLS Report for 'QIO_accel_hw_int_s'
================================================================
* Date:           Wed Jan 27 11:20:28 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      310|      310| 3.100 us | 3.100 us |  310|  310|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Galois_LFSR_32_33_hw_fu_156  |Galois_LFSR_32_33_hw  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QIO_hw_loop1  |      128|      128|         2|          -|          -|    64|    no    |
        |- QIO_hw_loop2  |       50|       50|         5|          -|          -|    10|    no    |
        |- QIO_hw_loop3  |      128|      128|         2|          -|          -|    64|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     74|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      34|     99|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        -|      -|      93|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     127|    304|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+----+----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +---------------------------------+----------------------+---------+-------+----+----+-----+
    |grp_Galois_LFSR_32_33_hw_fu_156  |Galois_LFSR_32_33_hw  |        0|      0|  34|  99|    0|
    +---------------------------------+----------------------+---------+-------+----+----+-----+
    |Total                            |                      |        0|      0|  34|  99|    0|
    +---------------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |current_val_U  |QIO_accel_hw_int_bkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |new_val_U      |QIO_accel_hw_int_bkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        2|  0|   0|    0|   128|   64|     2|         4096|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_187_p2        |     +    |      0|  0|  13|           4|           1|
    |i_2_fu_199_p2        |     +    |      0|  0|  15|           7|           1|
    |i_fu_170_p2          |     +    |      0|  0|  15|           7|           1|
    |icmp_ln36_fu_164_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln41_fu_181_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln70_fu_193_p2  |   icmp   |      0|  0|  11|           7|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  74|          36|          23|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  53|         12|    1|         12|
    |current_val_address0  |  21|          4|    6|         24|
    |current_val_d0        |  15|          3|   32|         96|
    |i1_0_reg_134          |   9|          2|    4|          8|
    |i2_0_reg_145          |   9|          2|    7|         14|
    |i_0_reg_123           |   9|          2|    7|         14|
    |new_val_address0      |  15|          3|    6|         18|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 131|         28|   63|        186|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  11|   0|   11|          0|
    |i1_0_reg_134          |   4|   0|    4|          0|
    |i2_0_reg_145          |   7|   0|    7|          0|
    |i_0_reg_123           |   7|   0|    7|          0|
    |i_1_reg_247           |   4|   0|    4|          0|
    |i_2_reg_255           |   7|   0|    7|          0|
    |i_reg_213             |   7|   0|    7|          0|
    |new_val_load_reg_239  |  32|   0|   32|          0|
    |zext_ln37_reg_218     |   7|   0|   64|         57|
    |zext_ln71_reg_260     |   7|   0|   64|         57|
    +----------------------+----+----+-----+-----------+
    |Total                 |  93|   0|  207|        114|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | QIO_accel_hw<int> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | QIO_accel_hw<int> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | QIO_accel_hw<int> | return value |
|ap_done             | out |    1| ap_ctrl_hs | QIO_accel_hw<int> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | QIO_accel_hw<int> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | QIO_accel_hw<int> | return value |
|init_val_address0   | out |    6|  ap_memory |      init_val     |     array    |
|init_val_ce0        | out |    1|  ap_memory |      init_val     |     array    |
|init_val_q0         |  in |   32|  ap_memory |      init_val     |     array    |
|final_val_address0  | out |    6|  ap_memory |     final_val     |     array    |
|final_val_ce0       | out |    1|  ap_memory |     final_val     |     array    |
|final_val_we0       | out |    1|  ap_memory |     final_val     |     array    |
|final_val_d0        | out |   32|  ap_memory |     final_val     |     array    |
+--------------------+-----+-----+------------+-------------------+--------------+

