var searchData=
[
  ['clock_20source_20selection_0',['Clock source selection',['../group__systick__clksource.html',1,'']]],
  ['cm3_20defines_1',['CM3 Defines',['../group__CM3__defines.html',1,'']]],
  ['cm3_5fassert_2',['cm3_assert',['../group__debugging.html#gaac76fc08d5852b8bdcf33b5e6448355e',1,'assert.h']]],
  ['cm3_5fassert_5ffailed_3',['cm3_assert_failed',['../group__debugging.html#ga9c0fa84fe9c0e99ad57a3d079ba41ddc',1,'cm3_assert_failed(void):&#160;assert.c'],['../group__debugging.html#ga9c0fa84fe9c0e99ad57a3d079ba41ddc',1,'cm3_assert_failed(void):&#160;assert.c']]],
  ['cm3_5fassert_5ffailed_5fverbose_4',['cm3_assert_failed_verbose',['../group__debugging.html#ga93d8d0dfa33f2bc46e3fa201813ef3bc',1,'cm3_assert_failed_verbose(const char *file, int line, const char *func, const char *assert_expr):&#160;assert.c'],['../group__debugging.html#ga93d8d0dfa33f2bc46e3fa201813ef3bc',1,'cm3_assert_failed_verbose(const char *file, int line, const char *func, const char *assert_expr):&#160;assert.c']]],
  ['cm3_5fassert_5fnot_5freached_5',['cm3_assert_not_reached',['../group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076',1,'assert.h']]],
  ['cm3_5flikely_6',['CM3_LIKELY',['../group__debugging.html#ga2b90b6f44540e6e706864903ddc35926',1,'assert.h']]],
  ['cm_5fatomic_5fblock_7',['CM_ATOMIC_BLOCK',['../group__CM3__cortex__atomic__defines.html#ga6904952be4c789ef4957c8c9bce83fc6',1,'cortex.h']]],
  ['cm_5fatomic_5fcontext_8',['CM_ATOMIC_CONTEXT',['../group__CM3__cortex__atomic__defines.html#gabd996a426e72e63e0d4d100d3dd6ff87',1,'cortex.h']]],
  ['cm_5fdisable_5ffaults_9',['cm_disable_faults',['../group__CM3__cortex__defines.html#ga0c65e90023b9244419cdb60b209c78f3',1,'cortex.h']]],
  ['cm_5fdisable_5finterrupts_10',['cm_disable_interrupts',['../group__CM3__cortex__defines.html#ga30836716e88c3eccaf6c5fb872493450',1,'cortex.h']]],
  ['cm_5fenable_5ffaults_11',['cm_enable_faults',['../group__CM3__cortex__defines.html#ga257d0ea270a0854aecb4856ab70f9c14',1,'cortex.h']]],
  ['cm_5fenable_5finterrupts_12',['cm_enable_interrupts',['../group__CM3__cortex__defines.html#ga06a8f1e988ceacd262f4fbd14633b481',1,'cortex.h']]],
  ['cm_5fis_5fmasked_5ffaults_13',['cm_is_masked_faults',['../group__CM3__cortex__defines.html#gab3105858d73c77436822df3e9f4a0de6',1,'cortex.h']]],
  ['cm_5fis_5fmasked_5finterrupts_14',['cm_is_masked_interrupts',['../group__CM3__cortex__defines.html#gacf65bc8e51a84d537167765189984f91',1,'cortex.h']]],
  ['cm_5fmask_5ffaults_15',['cm_mask_faults',['../group__CM3__cortex__defines.html#gaf0b2e04fd9377b5e0272edc3e19ba880',1,'cortex.h']]],
  ['cm_5fmask_5finterrupts_16',['cm_mask_interrupts',['../group__CM3__cortex__defines.html#gaf18d826285fad19472b328742eae6c6b',1,'cortex.h']]],
  ['cmu_5fisr_17',['cmu_isr',['../group__CM3__nvic__isrprototypes__EFM32G.html#gaacb0ab6a093f4fb4653c99037f3c9d3d',1,'cmu_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__EFM32G.html#gaacb0ab6a093f4fb4653c99037f3c9d3d',1,'cmu_isr(void):&#160;vector_nvic.c']]],
  ['common_2eh_18',['common.h',['../common_8h.html',1,'']]],
  ['coresight_20registers_19',['Coresight Registers',['../group__coresight__registers.html',1,'']]],
  ['coresight_5flar_5fkey_20',['CORESIGHT_LAR_KEY',['../group__coresight__registers.html#ga0830cdb2e10135b2e1679c5b55729aa8',1,'memorymap.h']]],
  ['coresight_5flar_5foffset_21',['CORESIGHT_LAR_OFFSET',['../group__coresight__registers.html#gabc2ff8da3e1521a40c54c8dfa3106713',1,'memorymap.h']]],
  ['coresight_5flsr_5foffset_22',['CORESIGHT_LSR_OFFSET',['../group__coresight__registers.html#ga643b6870c6ad55102dc37458a589b423',1,'memorymap.h']]],
  ['coresight_5flsr_5fsli_23',['CORESIGHT_LSR_SLI',['../group__coresight__registers.html#gac464e3871ebc8b9074e5e65a28e701ad',1,'memorymap.h']]],
  ['coresight_5flsr_5fslk_24',['CORESIGHT_LSR_SLK',['../group__coresight__registers.html#gaad5eb903ad0c04944b5f4455f10fd301',1,'memorymap.h']]],
  ['cortex_20core_20atomic_20support_20defines_25',['Cortex Core Atomic support Defines',['../group__CM3__cortex__atomic__defines.html',1,'']]],
  ['cortex_20core_20defines_26',['Cortex Core Defines',['../group__CM3__cortex__defines.html',1,'']]],
  ['cortex_20core_20peripheral_20apis_27',['Cortex Core Peripheral APIs',['../group__CM3__files.html',1,'']]],
  ['cortex_20m0_2fm3_2fm4_20system_20interrupts_28',['Cortex M0/M3/M4 System Interrupts',['../group__nvic__sysint.html',1,'']]],
  ['cortex_2dm_20data_20watch_20and_20trace_20unit_2e_29',['Cortex-M Data Watch and Trace unit.',['../group__cm__dwt.html',1,'']]],
  ['cortex_2dm_20flash_20patch_20and_20breakpoint_20_28fpb_29_20unit_30',['Cortex-M Flash Patch and Breakpoint (FPB) unit',['../group__cm__fpb.html',1,'']]],
  ['cortex_2dm_20instrumentation_20trace_20macrocell_20_28itm_29_31',['Cortex-M Instrumentation Trace Macrocell (ITM)',['../group__cm__itm.html',1,'']]],
  ['cortex_2dm_20mpu_20defines_32',['Cortex-M MPU Defines',['../group__CM3__mpu__defines.html',1,'']]],
  ['cortex_2dm_20nvic_20defines_33',['Cortex-M NVIC Defines',['../group__CM3__nvic__defines.html',1,'']]],
  ['cortex_2dm_20system_20control_20block_34',['Cortex-M System Control Block',['../group__cm__scb.html',1,'']]],
  ['cortex_2dm_20system_20control_20space_35',['Cortex-M System Control Space',['../group__cm__scs.html',1,'']]],
  ['cortex_2dm_20systick_20defines_36',['Cortex-M SysTick Defines',['../group__CM3__systick__defines.html',1,'']]],
  ['cortex_2dm_20trace_20port_20interface_20unit_20_28tpiu_29_37',['Cortex-M Trace Port Interface Unit (TPIU)',['../group__cm__tpiu.html',1,'']]],
  ['cortex_2eh_38',['cortex.h',['../cortex_8h.html',1,'']]],
  ['nvic_2eh_39',['nvic.h',['../cm3_2nvic_8h.html',1,'']]]
];
