cocci_test_suite() {
	struct intel_sdvo_encode cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 927 */;
	struct drm_display_mode cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 884 */;
	const struct intel_sdvo_dtd *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 882 */;
	struct intel_sdvo_dtd *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 826 */;
	struct intel_sdvo_preferred_input_timing_args cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 788 */;
	struct intel_sdvo {
		struct intel_encoder base;
		struct i2c_adapter *i2c;
		u8 slave_addr;
		struct i2c_adapter ddc;
		i915_reg_t sdvo_reg;
		u16 controlled_output;
		struct intel_sdvo_caps caps;
		int pixel_clock_min,pixel_clock_max;
		u16 attached_output;
		u16 hotplug_active;
		enum port port;
		bool has_hdmi_monitor;
		bool has_hdmi_audio;
		u8 ddc_bus;
		u8 dtd_sdvo_flags;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 78 */;
	struct intel_sdvo_pixel_clock_range cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 724 */;
	int *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 721 */;
	u16 *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 689 */;
	struct intel_sdvo_get_trained_inputs_response cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 668 */;
	bool *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 666 */;
	struct intel_sdvo_set_target_input_args cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 654 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 627 */;
	bool cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 626 */;
	struct intel_sdvo *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 626 */;
	struct i2c_msg *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 466 */;
	u8 *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 465 */;
	const void *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 462 */;
	int cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 462 */;
	const char *constcocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 443 */[];
	char cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 418 */[BUF_LEN];
	const char *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 415 */;
	i915_reg_t cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 3239 */;
	enum port cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 3230 */;
	const struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 3229 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 3229 */;
	struct pci_dev *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 3216 */;
	const struct i2c_lock_operations cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 3206 */;
	const struct i2c_algorithm cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 3180 */;
	struct i2c_adapter *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 3174 */;
	union {
		struct intel_sdvo_enhancements_reply reply;
		u16 response;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 3139 */;
	struct intel_sdvo_enhancements_reply cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 3123 */;
	unsigned char cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2915 */[2];
	const struct {
		u8 cmd;
		const char *name;
	}__attribute__((packed)) cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 280 */[];
	struct intel_connector *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2782 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2780 */;
	struct intel_sdvo_connector *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2648 */;
	struct sdvo_device_mapping *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2583 */;
	struct i2c_msg cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 254 */[];
	unsigned int cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2476 */;
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2468 */;
	const struct drm_connector_helper_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2454 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2444 */;
	struct intel_sdvo_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2436 */;
	struct drm_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2432 */;
	struct drm_atomic_state *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2430 */;
	const struct drm_connector_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2417 */;
	u64 cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2325 */;
	const struct intel_sdvo_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2269 */;
	void *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2269 */;
	u64 *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2266 */;
	struct drm_property *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2265 */;
	struct intel_sdvo_sdtv_resolution_request cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2180 */;
	const struct drm_display_mode cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2116 */[];
	bool cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 203 */(struct intel_sdvo *intel_sdvo,
									 struct intel_sdvo_connector *intel_sdvo_connector);
	enum drm_connector_status cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2027 */;
	struct edid *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 2017 */;
	bool cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 199 */(struct intel_sdvo *intel_sdvo,
									 struct intel_sdvo_connector *intel_sdvo_connector,
									 int type);
	bool cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 197 */(struct intel_sdvo *intel_sdvo,
									 u16 flags);
	struct intel_sdvo_connector_state cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 195 */;
	enum intel_hotplug_state cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1924 */;
	struct intel_sdvo_connector cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 191 */;
	struct intel_sdvo_caps *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1857 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 183 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1822 */;
	struct intel_sdvo cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 180 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1785 */;
	u32 cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1727 */;
	struct intel_crtc *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1726 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1724 */;
	const struct drm_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1722 */;
	const struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1721 */;
	struct intel_encoder *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1720 */;
	struct intel_sdvo_connector_state {
		struct intel_digital_connector_state base;
		struct {
			unsigned overscan_h,overscan_v,hpos,vpos,sharpness;
			unsigned flicker_filter,flicker_filter_2d,flicker_filter_adaptive;
			unsigned chroma_filter,luma_filter,dot_crawl;
		} tv;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 167 */;
	struct intel_sdvo_dtd cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1601 */;
	enum pipe *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1581 */;
	u16 cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1555 */;
	struct intel_sdvo_in_out_map cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1441 */;
	const struct intel_sdvo_connector *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1436 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1279 */;
	struct intel_sdvo_connector {
		struct intel_connector base;
		u16 output_flag;
		u8 tv_format_supported[TV_FORMAT_NUM];
		int format_supported_num;
		struct drm_property *tv_format;
		struct drm_property *left;
		struct drm_property *right;
		struct drm_property *top;
		struct drm_property *bottom;
		struct drm_property *hpos;
		struct drm_property *vpos;
		struct drm_property *contrast;
		struct drm_property *saturation;
		struct drm_property *hue;
		struct drm_property *sharpness;
		struct drm_property *flicker_filter;
		struct drm_property *flicker_filter_adaptive;
		struct drm_property *flicker_filter_2d;
		struct drm_property *tv_chroma_filter;
		struct drm_property *tv_luma_filter;
		struct drm_property *dot_crawl;
		struct drm_property *brightness;
		u32 max_hscan,max_vscan;
		bool is_hdmi;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 126 */;
	struct dpll *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1245 */;
	unsigned cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1244 */;
	struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1242 */;
	struct intel_sdvo_tv_format cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1179 */;
	ssize_t cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1147 */;
	union hdmi_infoframe *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1146 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1145 */[HDMI_INFOFRAME_SIZE(AVI)];
	const union hdmi_infoframe *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1123 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1089 */;
	struct hdmi_avi_infoframe *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1088 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1040 */[2];
	const u8 *cocci_id/* drivers/gpu/drm/i915/display/intel_sdvo.c 1000 */;
}
