// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _estimate_ISI_encode_HH_
#define _estimate_ISI_encode_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "estimate_ISI_encode_ISIquan_0_V.h"
#include "estimate_ISI_encode_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 11,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct estimate_ISI_encode : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    estimate_ISI_encode(sc_module_name name);
    SC_HAS_PROCESS(estimate_ISI_encode);

    ~estimate_ISI_encode();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    estimate_ISI_encode_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* estimate_ISI_encode_AXILiteS_s_axi_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_0_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_1_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_2_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_3_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_4_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_5_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_6_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_7_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<5> > inputs_0_address0;
    sc_signal< sc_logic > inputs_0_ce0;
    sc_signal< sc_lv<32> > inputs_0_q0;
    sc_signal< sc_lv<5> > inputs_1_address0;
    sc_signal< sc_logic > inputs_1_ce0;
    sc_signal< sc_lv<32> > inputs_1_q0;
    sc_signal< sc_lv<5> > inputs_2_address0;
    sc_signal< sc_logic > inputs_2_ce0;
    sc_signal< sc_lv<32> > inputs_2_q0;
    sc_signal< sc_lv<5> > inputs_3_address0;
    sc_signal< sc_logic > inputs_3_ce0;
    sc_signal< sc_lv<32> > inputs_3_q0;
    sc_signal< sc_lv<5> > rem_0_address0;
    sc_signal< sc_logic > rem_0_ce0;
    sc_signal< sc_logic > rem_0_we0;
    sc_signal< sc_lv<32> > rem_0_d0;
    sc_signal< sc_lv<32> > rem_0_q0;
    sc_signal< sc_lv<5> > rem_1_address0;
    sc_signal< sc_logic > rem_1_ce0;
    sc_signal< sc_logic > rem_1_we0;
    sc_signal< sc_lv<32> > rem_1_d0;
    sc_signal< sc_lv<32> > rem_1_q0;
    sc_signal< sc_lv<5> > rem_2_address0;
    sc_signal< sc_logic > rem_2_ce0;
    sc_signal< sc_logic > rem_2_we0;
    sc_signal< sc_lv<32> > rem_2_d0;
    sc_signal< sc_lv<32> > rem_2_q0;
    sc_signal< sc_lv<5> > rem_3_address0;
    sc_signal< sc_logic > rem_3_ce0;
    sc_signal< sc_logic > rem_3_we0;
    sc_signal< sc_lv<32> > rem_3_d0;
    sc_signal< sc_lv<32> > rem_3_q0;
    sc_signal< sc_lv<2> > output_0_address0;
    sc_signal< sc_logic > output_0_ce0;
    sc_signal< sc_logic > output_0_we0;
    sc_signal< sc_lv<32> > output_0_d0;
    sc_signal< sc_lv<2> > output_1_address0;
    sc_signal< sc_logic > output_1_ce0;
    sc_signal< sc_logic > output_1_we0;
    sc_signal< sc_lv<32> > output_1_d0;
    sc_signal< sc_lv<2> > output_2_address0;
    sc_signal< sc_logic > output_2_ce0;
    sc_signal< sc_logic > output_2_we0;
    sc_signal< sc_lv<32> > output_2_d0;
    sc_signal< sc_lv<2> > output_3_address0;
    sc_signal< sc_logic > output_3_ce0;
    sc_signal< sc_logic > output_3_we0;
    sc_signal< sc_lv<32> > output_3_d0;
    sc_signal< sc_lv<7> > j_0_0_reg_1396;
    sc_signal< sc_lv<7> > j_0_0_reg_1396_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln17_fu_1448_p2;
    sc_signal< sc_lv<1> > icmp_ln17_reg_2854;
    sc_signal< sc_lv<64> > zext_ln18_fu_1464_p1;
    sc_signal< sc_lv<64> > zext_ln18_reg_2858;
    sc_signal< sc_lv<1> > trunc_ln301_fu_1472_p1;
    sc_signal< sc_lv<1> > trunc_ln301_reg_2886;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > trunc_ln301_reg_2886_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_12_fu_1476_p3;
    sc_signal< sc_lv<1> > tmp_12_reg_2890;
    sc_signal< sc_lv<1> > tmp_12_reg_2890_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_9_reg_2894;
    sc_signal< sc_lv<19> > tmp_9_reg_2894_pp0_iter1_reg;
    sc_signal< sc_lv<5> > rem_0_addr_reg_2899;
    sc_signal< sc_lv<5> > rem_0_addr_reg_2899_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_10_reg_2904;
    sc_signal< sc_lv<1> > trunc_ln301_1_fu_1504_p1;
    sc_signal< sc_lv<1> > trunc_ln301_1_reg_2909;
    sc_signal< sc_lv<1> > trunc_ln301_1_reg_2909_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_16_fu_1508_p3;
    sc_signal< sc_lv<1> > tmp_16_reg_2913;
    sc_signal< sc_lv<1> > tmp_16_reg_2913_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_11_reg_2917;
    sc_signal< sc_lv<19> > tmp_11_reg_2917_pp0_iter1_reg;
    sc_signal< sc_lv<5> > rem_1_addr_reg_2922;
    sc_signal< sc_lv<5> > rem_1_addr_reg_2922_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_14_reg_2927;
    sc_signal< sc_lv<1> > trunc_ln301_2_fu_1536_p1;
    sc_signal< sc_lv<1> > trunc_ln301_2_reg_2932;
    sc_signal< sc_lv<1> > trunc_ln301_2_reg_2932_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_20_fu_1540_p3;
    sc_signal< sc_lv<1> > tmp_20_reg_2936;
    sc_signal< sc_lv<1> > tmp_20_reg_2936_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_15_reg_2940;
    sc_signal< sc_lv<19> > tmp_15_reg_2940_pp0_iter1_reg;
    sc_signal< sc_lv<5> > rem_2_addr_reg_2945;
    sc_signal< sc_lv<5> > rem_2_addr_reg_2945_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_18_reg_2950;
    sc_signal< sc_lv<1> > trunc_ln301_3_fu_1568_p1;
    sc_signal< sc_lv<1> > trunc_ln301_3_reg_2955;
    sc_signal< sc_lv<1> > trunc_ln301_3_reg_2955_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_24_fu_1572_p3;
    sc_signal< sc_lv<1> > tmp_24_reg_2959;
    sc_signal< sc_lv<1> > tmp_24_reg_2959_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_19_reg_2963;
    sc_signal< sc_lv<19> > tmp_19_reg_2963_pp0_iter1_reg;
    sc_signal< sc_lv<5> > rem_3_addr_reg_2968;
    sc_signal< sc_lv<5> > rem_3_addr_reg_2968_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_22_reg_2973;
    sc_signal< sc_lv<7> > add_ln17_fu_1600_p2;
    sc_signal< sc_lv<7> > add_ln17_reg_2978;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<12> > sub_ln731_fu_1651_p2;
    sc_signal< sc_lv<12> > sub_ln731_reg_2986;
    sc_signal< sc_lv<8> > sub_ln1193_fu_1689_p2;
    sc_signal< sc_lv<8> > sub_ln1193_reg_2991;
    sc_signal< sc_lv<14> > mul_ln1118_fu_1703_p2;
    sc_signal< sc_lv<14> > mul_ln1118_reg_2996;
    sc_signal< sc_lv<12> > sub_ln703_1_fu_1719_p2;
    sc_signal< sc_lv<12> > sub_ln703_1_reg_3001;
    sc_signal< sc_lv<12> > sub_ln731_1_fu_1776_p2;
    sc_signal< sc_lv<12> > sub_ln731_1_reg_3009;
    sc_signal< sc_lv<8> > sub_ln1193_1_fu_1814_p2;
    sc_signal< sc_lv<8> > sub_ln1193_1_reg_3014;
    sc_signal< sc_lv<14> > mul_ln1118_1_fu_1828_p2;
    sc_signal< sc_lv<14> > mul_ln1118_1_reg_3019;
    sc_signal< sc_lv<12> > sub_ln703_3_fu_1844_p2;
    sc_signal< sc_lv<12> > sub_ln703_3_reg_3024;
    sc_signal< sc_lv<1> > icmp_ln321_3_fu_1856_p2;
    sc_signal< sc_lv<1> > icmp_ln321_3_reg_3029;
    sc_signal< sc_lv<1> > icmp_ln321_4_fu_1868_p2;
    sc_signal< sc_lv<1> > icmp_ln321_4_reg_3033;
    sc_signal< sc_lv<10> > tmp_17_reg_3037;
    sc_signal< sc_lv<12> > sub_ln731_2_fu_1895_p2;
    sc_signal< sc_lv<12> > sub_ln731_2_reg_3042;
    sc_signal< sc_lv<7> > trunc_ln1333_6_reg_3047;
    sc_signal< sc_lv<7> > trunc_ln1333_2_reg_3054;
    sc_signal< sc_lv<1> > icmp_ln321_5_fu_1927_p2;
    sc_signal< sc_lv<1> > icmp_ln321_5_reg_3061;
    sc_signal< sc_lv<1> > icmp_ln321_6_fu_1939_p2;
    sc_signal< sc_lv<1> > icmp_ln321_6_reg_3065;
    sc_signal< sc_lv<10> > tmp_21_reg_3069;
    sc_signal< sc_lv<12> > sub_ln731_3_fu_1966_p2;
    sc_signal< sc_lv<12> > sub_ln731_3_reg_3074;
    sc_signal< sc_lv<7> > trunc_ln1333_7_reg_3079;
    sc_signal< sc_lv<7> > trunc_ln1333_3_reg_3086;
    sc_signal< sc_lv<1> > icmp_ln321_7_fu_1998_p2;
    sc_signal< sc_lv<1> > icmp_ln321_7_reg_3093;
    sc_signal< sc_lv<10> > tmp_1_reg_3097;
    sc_signal< sc_lv<10> > tmp_3_reg_3105;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_2282_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_2_reg_3110;
    sc_signal< sc_lv<12> > sub_ln703_5_fu_2297_p2;
    sc_signal< sc_lv<12> > sub_ln703_5_reg_3115;
    sc_signal< sc_lv<4> > grp_fu_1428_p4;
    sc_signal< sc_lv<4> > lshr_ln321_5_reg_3120;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_2359_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_3_reg_3125;
    sc_signal< sc_lv<12> > sub_ln703_7_fu_2374_p2;
    sc_signal< sc_lv<12> > sub_ln703_7_reg_3130;
    sc_signal< sc_lv<4> > grp_fu_1438_p4;
    sc_signal< sc_lv<4> > lshr_ln321_7_reg_3135;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<4> > ISIquan_0_V_address0;
    sc_signal< sc_logic > ISIquan_0_V_ce0;
    sc_signal< sc_logic > ISIquan_0_V_we0;
    sc_signal< sc_lv<4> > ISIquan_0_V_d0;
    sc_signal< sc_lv<4> > ISIquan_0_V_q0;
    sc_signal< sc_lv<4> > ISIquan_0_V_address1;
    sc_signal< sc_logic > ISIquan_0_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_0_V_q1;
    sc_signal< sc_lv<4> > ISIquan_1_V_address0;
    sc_signal< sc_logic > ISIquan_1_V_ce0;
    sc_signal< sc_logic > ISIquan_1_V_we0;
    sc_signal< sc_lv<4> > ISIquan_1_V_d0;
    sc_signal< sc_lv<4> > ISIquan_1_V_q0;
    sc_signal< sc_lv<4> > ISIquan_1_V_address1;
    sc_signal< sc_logic > ISIquan_1_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_1_V_q1;
    sc_signal< sc_lv<4> > ISIquan_2_V_address0;
    sc_signal< sc_logic > ISIquan_2_V_ce0;
    sc_signal< sc_logic > ISIquan_2_V_we0;
    sc_signal< sc_lv<4> > ISIquan_2_V_d0;
    sc_signal< sc_lv<4> > ISIquan_2_V_q0;
    sc_signal< sc_lv<4> > ISIquan_2_V_address1;
    sc_signal< sc_logic > ISIquan_2_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_2_V_q1;
    sc_signal< sc_lv<4> > ISIquan_3_V_address0;
    sc_signal< sc_logic > ISIquan_3_V_ce0;
    sc_signal< sc_logic > ISIquan_3_V_we0;
    sc_signal< sc_lv<4> > ISIquan_3_V_d0;
    sc_signal< sc_lv<4> > ISIquan_3_V_q0;
    sc_signal< sc_lv<4> > ISIquan_3_V_address1;
    sc_signal< sc_logic > ISIquan_3_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_3_V_q1;
    sc_signal< sc_lv<4> > ISIquan_4_V_address0;
    sc_signal< sc_logic > ISIquan_4_V_ce0;
    sc_signal< sc_logic > ISIquan_4_V_we0;
    sc_signal< sc_lv<4> > ISIquan_4_V_d0;
    sc_signal< sc_lv<4> > ISIquan_4_V_q0;
    sc_signal< sc_lv<4> > ISIquan_4_V_address1;
    sc_signal< sc_logic > ISIquan_4_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_4_V_q1;
    sc_signal< sc_lv<4> > ISIquan_5_V_address0;
    sc_signal< sc_logic > ISIquan_5_V_ce0;
    sc_signal< sc_logic > ISIquan_5_V_we0;
    sc_signal< sc_lv<4> > ISIquan_5_V_d0;
    sc_signal< sc_lv<4> > ISIquan_5_V_q0;
    sc_signal< sc_lv<4> > ISIquan_5_V_address1;
    sc_signal< sc_logic > ISIquan_5_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_5_V_q1;
    sc_signal< sc_lv<4> > ISIquan_6_V_address0;
    sc_signal< sc_logic > ISIquan_6_V_ce0;
    sc_signal< sc_logic > ISIquan_6_V_we0;
    sc_signal< sc_lv<4> > ISIquan_6_V_d0;
    sc_signal< sc_lv<4> > ISIquan_6_V_q0;
    sc_signal< sc_lv<4> > ISIquan_6_V_address1;
    sc_signal< sc_logic > ISIquan_6_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_6_V_q1;
    sc_signal< sc_lv<4> > ISIquan_7_V_address0;
    sc_signal< sc_logic > ISIquan_7_V_ce0;
    sc_signal< sc_logic > ISIquan_7_V_we0;
    sc_signal< sc_lv<4> > ISIquan_7_V_d0;
    sc_signal< sc_lv<4> > ISIquan_7_V_q0;
    sc_signal< sc_lv<4> > ISIquan_7_V_address1;
    sc_signal< sc_logic > ISIquan_7_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_7_V_q1;
    sc_signal< sc_lv<7> > ap_phi_mux_j_0_0_phi_fu_1400_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln321_fu_1610_p1;
    sc_signal< sc_lv<64> > zext_ln321_2_fu_1735_p1;
    sc_signal< sc_lv<64> > zext_ln321_1_fu_2108_p1;
    sc_signal< sc_lv<64> > zext_ln321_3_fu_2220_p1;
    sc_signal< sc_lv<64> > zext_ln321_4_fu_2226_p1;
    sc_signal< sc_lv<64> > zext_ln321_6_fu_2303_p1;
    sc_signal< sc_lv<64> > zext_ln321_5_fu_2499_p1;
    sc_signal< sc_lv<64> > zext_ln321_7_fu_2597_p1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > icmp_ln321_fu_1616_p2;
    sc_signal< sc_lv<1> > icmp_ln321_1_fu_2114_p2;
    sc_signal< sc_lv<4> > ISI_q_V_fu_2094_p3;
    sc_signal< sc_lv<1> > icmp_ln321_2_fu_1741_p2;
    sc_signal< sc_lv<4> > ISI_q_V_1_fu_2210_p3;
    sc_signal< sc_lv<4> > ISI_q_V_2_fu_2489_p3;
    sc_signal< sc_lv<4> > ISI_q_V_3_fu_2587_p3;
    sc_signal< sc_lv<32> > or_ln50_6_fu_2602_p9;
    sc_signal< sc_lv<32> > or_ln50_6_4_fu_2686_p9;
    sc_signal< sc_lv<32> > or_ln50_6_8_fu_2770_p9;
    sc_signal< sc_lv<32> > or_ln50_6_1_fu_2623_p9;
    sc_signal< sc_lv<32> > or_ln50_6_5_fu_2707_p9;
    sc_signal< sc_lv<32> > or_ln50_6_9_fu_2791_p9;
    sc_signal< sc_lv<32> > or_ln50_6_2_fu_2644_p9;
    sc_signal< sc_lv<32> > or_ln50_6_6_fu_2728_p9;
    sc_signal< sc_lv<32> > or_ln50_6_s_fu_2812_p9;
    sc_signal< sc_lv<32> > or_ln50_6_3_fu_2665_p9;
    sc_signal< sc_lv<32> > or_ln50_6_7_fu_2749_p9;
    sc_signal< sc_lv<32> > or_ln50_6_10_fu_2833_p9;
    sc_signal< sc_lv<7> > grp_fu_1408_p1;
    sc_signal< sc_lv<7> > grp_fu_1418_p1;
    sc_signal< sc_lv<5> > lshr_ln_fu_1454_p4;
    sc_signal< sc_lv<4> > grp_fu_1408_p4;
    sc_signal< sc_lv<3> > trunc_ln321_fu_1606_p1;
    sc_signal< sc_lv<10> > tmp_s_fu_1622_p4;
    sc_signal< sc_lv<12> > and_ln731_1_fu_1640_p3;
    sc_signal< sc_lv<12> > trunc_ln731_fu_1647_p1;
    sc_signal< sc_lv<7> > trunc_ln1333_4_fu_1657_p4;
    sc_signal< sc_lv<7> > trunc_ln2_fu_1671_p4;
    sc_signal< sc_lv<8> > zext_ln703_fu_1681_p1;
    sc_signal< sc_lv<8> > zext_ln703_1_fu_1685_p1;
    sc_signal< sc_lv<7> > mul_ln1118_fu_1703_p0;
    sc_signal< sc_lv<7> > mul_ln1118_fu_1703_p1;
    sc_signal< sc_lv<12> > and_ln_fu_1632_p3;
    sc_signal< sc_lv<12> > zext_ln1333_fu_1709_p1;
    sc_signal< sc_lv<12> > sub_ln703_fu_1713_p2;
    sc_signal< sc_lv<12> > zext_ln1333_4_fu_1667_p1;
    sc_signal< sc_lv<3> > trunc_ln17_fu_1725_p1;
    sc_signal< sc_lv<4> > grp_fu_1418_p4;
    sc_signal< sc_lv<3> > or_ln321_fu_1729_p2;
    sc_signal< sc_lv<10> > tmp_13_fu_1747_p4;
    sc_signal< sc_lv<12> > and_ln731_3_fu_1765_p3;
    sc_signal< sc_lv<12> > trunc_ln731_1_fu_1772_p1;
    sc_signal< sc_lv<7> > trunc_ln1333_5_fu_1782_p4;
    sc_signal< sc_lv<7> > trunc_ln1333_1_fu_1796_p4;
    sc_signal< sc_lv<8> > zext_ln703_2_fu_1806_p1;
    sc_signal< sc_lv<8> > zext_ln703_3_fu_1810_p1;
    sc_signal< sc_lv<7> > mul_ln1118_1_fu_1828_p0;
    sc_signal< sc_lv<7> > mul_ln1118_1_fu_1828_p1;
    sc_signal< sc_lv<12> > and_ln731_2_fu_1757_p3;
    sc_signal< sc_lv<12> > zext_ln1333_1_fu_1834_p1;
    sc_signal< sc_lv<12> > sub_ln703_2_fu_1838_p2;
    sc_signal< sc_lv<12> > zext_ln1333_5_fu_1792_p1;
    sc_signal< sc_lv<3> > or_ln321_1_fu_1850_p2;
    sc_signal< sc_lv<3> > or_ln321_2_fu_1862_p2;
    sc_signal< sc_lv<12> > and_ln731_5_fu_1884_p3;
    sc_signal< sc_lv<12> > trunc_ln731_2_fu_1891_p1;
    sc_signal< sc_lv<3> > or_ln321_3_fu_1921_p2;
    sc_signal< sc_lv<3> > or_ln321_4_fu_1933_p2;
    sc_signal< sc_lv<12> > and_ln731_7_fu_1955_p3;
    sc_signal< sc_lv<12> > trunc_ln731_3_fu_1962_p1;
    sc_signal< sc_lv<3> > or_ln321_5_fu_1992_p2;
    sc_signal< sc_lv<10> > shl_ln1_fu_2009_p3;
    sc_signal< sc_lv<15> > sext_ln1494_fu_2016_p1;
    sc_signal< sc_lv<15> > zext_ln1494_fu_2020_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_2023_p2;
    sc_signal< sc_lv<12> > shl_ln731_fu_2004_p2;
    sc_signal< sc_lv<12> > select_ln1494_fu_2029_p3;
    sc_signal< sc_lv<1> > icmp_ln1495_fu_2046_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_fu_2052_p2;
    sc_signal< sc_lv<1> > xor_ln1495_fu_2068_p2;
    sc_signal< sc_lv<1> > and_ln1497_fu_2074_p2;
    sc_signal< sc_lv<1> > or_ln1495_fu_2088_p2;
    sc_signal< sc_lv<4> > select_ln1495_fu_2080_p3;
    sc_signal< sc_lv<4> > trunc_ln_i_fu_2058_p4;
    sc_signal< sc_lv<3> > trunc_ln321_1_fu_2104_p1;
    sc_signal< sc_lv<10> > shl_ln728_1_fu_2125_p3;
    sc_signal< sc_lv<15> > sext_ln1494_1_fu_2132_p1;
    sc_signal< sc_lv<15> > zext_ln1494_1_fu_2136_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_2139_p2;
    sc_signal< sc_lv<12> > shl_ln731_1_fu_2120_p2;
    sc_signal< sc_lv<12> > select_ln1494_1_fu_2145_p3;
    sc_signal< sc_lv<1> > icmp_ln1495_1_fu_2162_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_1_fu_2168_p2;
    sc_signal< sc_lv<1> > xor_ln1495_1_fu_2184_p2;
    sc_signal< sc_lv<1> > and_ln1497_1_fu_2190_p2;
    sc_signal< sc_lv<1> > or_ln1495_1_fu_2204_p2;
    sc_signal< sc_lv<4> > select_ln1495_2_fu_2196_p3;
    sc_signal< sc_lv<4> > trunc_ln_i3_fu_2174_p4;
    sc_signal< sc_lv<8> > zext_ln703_4_fu_2242_p1;
    sc_signal< sc_lv<8> > zext_ln703_5_fu_2245_p1;
    sc_signal< sc_lv<7> > mul_ln1118_2_fu_2260_p0;
    sc_signal< sc_lv<7> > mul_ln1118_2_fu_2260_p1;
    sc_signal< sc_lv<8> > sub_ln1193_2_fu_2248_p2;
    sc_signal< sc_lv<10> > shl_ln728_2_fu_2266_p3;
    sc_signal< sc_lv<14> > mul_ln1118_2_fu_2260_p2;
    sc_signal< sc_lv<15> > sext_ln1494_2_fu_2274_p1;
    sc_signal< sc_lv<15> > zext_ln1494_2_fu_2278_p1;
    sc_signal< sc_lv<12> > and_ln731_4_fu_2232_p3;
    sc_signal< sc_lv<12> > zext_ln1333_2_fu_2288_p1;
    sc_signal< sc_lv<12> > sub_ln703_4_fu_2291_p2;
    sc_signal< sc_lv<12> > zext_ln1333_6_fu_2239_p1;
    sc_signal< sc_lv<8> > zext_ln703_6_fu_2319_p1;
    sc_signal< sc_lv<8> > zext_ln703_7_fu_2322_p1;
    sc_signal< sc_lv<7> > mul_ln1118_3_fu_2337_p0;
    sc_signal< sc_lv<7> > mul_ln1118_3_fu_2337_p1;
    sc_signal< sc_lv<8> > sub_ln1193_3_fu_2325_p2;
    sc_signal< sc_lv<10> > shl_ln728_3_fu_2343_p3;
    sc_signal< sc_lv<14> > mul_ln1118_3_fu_2337_p2;
    sc_signal< sc_lv<15> > sext_ln1494_3_fu_2351_p1;
    sc_signal< sc_lv<15> > zext_ln1494_3_fu_2355_p1;
    sc_signal< sc_lv<12> > and_ln731_6_fu_2309_p3;
    sc_signal< sc_lv<12> > zext_ln1333_3_fu_2365_p1;
    sc_signal< sc_lv<12> > sub_ln703_6_fu_2368_p2;
    sc_signal< sc_lv<12> > zext_ln1333_7_fu_2316_p1;
    sc_signal< sc_lv<30> > tmp_2_fu_2380_p4;
    sc_signal< sc_lv<30> > tmp_4_fu_2393_p4;
    sc_signal< sc_lv<12> > shl_ln731_2_fu_2406_p2;
    sc_signal< sc_lv<12> > select_ln1494_2_fu_2411_p3;
    sc_signal< sc_lv<10> > tmp_5_fu_2417_p4;
    sc_signal< sc_lv<30> > tmp_6_fu_2427_p4;
    sc_signal< sc_lv<1> > icmp_ln1495_2_fu_2441_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_2_fu_2447_p2;
    sc_signal< sc_lv<1> > xor_ln1495_2_fu_2463_p2;
    sc_signal< sc_lv<1> > and_ln1497_2_fu_2469_p2;
    sc_signal< sc_lv<1> > or_ln1495_2_fu_2483_p2;
    sc_signal< sc_lv<4> > select_ln1495_4_fu_2475_p3;
    sc_signal< sc_lv<4> > trunc_ln_i1_fu_2453_p4;
    sc_signal< sc_lv<12> > shl_ln731_3_fu_2504_p2;
    sc_signal< sc_lv<12> > select_ln1494_3_fu_2509_p3;
    sc_signal< sc_lv<10> > tmp_7_fu_2515_p4;
    sc_signal< sc_lv<30> > tmp_8_fu_2525_p4;
    sc_signal< sc_lv<1> > icmp_ln1495_3_fu_2539_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_3_fu_2545_p2;
    sc_signal< sc_lv<1> > xor_ln1495_3_fu_2561_p2;
    sc_signal< sc_lv<1> > and_ln1497_3_fu_2567_p2;
    sc_signal< sc_lv<1> > or_ln1495_3_fu_2581_p2;
    sc_signal< sc_lv<4> > select_ln1495_6_fu_2573_p3;
    sc_signal< sc_lv<4> > trunc_ln_i2_fu_2551_p4;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > mul_ln1118_1_fu_1828_p00;
    sc_signal< sc_lv<14> > mul_ln1118_1_fu_1828_p10;
    sc_signal< sc_lv<14> > mul_ln1118_2_fu_2260_p00;
    sc_signal< sc_lv<14> > mul_ln1118_2_fu_2260_p10;
    sc_signal< sc_lv<14> > mul_ln1118_3_fu_2337_p00;
    sc_signal< sc_lv<14> > mul_ln1118_3_fu_2337_p10;
    sc_signal< sc_lv<14> > mul_ln1118_fu_1703_p00;
    sc_signal< sc_lv<14> > mul_ln1118_fu_1703_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<10> ap_ST_fsm_state11;
    static const sc_lv<10> ap_ST_fsm_state12;
    static const sc_lv<10> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<12> ap_const_lv12_2;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<12> ap_const_lv12_28;
    static const sc_lv<12> ap_const_lv12_190;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ISI_q_V_1_fu_2210_p3();
    void thread_ISI_q_V_2_fu_2489_p3();
    void thread_ISI_q_V_3_fu_2587_p3();
    void thread_ISI_q_V_fu_2094_p3();
    void thread_ISIquan_0_V_address0();
    void thread_ISIquan_0_V_address1();
    void thread_ISIquan_0_V_ce0();
    void thread_ISIquan_0_V_ce1();
    void thread_ISIquan_0_V_d0();
    void thread_ISIquan_0_V_we0();
    void thread_ISIquan_1_V_address0();
    void thread_ISIquan_1_V_address1();
    void thread_ISIquan_1_V_ce0();
    void thread_ISIquan_1_V_ce1();
    void thread_ISIquan_1_V_d0();
    void thread_ISIquan_1_V_we0();
    void thread_ISIquan_2_V_address0();
    void thread_ISIquan_2_V_address1();
    void thread_ISIquan_2_V_ce0();
    void thread_ISIquan_2_V_ce1();
    void thread_ISIquan_2_V_d0();
    void thread_ISIquan_2_V_we0();
    void thread_ISIquan_3_V_address0();
    void thread_ISIquan_3_V_address1();
    void thread_ISIquan_3_V_ce0();
    void thread_ISIquan_3_V_ce1();
    void thread_ISIquan_3_V_d0();
    void thread_ISIquan_3_V_we0();
    void thread_ISIquan_4_V_address0();
    void thread_ISIquan_4_V_address1();
    void thread_ISIquan_4_V_ce0();
    void thread_ISIquan_4_V_ce1();
    void thread_ISIquan_4_V_d0();
    void thread_ISIquan_4_V_we0();
    void thread_ISIquan_5_V_address0();
    void thread_ISIquan_5_V_address1();
    void thread_ISIquan_5_V_ce0();
    void thread_ISIquan_5_V_ce1();
    void thread_ISIquan_5_V_d0();
    void thread_ISIquan_5_V_we0();
    void thread_ISIquan_6_V_address0();
    void thread_ISIquan_6_V_address1();
    void thread_ISIquan_6_V_ce0();
    void thread_ISIquan_6_V_ce1();
    void thread_ISIquan_6_V_d0();
    void thread_ISIquan_6_V_we0();
    void thread_ISIquan_7_V_address0();
    void thread_ISIquan_7_V_address1();
    void thread_ISIquan_7_V_ce0();
    void thread_ISIquan_7_V_ce1();
    void thread_ISIquan_7_V_d0();
    void thread_ISIquan_7_V_we0();
    void thread_add_ln17_fu_1600_p2();
    void thread_and_ln1497_1_fu_2190_p2();
    void thread_and_ln1497_2_fu_2469_p2();
    void thread_and_ln1497_3_fu_2567_p2();
    void thread_and_ln1497_fu_2074_p2();
    void thread_and_ln731_1_fu_1640_p3();
    void thread_and_ln731_2_fu_1757_p3();
    void thread_and_ln731_3_fu_1765_p3();
    void thread_and_ln731_4_fu_2232_p3();
    void thread_and_ln731_5_fu_1884_p3();
    void thread_and_ln731_6_fu_2309_p3();
    void thread_and_ln731_7_fu_1955_p3();
    void thread_and_ln_fu_1632_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_j_0_0_phi_fu_1400_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_grp_fu_1408_p1();
    void thread_grp_fu_1408_p4();
    void thread_grp_fu_1418_p1();
    void thread_grp_fu_1418_p4();
    void thread_grp_fu_1428_p4();
    void thread_grp_fu_1438_p4();
    void thread_icmp_ln1494_1_fu_2139_p2();
    void thread_icmp_ln1494_2_fu_2282_p2();
    void thread_icmp_ln1494_3_fu_2359_p2();
    void thread_icmp_ln1494_fu_2023_p2();
    void thread_icmp_ln1495_1_fu_2162_p2();
    void thread_icmp_ln1495_2_fu_2441_p2();
    void thread_icmp_ln1495_3_fu_2539_p2();
    void thread_icmp_ln1495_fu_2046_p2();
    void thread_icmp_ln1497_1_fu_2168_p2();
    void thread_icmp_ln1497_2_fu_2447_p2();
    void thread_icmp_ln1497_3_fu_2545_p2();
    void thread_icmp_ln1497_fu_2052_p2();
    void thread_icmp_ln17_fu_1448_p2();
    void thread_icmp_ln321_1_fu_2114_p2();
    void thread_icmp_ln321_2_fu_1741_p2();
    void thread_icmp_ln321_3_fu_1856_p2();
    void thread_icmp_ln321_4_fu_1868_p2();
    void thread_icmp_ln321_5_fu_1927_p2();
    void thread_icmp_ln321_6_fu_1939_p2();
    void thread_icmp_ln321_7_fu_1998_p2();
    void thread_icmp_ln321_fu_1616_p2();
    void thread_inputs_0_address0();
    void thread_inputs_0_ce0();
    void thread_inputs_1_address0();
    void thread_inputs_1_ce0();
    void thread_inputs_2_address0();
    void thread_inputs_2_ce0();
    void thread_inputs_3_address0();
    void thread_inputs_3_ce0();
    void thread_lshr_ln_fu_1454_p4();
    void thread_mul_ln1118_1_fu_1828_p0();
    void thread_mul_ln1118_1_fu_1828_p00();
    void thread_mul_ln1118_1_fu_1828_p1();
    void thread_mul_ln1118_1_fu_1828_p10();
    void thread_mul_ln1118_1_fu_1828_p2();
    void thread_mul_ln1118_2_fu_2260_p0();
    void thread_mul_ln1118_2_fu_2260_p00();
    void thread_mul_ln1118_2_fu_2260_p1();
    void thread_mul_ln1118_2_fu_2260_p10();
    void thread_mul_ln1118_2_fu_2260_p2();
    void thread_mul_ln1118_3_fu_2337_p0();
    void thread_mul_ln1118_3_fu_2337_p00();
    void thread_mul_ln1118_3_fu_2337_p1();
    void thread_mul_ln1118_3_fu_2337_p10();
    void thread_mul_ln1118_3_fu_2337_p2();
    void thread_mul_ln1118_fu_1703_p0();
    void thread_mul_ln1118_fu_1703_p00();
    void thread_mul_ln1118_fu_1703_p1();
    void thread_mul_ln1118_fu_1703_p10();
    void thread_mul_ln1118_fu_1703_p2();
    void thread_or_ln1495_1_fu_2204_p2();
    void thread_or_ln1495_2_fu_2483_p2();
    void thread_or_ln1495_3_fu_2581_p2();
    void thread_or_ln1495_fu_2088_p2();
    void thread_or_ln321_1_fu_1850_p2();
    void thread_or_ln321_2_fu_1862_p2();
    void thread_or_ln321_3_fu_1921_p2();
    void thread_or_ln321_4_fu_1933_p2();
    void thread_or_ln321_5_fu_1992_p2();
    void thread_or_ln321_fu_1729_p2();
    void thread_or_ln50_6_10_fu_2833_p9();
    void thread_or_ln50_6_1_fu_2623_p9();
    void thread_or_ln50_6_2_fu_2644_p9();
    void thread_or_ln50_6_3_fu_2665_p9();
    void thread_or_ln50_6_4_fu_2686_p9();
    void thread_or_ln50_6_5_fu_2707_p9();
    void thread_or_ln50_6_6_fu_2728_p9();
    void thread_or_ln50_6_7_fu_2749_p9();
    void thread_or_ln50_6_8_fu_2770_p9();
    void thread_or_ln50_6_9_fu_2791_p9();
    void thread_or_ln50_6_fu_2602_p9();
    void thread_or_ln50_6_s_fu_2812_p9();
    void thread_output_0_address0();
    void thread_output_0_ce0();
    void thread_output_0_d0();
    void thread_output_0_we0();
    void thread_output_1_address0();
    void thread_output_1_ce0();
    void thread_output_1_d0();
    void thread_output_1_we0();
    void thread_output_2_address0();
    void thread_output_2_ce0();
    void thread_output_2_d0();
    void thread_output_2_we0();
    void thread_output_3_address0();
    void thread_output_3_ce0();
    void thread_output_3_d0();
    void thread_output_3_we0();
    void thread_rem_0_address0();
    void thread_rem_0_ce0();
    void thread_rem_0_d0();
    void thread_rem_0_we0();
    void thread_rem_1_address0();
    void thread_rem_1_ce0();
    void thread_rem_1_d0();
    void thread_rem_1_we0();
    void thread_rem_2_address0();
    void thread_rem_2_ce0();
    void thread_rem_2_d0();
    void thread_rem_2_we0();
    void thread_rem_3_address0();
    void thread_rem_3_ce0();
    void thread_rem_3_d0();
    void thread_rem_3_we0();
    void thread_select_ln1494_1_fu_2145_p3();
    void thread_select_ln1494_2_fu_2411_p3();
    void thread_select_ln1494_3_fu_2509_p3();
    void thread_select_ln1494_fu_2029_p3();
    void thread_select_ln1495_2_fu_2196_p3();
    void thread_select_ln1495_4_fu_2475_p3();
    void thread_select_ln1495_6_fu_2573_p3();
    void thread_select_ln1495_fu_2080_p3();
    void thread_sext_ln1494_1_fu_2132_p1();
    void thread_sext_ln1494_2_fu_2274_p1();
    void thread_sext_ln1494_3_fu_2351_p1();
    void thread_sext_ln1494_fu_2016_p1();
    void thread_shl_ln1_fu_2009_p3();
    void thread_shl_ln728_1_fu_2125_p3();
    void thread_shl_ln728_2_fu_2266_p3();
    void thread_shl_ln728_3_fu_2343_p3();
    void thread_shl_ln731_1_fu_2120_p2();
    void thread_shl_ln731_2_fu_2406_p2();
    void thread_shl_ln731_3_fu_2504_p2();
    void thread_shl_ln731_fu_2004_p2();
    void thread_sub_ln1193_1_fu_1814_p2();
    void thread_sub_ln1193_2_fu_2248_p2();
    void thread_sub_ln1193_3_fu_2325_p2();
    void thread_sub_ln1193_fu_1689_p2();
    void thread_sub_ln703_1_fu_1719_p2();
    void thread_sub_ln703_2_fu_1838_p2();
    void thread_sub_ln703_3_fu_1844_p2();
    void thread_sub_ln703_4_fu_2291_p2();
    void thread_sub_ln703_5_fu_2297_p2();
    void thread_sub_ln703_6_fu_2368_p2();
    void thread_sub_ln703_7_fu_2374_p2();
    void thread_sub_ln703_fu_1713_p2();
    void thread_sub_ln731_1_fu_1776_p2();
    void thread_sub_ln731_2_fu_1895_p2();
    void thread_sub_ln731_3_fu_1966_p2();
    void thread_sub_ln731_fu_1651_p2();
    void thread_tmp_12_fu_1476_p3();
    void thread_tmp_13_fu_1747_p4();
    void thread_tmp_16_fu_1508_p3();
    void thread_tmp_20_fu_1540_p3();
    void thread_tmp_24_fu_1572_p3();
    void thread_tmp_2_fu_2380_p4();
    void thread_tmp_4_fu_2393_p4();
    void thread_tmp_5_fu_2417_p4();
    void thread_tmp_6_fu_2427_p4();
    void thread_tmp_7_fu_2515_p4();
    void thread_tmp_8_fu_2525_p4();
    void thread_tmp_s_fu_1622_p4();
    void thread_trunc_ln1333_1_fu_1796_p4();
    void thread_trunc_ln1333_4_fu_1657_p4();
    void thread_trunc_ln1333_5_fu_1782_p4();
    void thread_trunc_ln17_fu_1725_p1();
    void thread_trunc_ln2_fu_1671_p4();
    void thread_trunc_ln301_1_fu_1504_p1();
    void thread_trunc_ln301_2_fu_1536_p1();
    void thread_trunc_ln301_3_fu_1568_p1();
    void thread_trunc_ln301_fu_1472_p1();
    void thread_trunc_ln321_1_fu_2104_p1();
    void thread_trunc_ln321_fu_1606_p1();
    void thread_trunc_ln731_1_fu_1772_p1();
    void thread_trunc_ln731_2_fu_1891_p1();
    void thread_trunc_ln731_3_fu_1962_p1();
    void thread_trunc_ln731_fu_1647_p1();
    void thread_trunc_ln_i1_fu_2453_p4();
    void thread_trunc_ln_i2_fu_2551_p4();
    void thread_trunc_ln_i3_fu_2174_p4();
    void thread_trunc_ln_i_fu_2058_p4();
    void thread_xor_ln1495_1_fu_2184_p2();
    void thread_xor_ln1495_2_fu_2463_p2();
    void thread_xor_ln1495_3_fu_2561_p2();
    void thread_xor_ln1495_fu_2068_p2();
    void thread_zext_ln1333_1_fu_1834_p1();
    void thread_zext_ln1333_2_fu_2288_p1();
    void thread_zext_ln1333_3_fu_2365_p1();
    void thread_zext_ln1333_4_fu_1667_p1();
    void thread_zext_ln1333_5_fu_1792_p1();
    void thread_zext_ln1333_6_fu_2239_p1();
    void thread_zext_ln1333_7_fu_2316_p1();
    void thread_zext_ln1333_fu_1709_p1();
    void thread_zext_ln1494_1_fu_2136_p1();
    void thread_zext_ln1494_2_fu_2278_p1();
    void thread_zext_ln1494_3_fu_2355_p1();
    void thread_zext_ln1494_fu_2020_p1();
    void thread_zext_ln18_fu_1464_p1();
    void thread_zext_ln321_1_fu_2108_p1();
    void thread_zext_ln321_2_fu_1735_p1();
    void thread_zext_ln321_3_fu_2220_p1();
    void thread_zext_ln321_4_fu_2226_p1();
    void thread_zext_ln321_5_fu_2499_p1();
    void thread_zext_ln321_6_fu_2303_p1();
    void thread_zext_ln321_7_fu_2597_p1();
    void thread_zext_ln321_fu_1610_p1();
    void thread_zext_ln703_1_fu_1685_p1();
    void thread_zext_ln703_2_fu_1806_p1();
    void thread_zext_ln703_3_fu_1810_p1();
    void thread_zext_ln703_4_fu_2242_p1();
    void thread_zext_ln703_5_fu_2245_p1();
    void thread_zext_ln703_6_fu_2319_p1();
    void thread_zext_ln703_7_fu_2322_p1();
    void thread_zext_ln703_fu_1681_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
