DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
]
instances [
(Instance
name "dut"
duLibraryName "BCtr_lib"
duName "temp_acquire"
elements [
]
mwi 0
uid 41,0
)
(Instance
name "tester"
duLibraryName "BCtr_lib"
duName "temp_acquire_tester"
elements [
]
mwi 0
uid 115,0
)
(Instance
name "slave"
duLibraryName "BCtr_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"0010100\""
)
]
mwi 0
uid 389,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2016.1 (Build 8)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\temp_acquire_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\temp_acquire_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\temp_acquire_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\temp_acquire_tb"
)
(vvPair
variable "date"
value "02/ 7/2017"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "temp_acquire_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "02/ 7/2017"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "NORT-XPS14"
)
(vvPair
variable "graphical_source_time"
value "21:49:49"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "BCtr_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/BCtr_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/BCtr_lib/work"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "temp_acquire_tb"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\temp_acquire_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\temp_acquire_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "BCtr"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.6\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "21:49:49"
)
(vvPair
variable "unit"
value "temp_acquire_tb"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2016.1 (Build 8)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 248,0
optionalChildren [
*1 (SaComponent
uid 41,0
optionalChildren [
*2 (CptPort
uid 13,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,39625,7000,40375"
)
tg (CPTG
uid 15,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16,0
va (VaSet
font "arial,8,0"
)
xt "8000,39500,9300,40500"
st "rst"
blo "8000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 2,0
)
)
)
*3 (CptPort
uid 17,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,37625,25750,38375"
)
tg (CPTG
uid 19,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20,0
va (VaSet
font "arial,8,0"
)
xt "22600,37500,24000,38500"
st "scl"
ju 2
blo "24000,38300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 7
suid 3,0
)
)
)
*4 (CptPort
uid 21,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,39625,25750,40375"
)
tg (CPTG
uid 23,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24,0
va (VaSet
font "arial,8,0"
)
xt "22400,39500,24000,40500"
st "sda"
ju 2
blo "24000,40300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 8
suid 4,0
)
)
)
*5 (CptPort
uid 25,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,41625,25750,42375"
)
tg (CPTG
uid 27,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "18100,41500,24000,42500"
st "brd_num : (2:0)"
ju 2
blo "24000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "brd_num"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*6 (CptPort
uid 29,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,45625,25750,46375"
)
tg (CPTG
uid 31,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32,0
va (VaSet
font "arial,8,0"
)
xt "22600,45500,24000,46500"
st "rdy"
ju 2
blo "24000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rdy"
t "std_logic"
o 6
suid 7,0
)
)
)
*7 (CptPort
uid 33,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,41625,7000,42375"
)
tg (CPTG
uid 35,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36,0
va (VaSet
font "arial,8,0"
)
xt "8000,41500,9500,42500"
st "ack"
blo "8000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "ack"
t "std_logic"
o 1
suid 8,0
)
)
)
*8 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,46625,25750,47375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
font "arial,8,0"
)
xt "17300,46500,24000,47500"
st "rd_data_o : (31:0)"
ju 2
blo "24000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_data_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 10,0
)
)
)
*9 (CptPort
uid 930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,37625,7000,38375"
)
tg (CPTG
uid 932,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 933,0
va (VaSet
font "arial,8,0"
)
xt "8000,37500,9300,38500"
st "clk"
blo "8000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 11,0
)
)
)
]
shape (Rectangle
uid 42,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,36000,25000,56000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 43,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*10 (Text
uid 44,0
va (VaSet
font "arial,8,1"
)
xt "14200,45000,19100,46000"
st "BCtr_lib"
blo "14200,45800"
tm "BdLibraryNameMgr"
)
*11 (Text
uid 45,0
va (VaSet
font "arial,8,1"
)
xt "14200,46000,20000,47000"
st "temp_acquire"
blo "14200,46800"
tm "CptNameMgr"
)
*12 (Text
uid 46,0
va (VaSet
font "arial,8,1"
)
xt "14200,47000,15900,48000"
st "dut"
blo "14200,47800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 47,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 48,0
text (MLText
uid 49,0
va (VaSet
font "Courier New,8,0"
)
xt "-8000,42000,-8000,42000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 50,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,54250,8750,55750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*13 (Net
uid 51,0
decl (Decl
n "scl"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 52,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,37500,11800"
st "SIGNAL scl       : std_logic"
)
)
*14 (Net
uid 59,0
decl (Decl
n "sda"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 60,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,37500,12600"
st "SIGNAL sda       : std_logic"
)
)
*15 (Net
uid 67,0
decl (Decl
n "brd_num"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 68,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,47500,6200"
st "SIGNAL brd_num   : std_logic_vector(2 DOWNTO 0)"
)
)
*16 (Net
uid 75,0
decl (Decl
n "rdy"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 76,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,37500,10200"
st "SIGNAL rdy       : std_logic"
)
)
*17 (Net
uid 83,0
decl (Decl
n "rd_data_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 84,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,48000,8600"
st "SIGNAL rd_data_o : std_logic_vector(31 DOWNTO 0)"
)
)
*18 (Net
uid 91,0
decl (Decl
n "clk"
t "std_logic"
o 6
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,37500,7000"
st "SIGNAL clk       : std_logic"
)
)
*19 (Net
uid 99,0
decl (Decl
n "rst"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 100,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,37500,11000"
st "SIGNAL rst       : std_logic"
)
)
*20 (Net
uid 107,0
decl (Decl
n "ack"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 108,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,37500,5400"
st "SIGNAL ack       : std_logic"
)
)
*21 (Blk
uid 115,0
shape (Rectangle
uid 116,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,27000,56000,54000"
)
oxt "53000,12000,71000,32000"
ttg (MlTextGroup
uid 117,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*22 (Text
uid 118,0
va (VaSet
font "Arial,8,1"
)
xt "44550,35500,49450,36500"
st "BCtr_lib"
blo "44550,36300"
tm "BdLibraryNameMgr"
)
*23 (Text
uid 119,0
va (VaSet
font "Arial,8,1"
)
xt "44550,36500,52850,37500"
st "temp_acquire_tester"
blo "44550,37300"
tm "BlkNameMgr"
)
*24 (Text
uid 120,0
va (VaSet
font "Arial,8,1"
)
xt "44550,37500,47050,38500"
st "tester"
blo "44550,38300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 121,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 122,0
text (MLText
uid 123,0
va (VaSet
font "Courier New,8,0"
)
xt "44550,45500,44550,45500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 124,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,52250,39750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*25 (Grouping
uid 189,0
optionalChildren [
*26 (CommentText
uid 191,0
shape (Rectangle
uid 192,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,72000,78000,73000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 193,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,72000,69900,73000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 194,0
shape (Rectangle
uid 195,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,68000,82000,69000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 196,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,68000,81200,69000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 197,0
shape (Rectangle
uid 198,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,70000,78000,71000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 199,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,70000,71200,71000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 200,0
shape (Rectangle
uid 201,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,70000,61000,71000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 202,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,70000,59300,71000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 203,0
shape (Rectangle
uid 204,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,69000,98000,73000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 205,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,69200,87400,70200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 206,0
shape (Rectangle
uid 207,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,68000,98000,69000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 208,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,68000,84200,69000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 209,0
shape (Rectangle
uid 210,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,68000,78000,70000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 211,0
va (VaSet
fg "32768,0,0"
)
xt "64150,68500,70850,69500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 212,0
shape (Rectangle
uid 213,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,71000,61000,72000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 214,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,71000,59300,72000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 215,0
shape (Rectangle
uid 216,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,72000,61000,73000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 217,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,72000,59900,73000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 218,0
shape (Rectangle
uid 219,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,71000,78000,72000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 220,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,71000,73100,72000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 190,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "57000,68000,98000,73000"
)
oxt "14000,66000,55000,71000"
)
*36 (SaComponent
uid 389,0
optionalChildren [
*37 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,51625,66000,52375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "67000,51500,68300,52500"
st "clk"
blo "67000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
)
)
)
*38 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,45625,66000,46375"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "67000,45500,71700,46500"
st "rdata : (7:0)"
blo "67000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
)
)
)
*39 (CptPort
uid 361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,52625,66000,53375"
)
tg (CPTG
uid 363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
)
xt "67000,52500,68300,53500"
st "rst"
blo "67000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
)
)
)
*40 (CptPort
uid 365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,49625,66000,50375"
)
tg (CPTG
uid 367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 368,0
va (VaSet
)
xt "67000,49500,68400,50500"
st "scl"
blo "67000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 4
)
)
)
*41 (CptPort
uid 369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 370,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,44625,66000,45375"
)
tg (CPTG
uid 371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 372,0
va (VaSet
)
xt "67000,44500,68600,45500"
st "WE"
blo "67000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE"
t "std_logic"
o 6
)
)
)
*42 (CptPort
uid 373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,43625,66000,44375"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 376,0
va (VaSet
)
xt "67000,43500,68900,44500"
st "start"
blo "67000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_ulogic"
o 7
)
)
)
*43 (CptPort
uid 377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 378,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,42625,66000,43375"
)
tg (CPTG
uid 379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 380,0
va (VaSet
)
xt "67000,42500,71900,43500"
st "wdata : (7:0)"
blo "67000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 9
)
)
)
*44 (CptPort
uid 381,0
ps "OnEdgeStrategy"
shape (Diamond
uid 382,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,41625,66000,42375"
)
tg (CPTG
uid 383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 384,0
va (VaSet
)
xt "67000,41500,68500,42500"
st "RE"
blo "67000,42300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RE"
t "std_logic"
o 11
)
)
)
*45 (CptPort
uid 385,0
ps "OnEdgeStrategy"
shape (Diamond
uid 386,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,50625,66000,51375"
)
tg (CPTG
uid 387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 388,0
va (VaSet
)
xt "67000,50500,68600,51500"
st "sda"
blo "67000,51300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 12
)
)
)
*46 (CptPort
uid 829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,46625,66000,47375"
)
tg (CPTG
uid 831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 832,0
va (VaSet
)
xt "67000,46500,68200,47500"
st "en"
blo "67000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
o 5
)
)
)
*47 (CptPort
uid 833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 834,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,39625,79750,40375"
)
tg (CPTG
uid 835,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 836,0
va (VaSet
)
xt "75700,39500,78000,40500"
st "rdreq"
ju 2
blo "78000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rdreq"
t "std_logic"
o 10
)
)
)
*48 (CptPort
uid 837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 838,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,40625,79750,41375"
)
tg (CPTG
uid 839,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 840,0
va (VaSet
)
xt "76200,40500,78000,41500"
st "stop"
ju 2
blo "78000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stop"
t "std_ulogic"
o 8
)
)
)
]
shape (Rectangle
uid 390,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "66000,39000,79000,55000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 391,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 392,0
va (VaSet
font "Arial,8,1"
)
xt "72050,49000,76950,50000"
st "BCtr_lib"
blo "72050,49800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 393,0
va (VaSet
font "Arial,8,1"
)
xt "72050,50000,75750,51000"
st "i2c_slave"
blo "72050,50800"
tm "CptNameMgr"
)
*51 (Text
uid 394,0
va (VaSet
font "Arial,8,1"
)
xt "72050,51000,74350,52000"
st "slave"
blo "72050,51800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 395,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 396,0
text (MLText
uid 397,0
va (VaSet
font "Courier New,8,0"
)
xt "66000,38200,97000,39000"
st "I2C_ADDR = \"0010100\"    ( std_logic_vector(6 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"0010100\""
)
]
)
viewicon (ZoomableIcon
uid 398,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "66250,53250,67750,54750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*52 (Net
uid 512,0
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 13,0
)
declText (MLText
uid 513,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,47500,9400"
st "SIGNAL rdata     : std_logic_vector(7 DOWNTO 0)"
)
)
*53 (Net
uid 520,0
decl (Decl
n "WE"
t "std_logic"
o 11
suid 14,0
)
declText (MLText
uid 521,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,37500,4600"
st "SIGNAL WE        : std_logic"
)
)
*54 (Net
uid 528,0
decl (Decl
n "start"
t "std_ulogic"
o 12
suid 15,0
)
declText (MLText
uid 529,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,38000,13400"
st "SIGNAL start     : std_ulogic"
)
)
*55 (Net
uid 536,0
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 13
suid 16,0
)
declText (MLText
uid 537,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,48000,14200"
st "SIGNAL wdata     : std_ulogic_vector(7 DOWNTO 0)"
)
)
*56 (Net
uid 544,0
decl (Decl
n "RE"
t "std_logic"
o 14
suid 17,0
)
declText (MLText
uid 545,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,37500,3800"
st "SIGNAL RE        : std_logic"
)
)
*57 (Net
uid 934,0
decl (Decl
n "en"
t "std_logic"
o 14
suid 18,0
)
declText (MLText
uid 935,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,37500,7800"
st "SIGNAL en        : std_logic"
)
)
*58 (Wire
uid 53,0
shape (OrthoPolyLine
uid 54,0
va (VaSet
vasetType 3
)
xt "25750,38000,35000,38000"
pts [
"25750,38000"
"35000,38000"
]
)
start &3
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 57,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58,0
va (VaSet
)
xt "27000,37000,28400,38000"
st "scl"
blo "27000,37800"
tm "WireNameMgr"
)
)
on &13
)
*59 (Wire
uid 61,0
shape (OrthoPolyLine
uid 62,0
va (VaSet
vasetType 3
)
xt "25750,40000,35000,40000"
pts [
"25750,40000"
"35000,40000"
]
)
start &4
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 65,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66,0
va (VaSet
)
xt "27000,39000,28600,40000"
st "sda"
blo "27000,39800"
tm "WireNameMgr"
)
)
on &14
)
*60 (Wire
uid 69,0
shape (OrthoPolyLine
uid 70,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,42000,35000,42000"
pts [
"25750,42000"
"35000,42000"
]
)
start &5
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 73,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74,0
va (VaSet
)
xt "27000,41000,32900,42000"
st "brd_num : (2:0)"
blo "27000,41800"
tm "WireNameMgr"
)
)
on &15
)
*61 (Wire
uid 77,0
shape (OrthoPolyLine
uid 78,0
va (VaSet
vasetType 3
)
xt "25750,46000,35000,46000"
pts [
"25750,46000"
"35000,46000"
]
)
start &6
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 81,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82,0
va (VaSet
)
xt "27000,45000,28400,46000"
st "rdy"
blo "27000,45800"
tm "WireNameMgr"
)
)
on &16
)
*62 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,47000,35000,47000"
pts [
"25750,47000"
"35000,47000"
]
)
start &8
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
)
xt "27000,46000,33700,47000"
st "rd_data_o : (31:0)"
blo "27000,46800"
tm "WireNameMgr"
)
)
on &17
)
*63 (Wire
uid 93,0
shape (OrthoPolyLine
uid 94,0
va (VaSet
vasetType 3
)
xt "1000,38000,6250,38000"
pts [
"1000,38000"
"6250,38000"
]
)
end &9
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 97,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "2000,37000,3300,38000"
st "clk"
blo "2000,37800"
tm "WireNameMgr"
)
)
on &18
)
*64 (Wire
uid 101,0
shape (OrthoPolyLine
uid 102,0
va (VaSet
vasetType 3
)
xt "1000,40000,6250,40000"
pts [
"1000,40000"
"6250,40000"
]
)
end &2
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106,0
va (VaSet
)
xt "2000,39000,3300,40000"
st "rst"
blo "2000,39800"
tm "WireNameMgr"
)
)
on &19
)
*65 (Wire
uid 109,0
shape (OrthoPolyLine
uid 110,0
va (VaSet
vasetType 3
)
xt "1000,42000,6250,42000"
pts [
"1000,42000"
"6250,42000"
]
)
end &7
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
)
xt "2000,41000,3500,42000"
st "ack"
blo "2000,41800"
tm "WireNameMgr"
)
)
on &20
)
*66 (Wire
uid 125,0
shape (OrthoPolyLine
uid 126,0
va (VaSet
vasetType 3
)
xt "32000,31000,38000,31000"
pts [
"32000,31000"
"38000,31000"
]
)
end &21
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "33000,30000,34300,31000"
st "rst"
blo "33000,30800"
tm "WireNameMgr"
)
)
on &19
)
*67 (Wire
uid 133,0
shape (OrthoPolyLine
uid 134,0
va (VaSet
vasetType 3
)
xt "32000,29000,38000,29000"
pts [
"32000,29000"
"38000,29000"
]
)
end &21
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "33000,28000,34300,29000"
st "clk"
blo "33000,28800"
tm "WireNameMgr"
)
)
on &18
)
*68 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,36000,66000,36000"
pts [
"56000,36000"
"66000,36000"
]
)
start &21
sat 1
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148,0
va (VaSet
)
xt "57000,35000,63700,36000"
st "rd_data_o : (31:0)"
blo "57000,35800"
tm "WireNameMgr"
)
)
on &17
)
*69 (Wire
uid 149,0
shape (OrthoPolyLine
uid 150,0
va (VaSet
vasetType 3
)
xt "56000,35000,66000,35000"
pts [
"56000,35000"
"66000,35000"
]
)
start &21
sat 1
eat 16
st 0
sf 1
tg (WTG
uid 155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "57000,34000,58400,35000"
st "rdy"
blo "57000,34800"
tm "WireNameMgr"
)
)
on &16
)
*70 (Wire
uid 157,0
shape (OrthoPolyLine
uid 158,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,33000,66000,33000"
pts [
"56000,33000"
"66000,33000"
]
)
start &21
sat 1
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 164,0
va (VaSet
)
xt "57000,32000,62900,33000"
st "brd_num : (2:0)"
blo "57000,32800"
tm "WireNameMgr"
)
)
on &15
)
*71 (Wire
uid 165,0
shape (OrthoPolyLine
uid 166,0
va (VaSet
vasetType 3
)
xt "56000,31000,66000,31000"
pts [
"56000,31000"
"66000,31000"
]
)
start &21
sat 4
eat 16
st 0
sf 1
tg (WTG
uid 171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 172,0
va (VaSet
)
xt "57000,30000,58600,31000"
st "sda"
blo "57000,30800"
tm "WireNameMgr"
)
)
on &14
)
*72 (Wire
uid 173,0
shape (OrthoPolyLine
uid 174,0
va (VaSet
vasetType 3
)
xt "56000,29000,66000,29000"
pts [
"56000,29000"
"66000,29000"
]
)
start &21
sat 4
eat 16
st 0
sf 1
tg (WTG
uid 179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180,0
va (VaSet
)
xt "57000,28000,58400,29000"
st "scl"
blo "57000,28800"
tm "WireNameMgr"
)
)
on &13
)
*73 (Wire
uid 181,0
shape (OrthoPolyLine
uid 182,0
va (VaSet
vasetType 3
)
xt "32000,33000,38000,33000"
pts [
"32000,33000"
"38000,33000"
]
)
end &21
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
)
xt "33000,32000,34500,33000"
st "ack"
blo "33000,32800"
tm "WireNameMgr"
)
)
on &20
)
*74 (Wire
uid 401,0
shape (OrthoPolyLine
uid 402,0
va (VaSet
vasetType 3
)
xt "59000,52000,65250,52000"
pts [
"65250,52000"
"59000,52000"
]
)
start &37
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 406,0
va (VaSet
)
xt "62000,51000,63300,52000"
st "clk"
blo "62000,51800"
tm "WireNameMgr"
)
)
on &18
)
*75 (Wire
uid 409,0
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "59000,53000,65250,53000"
pts [
"65250,53000"
"59000,53000"
]
)
start &39
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
)
xt "62250,52000,63550,53000"
st "rst"
blo "62250,52800"
tm "WireNameMgr"
)
)
on &19
)
*76 (Wire
uid 417,0
shape (OrthoPolyLine
uid 418,0
va (VaSet
vasetType 3
)
xt "59000,50000,65250,50000"
pts [
"65250,50000"
"59000,50000"
]
)
start &40
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 422,0
va (VaSet
)
xt "62250,49000,63650,50000"
st "scl"
blo "62250,49800"
tm "WireNameMgr"
)
)
on &13
)
*77 (Wire
uid 425,0
shape (OrthoPolyLine
uid 426,0
va (VaSet
vasetType 3
)
xt "59000,51000,65250,51000"
pts [
"65250,51000"
"59000,51000"
]
)
start &45
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 430,0
va (VaSet
)
xt "62250,50000,63850,51000"
st "sda"
blo "62250,50800"
tm "WireNameMgr"
)
)
on &14
)
*78 (Wire
uid 514,0
shape (OrthoPolyLine
uid 515,0
va (VaSet
vasetType 3
)
xt "56000,46000,65250,46000"
pts [
"65250,46000"
"56000,46000"
]
)
start &38
end &21
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 519,0
va (VaSet
)
xt "59250,45000,63950,46000"
st "rdata : (7:0)"
blo "59250,45800"
tm "WireNameMgr"
)
)
on &52
)
*79 (Wire
uid 522,0
shape (OrthoPolyLine
uid 523,0
va (VaSet
vasetType 3
)
xt "56000,45000,65250,45000"
pts [
"65250,45000"
"56000,45000"
]
)
start &41
end &21
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 527,0
va (VaSet
)
xt "60000,44000,61600,45000"
st "WE"
blo "60000,44800"
tm "WireNameMgr"
)
)
on &53
)
*80 (Wire
uid 530,0
shape (OrthoPolyLine
uid 531,0
va (VaSet
vasetType 3
)
xt "56000,44000,65250,44000"
pts [
"65250,44000"
"56000,44000"
]
)
start &42
end &21
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 535,0
va (VaSet
)
xt "60000,43000,61900,44000"
st "start"
blo "60000,43800"
tm "WireNameMgr"
)
)
on &54
)
*81 (Wire
uid 538,0
shape (OrthoPolyLine
uid 539,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,43000,65250,43000"
pts [
"65250,43000"
"56000,43000"
]
)
start &43
end &21
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 543,0
va (VaSet
)
xt "60000,42000,64900,43000"
st "wdata : (7:0)"
blo "60000,42800"
tm "WireNameMgr"
)
)
on &55
)
*82 (Wire
uid 546,0
shape (OrthoPolyLine
uid 547,0
va (VaSet
vasetType 3
)
xt "56000,42000,65250,42000"
pts [
"65250,42000"
"56000,42000"
]
)
start &44
end &21
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 551,0
va (VaSet
)
xt "60000,41000,61500,42000"
st "RE"
blo "60000,41800"
tm "WireNameMgr"
)
)
on &56
)
*83 (Wire
uid 936,0
shape (OrthoPolyLine
uid 937,0
va (VaSet
vasetType 3
)
xt "56000,47000,65250,47000"
pts [
"56000,47000"
"65250,47000"
]
)
start &21
end &46
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 941,0
va (VaSet
)
xt "58000,46000,59200,47000"
st "en"
blo "58000,46800"
tm "WireNameMgr"
)
)
on &57
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *84 (PackageList
uid 237,0
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 238,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*86 (MLText
uid 239,0
va (VaSet
)
xt "0,1000,11400,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 240,0
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 241,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*88 (Text
uid 242,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*89 (MLText
uid 243,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*90 (Text
uid 244,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*91 (MLText
uid 245,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*92 (Text
uid 246,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*93 (MLText
uid 247,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "96,0,1381,1010"
viewArea "-1400,-1400,100072,78184"
cachedDiagramExtent "0,0,98000,73000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 70
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1125,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*96 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*98 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*99 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*101 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*102 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*104 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*105 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*112 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*114 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 18,0
usingSuid 1
emptyRow *115 (LEmptyRow
)
uid 250,0
optionalChildren [
*116 (RefLabelRowHdr
)
*117 (TitleRowHdr
)
*118 (FilterRowHdr
)
*119 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*120 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*121 (GroupColHdr
tm "GroupColHdrMgr"
)
*122 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*123 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*124 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*125 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*126 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*127 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl"
t "std_logic"
o 1
suid 1,0
)
)
uid 221,0
)
*129 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda"
t "std_logic"
o 2
suid 2,0
)
)
uid 223,0
)
*130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "brd_num"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 225,0
)
*131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdy"
t "std_logic"
o 4
suid 4,0
)
)
uid 227,0
)
*132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_data_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 229,0
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 6
suid 6,0
)
)
uid 231,0
)
*134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 7
suid 7,0
)
)
uid 233,0
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ack"
t "std_logic"
o 8
suid 8,0
)
)
uid 235,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 13,0
)
)
uid 552,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WE"
t "std_logic"
o 11
suid 14,0
)
)
uid 554,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start"
t "std_ulogic"
o 12
suid 15,0
)
)
uid 556,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 13
suid 16,0
)
)
uid 558,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RE"
t "std_logic"
o 14
suid 17,0
)
)
uid 560,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en"
t "std_logic"
o 14
suid 18,0
)
)
uid 942,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 263,0
optionalChildren [
*142 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *143 (MRCItem
litem &115
pos 14
dimension 20
)
uid 265,0
optionalChildren [
*144 (MRCItem
litem &116
pos 0
dimension 20
uid 266,0
)
*145 (MRCItem
litem &117
pos 1
dimension 23
uid 267,0
)
*146 (MRCItem
litem &118
pos 2
hidden 1
dimension 20
uid 268,0
)
*147 (MRCItem
litem &128
pos 0
dimension 20
uid 222,0
)
*148 (MRCItem
litem &129
pos 1
dimension 20
uid 224,0
)
*149 (MRCItem
litem &130
pos 2
dimension 20
uid 226,0
)
*150 (MRCItem
litem &131
pos 3
dimension 20
uid 228,0
)
*151 (MRCItem
litem &132
pos 4
dimension 20
uid 230,0
)
*152 (MRCItem
litem &133
pos 5
dimension 20
uid 232,0
)
*153 (MRCItem
litem &134
pos 6
dimension 20
uid 234,0
)
*154 (MRCItem
litem &135
pos 7
dimension 20
uid 236,0
)
*155 (MRCItem
litem &136
pos 8
dimension 20
uid 553,0
)
*156 (MRCItem
litem &137
pos 9
dimension 20
uid 555,0
)
*157 (MRCItem
litem &138
pos 10
dimension 20
uid 557,0
)
*158 (MRCItem
litem &139
pos 11
dimension 20
uid 559,0
)
*159 (MRCItem
litem &140
pos 12
dimension 20
uid 561,0
)
*160 (MRCItem
litem &141
pos 13
dimension 20
uid 943,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 269,0
optionalChildren [
*161 (MRCItem
litem &119
pos 0
dimension 20
uid 270,0
)
*162 (MRCItem
litem &121
pos 1
dimension 50
uid 271,0
)
*163 (MRCItem
litem &122
pos 2
dimension 100
uid 272,0
)
*164 (MRCItem
litem &123
pos 3
dimension 50
uid 273,0
)
*165 (MRCItem
litem &124
pos 4
dimension 100
uid 274,0
)
*166 (MRCItem
litem &125
pos 5
dimension 100
uid 275,0
)
*167 (MRCItem
litem &126
pos 6
dimension 50
uid 276,0
)
*168 (MRCItem
litem &127
pos 7
dimension 80
uid 277,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 264,0
vaOverrides [
]
)
]
)
uid 249,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *169 (LEmptyRow
)
uid 279,0
optionalChildren [
*170 (RefLabelRowHdr
)
*171 (TitleRowHdr
)
*172 (FilterRowHdr
)
*173 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*174 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*175 (GroupColHdr
tm "GroupColHdrMgr"
)
*176 (NameColHdr
tm "GenericNameColHdrMgr"
)
*177 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*178 (InitColHdr
tm "GenericValueColHdrMgr"
)
*179 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*180 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 291,0
optionalChildren [
*181 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *182 (MRCItem
litem &169
pos 0
dimension 20
)
uid 293,0
optionalChildren [
*183 (MRCItem
litem &170
pos 0
dimension 20
uid 294,0
)
*184 (MRCItem
litem &171
pos 1
dimension 23
uid 295,0
)
*185 (MRCItem
litem &172
pos 2
hidden 1
dimension 20
uid 296,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 297,0
optionalChildren [
*186 (MRCItem
litem &173
pos 0
dimension 20
uid 298,0
)
*187 (MRCItem
litem &175
pos 1
dimension 50
uid 299,0
)
*188 (MRCItem
litem &176
pos 2
dimension 100
uid 300,0
)
*189 (MRCItem
litem &177
pos 3
dimension 100
uid 301,0
)
*190 (MRCItem
litem &178
pos 4
dimension 50
uid 302,0
)
*191 (MRCItem
litem &179
pos 5
dimension 50
uid 303,0
)
*192 (MRCItem
litem &180
pos 6
dimension 80
uid 304,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 292,0
vaOverrides [
]
)
]
)
uid 278,0
type 1
)
activeModelName "BlockDiag"
)
