
*** Running vivado
    with args -log OTTER_MCU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source OTTER_MCU.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source OTTER_MCU.tcl -notrace
Command: open_checkpoint {C:/Users/vicer/Vivado Projects/CPE333_Lab4/CPE333_Lab4.runs/impl_1/OTTER_MCU.dcp}
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 790.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5765 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 11 CPU seconds
WARNING: [Netlist 29-101] Netlist 'OTTER_MCU' is not ideal for floorplanning, since the cellview 'Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 958.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4096 instances were transformed.
  RAM128X1D => RAM128X1D (inverted pins: WCLK) (MUXF7(x2), RAMD64E(x4)): 4096 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 668dc179
----- Checksum: PlaceDB: 00000000 ShapeSum: 668dc179 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 960.695 ; gain = 648.320
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 994.566 ; gain = 13.062

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d9840bc6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1565.469 ; gain = 570.902

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry__0_i_1__0 into driver instance OTTER_MEMORY/RESULT0_carry__0_i_12, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry__0_i_2__0 into driver instance OTTER_MEMORY/RESULT0_carry__0_i_13, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry__0_i_3__0 into driver instance OTTER_MEMORY/RESULT0_carry__0_i_14, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry__0_i_4__0 into driver instance OTTER_MEMORY/RESULT0_carry__0_i_15, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry__1_i_1__0 into driver instance OTTER_MEMORY/RESULT0_carry__1_i_9, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry__1_i_2__0 into driver instance OTTER_MEMORY/RESULT0_carry__1_i_10, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry__1_i_3__0 into driver instance OTTER_MEMORY/RESULT0_carry__1_i_11, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry__1_i_4__0 into driver instance OTTER_MEMORY/RESULT0_carry__1_i_12, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry_i_1__1 into driver instance OTTER_MEMORY/RESULT0_carry_i_22, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry_i_2__0 into driver instance OTTER_MEMORY/RESULT0_carry_i_23, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry_i_3 into driver instance OTTER_MEMORY/RESULT0_carry_i_24, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_MEMORY/i__carry_i_4__0 into driver instance OTTER_MEMORY/RESULT0_carry_i_25, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_PC/PCREG/OUT[31]_i_1 into driver instance OTTER_REG_FILE/OUT[31]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter OTTER_REG_FILE/i__carry__6_i_1 into driver instance OTTER_REG_FILE/i__carry__6_i_5, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c1758903

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1900.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 14 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2cc12015

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1900.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5c9e35ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1900.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 32 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 5c9e35ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1900.426 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 5c9e35ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1900.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 5c9e35ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1900.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              14  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              32  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1900.426 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1512118fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1900.426 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1512118fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2140.094 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1512118fb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2140.094 ; gain = 239.668

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1512118fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2140.094 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2140.094 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1512118fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2140.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2140.094 ; gain = 1179.398
INFO: [Common 17-1381] The checkpoint 'C:/Users/vicer/Vivado Projects/CPE333_Lab4/CPE333_Lab4.runs/impl_1/OTTER_MCU_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file OTTER_MCU_drc_opted.rpt -pb OTTER_MCU_drc_opted.pb -rpx OTTER_MCU_drc_opted.rpx
Command: report_drc -file OTTER_MCU_drc_opted.rpt -pb OTTER_MCU_drc_opted.pb -rpx OTTER_MCU_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/vicer/Vivado Projects/CPE333_Lab4/CPE333_Lab4.runs/impl_1/OTTER_MCU_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 16384 of such cell types but only 9600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 16384 of such cell types but only 9600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 16384 of such cell types but only 9600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 3 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 23:19:56 2024...

*** Running vivado
    with args -log OTTER_MCU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source OTTER_MCU.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source OTTER_MCU.tcl -notrace
Command: open_checkpoint OTTER_MCU_opt.dcp
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 789.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5765 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 16 CPU seconds
WARNING: [Netlist 29-101] Netlist 'OTTER_MCU' is not ideal for floorplanning, since the cellview 'Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 960.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4096 instances were transformed.
  RAM128X1D => RAM128X1D (inverted pins: WCLK) (MUXF7(x2), RAMD64E(x4)): 4096 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 5a19bb33
----- Checksum: PlaceDB: 00000000 ShapeSum: 5a19bb33 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 961.938 ; gain = 644.301
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 16384 of such cell types but only 9600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 16384 of such cell types but only 9600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 16384 of such cell types but only 9600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 3 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 00:25:14 2024...

*** Running vivado
    with args -log OTTER_MCU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source OTTER_MCU.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source OTTER_MCU.tcl -notrace
Command: open_checkpoint OTTER_MCU_opt.dcp
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 790.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5765 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 10 CPU seconds
WARNING: [Netlist 29-101] Netlist 'OTTER_MCU' is not ideal for floorplanning, since the cellview 'Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 960.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4096 instances were transformed.
  RAM128X1D => RAM128X1D (inverted pins: WCLK) (MUXF7(x2), RAMD64E(x4)): 4096 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 5a19bb33
----- Checksum: PlaceDB: 00000000 ShapeSum: 5a19bb33 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 962.113 ; gain = 650.133
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 16384 of such cell types but only 9600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
CRITICAL WARNING: [DRC UTLZ-2] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 16384 of such cell types but only 9600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 0 to change this warning to error.)
CRITICAL WARNING: [DRC UTLZ-2] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 16384 of such cell types but only 9600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 0 to change this warning to error.)
INFO: [Vivado_Tcl 4-198] DRC finished with 1 Errors, 2 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 2 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 00:26:27 2024...
