
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'fran' on host 'asus' (Linux_x86_64 version 6.8.0-52-generic) on Mon Mar 03 19:05:19 CET 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'fir_hls.tcl'
INFO: [HLS 200-1510] Running: open_project fir_hls 
INFO: [HLS 200-10] Creating and opening project '/home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls'.
INFO: [HLS 200-1510] Running: set_top fir_hls 
INFO: [HLS 200-1510] Running: add_files /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.h -cflags  -g 
INFO: [HLS 200-10] Adding design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.h' to the project
INFO: [HLS 200-1510] Running: add_files /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp -cflags  -g 
INFO: [HLS 200-10] Adding design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvc1902-vsva2197-2MP-e-S 
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1510] Running: create_clock -period 312.500000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname fir_hls 
INFO: [HLS 200-1510] Running: csynth_design -synthesis_check 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.020 MB.
INFO: [HLS 200-10] Analyzing design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.6 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.84 seconds; current allocated memory: 299.656 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 98 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/sw_emu/fir_hls/fir_hls/fir_hls/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12:5 
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:15:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:22:9)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:15:9) in function 'fir_hls' completely with a factor of 7 (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:22:9) in function 'fir_hls' completely with a factor of 8 (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.61 seconds. CPU system time: 0.28 seconds. Elapsed time: 6.73 seconds; current allocated memory: 301.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.848 MB.
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.25 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.63 seconds; current allocated memory: 3.855 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 3.55 seconds. Total CPU system time: 0.71 seconds. Total elapsed time: 8.94 seconds; peak allocated memory: 301.891 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Mar  3 19:05:27 2025...
