$date
	Wed Feb 18 12:04:31 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module timer_tb $end
$var wire 1 ! done $end
$var reg 1 " clk $end
$var reg 8 # load_Val [7:0] $end
$var reg 1 $ rst $end
$var reg 1 % start $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 8 & load_Val [7:0] $end
$var wire 1 $ rst $end
$var wire 1 % start $end
$var reg 8 ' count [7:0] $end
$var reg 1 ! done $end
$var reg 1 ( running $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b0 '
b0 &
0%
1$
b0 #
0"
0!
$end
#5000
1"
#10000
0"
0$
#15000
1(
b101 '
1"
1%
b101 #
b101 &
#20000
0"
#25000
b100 '
1"
0%
#30000
0"
#35000
b11 '
1"
#40000
0"
#45000
b10 '
1"
#50000
0"
#55000
b1 '
1"
#60000
0"
#65000
b0 '
1"
#70000
0"
#75000
1!
0(
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
0"
1%
b11 #
b11 &
#135000
0!
1(
b11 '
1"
#140000
0"
0%
#145000
b10 '
1"
#150000
0"
#155000
b1 '
1"
#160000
0"
#165000
b0 '
1"
#170000
0"
#175000
1!
0(
1"
#180000
0"
#185000
1"
#190000
0"
