

================================================================
== Vivado HLS Report for 'iosc'
================================================================
* Date:           Thu Oct  4 15:21:49 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        HLSexerciseWithSystemC
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    4|    1|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (iosc_ssdm_thread_s) | (iosc_ssdm_thread_1)
2 --> 
* FSM state operations: 

 <State 1>: 3.88ns
ST_1: StgValue_3 (10)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str14, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str15)

ST_1: StgValue_4 (11)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !84

ST_1: StgValue_5 (12)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !88

ST_1: StgValue_6 (13)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !92

ST_1: StgValue_7 (14)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !96

ST_1: StgValue_8 (15)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !100

ST_1: StgValue_9 (16)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %internalPulse), !map !104

ST_1: StgValue_10 (17)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %iosc_switchs_V), !map !108

ST_1: StgValue_11 (18)  [1/1] 0.00ns  loc: SC_IO/ios.h:20
:8  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @p_str, [5 x i8]* @p_str) nounwind

ST_1: iosc_ssdm_thread_s (19)  [1/1] 0.00ns  loc: SC_IO/ios.h:21
:9  %iosc_ssdm_thread_s = load i1* @iosc_ssdm_thread_M_controlOutLeds, align 1

ST_1: StgValue_13 (20)  [1/1] 0.00ns  loc: SC_IO/ios.h:21
:10  br i1 %iosc_ssdm_thread_s, label %1, label %2

ST_1: StgValue_14 (22)  [1/1] 0.00ns  loc: SC_IO/ios.h:21
:0  call void (...)* @_ssdm_op_SpecProcessDecl([5 x i8]* @p_str, i32 2, [15 x i8]* @p_str8) nounwind

ST_1: StgValue_15 (23)  [1/1] 0.00ns  loc: SC_IO/ios.h:22
:1  call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str8, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_16 (24)  [1/1] 0.00ns  loc: SC_IO/ios.h:23
:2  call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str8, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: iosc_ssdm_thread_1 (25)  [1/1] 0.00ns  loc: SC_IO/ios.h:24
:3  %iosc_ssdm_thread_1 = load i1* @iosc_ssdm_thread_M_pulse, align 1

ST_1: StgValue_18 (26)  [1/1] 0.00ns  loc: SC_IO/ios.h:24
:4  br i1 %iosc_ssdm_thread_1, label %3, label %4

ST_1: StgValue_19 (28)  [1/1] 0.00ns  loc: SC_IO/ios.h:24
:0  call void (...)* @_ssdm_op_SpecProcessDecl([5 x i8]* @p_str, i32 2, [6 x i8]* @p_str16) nounwind

ST_1: StgValue_20 (29)  [1/1] 0.00ns  loc: SC_IO/ios.h:25
:1  call void (...)* @_ssdm_op_SpecSensitive([6 x i8]* @p_str16, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_21 (30)  [1/1] 0.00ns  loc: SC_IO/ios.h:26
:2  call void (...)* @_ssdm_op_SpecSensitive([6 x i8]* @p_str16, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: StgValue_22 (31)  [1/1] 0.00ns  loc: SC_IO/ios.h:27
:3  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_23 (32)  [1/1] 0.00ns  loc: SC_IO/ios.h:28
:4  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_24 (33)  [1/1] 0.00ns  loc: SC_IO/ios.h:29
:5  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_25 (34)  [1/1] 0.00ns  loc: SC_IO/ios.h:30
:6  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_26 (35)  [1/1] 0.00ns  loc: SC_IO/ios.h:31
:7  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_27 (36)  [1/1] 0.00ns  loc: SC_IO/ios.h:32
:8  call void (...)* @_ssdm_op_SpecChannel([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [14 x i8]* @p_str12, i32 1, i32 0, i1* %internalPulse) nounwind

ST_1: StgValue_28 (37)  [1/1] 0.00ns  loc: SC_IO/ios.h:34
:9  ret void

ST_1: StgValue_29 (39)  [2/2] 0.00ns  loc: SC_IO/ios.h:24
:0  call void @"iosc::pulse"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i1* %internalPulse, i8* %iosc_switchs_V)

ST_1: StgValue_30 (42)  [2/2] 3.88ns  loc: SC_IO/ios.h:21
:0  call void @"iosc::controlOutLeds"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i1* %internalPulse, i8* %iosc_switchs_V)


 <State 2>: 2.07ns
ST_2: StgValue_31 (39)  [1/2] 0.00ns  loc: SC_IO/ios.h:24
:0  call void @"iosc::pulse"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i1* %internalPulse, i8* %iosc_switchs_V)

ST_2: StgValue_32 (40)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_33 (42)  [1/2] 2.07ns  loc: SC_IO/ios.h:21
:0  call void @"iosc::controlOutLeds"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i1* %internalPulse, i8* %iosc_switchs_V)

ST_2: StgValue_34 (43)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_35 (45)  [1/1] 0.00ns
UnifiedUnreachableBlock:0  unreachable



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.88ns
The critical path consists of the following:
	'call' operation (SC_IO/ios.h:21) to 'iosc::controlOutLeds' [42]  (3.88 ns)

 <State 2>: 2.07ns
The critical path consists of the following:
	'call' operation (SC_IO/ios.h:21) to 'iosc::controlOutLeds' [42]  (2.07 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
