[{"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t3", "data": {"contest_mode": false, "banned_by": null, "media_embed": {}, "subreddit": "programming", "selftext_html": null, "selftext": "", "likes": null, "suggested_sort": null, "user_reports": [], "secure_media": null, "link_flair_text": null, "id": "64wjj0", "gilded": 0, "secure_media_embed": {}, "clicked": false, "score": 22, "report_reasons": null, "author": "AmericanXer0", "saved": false, "mod_reports": [], "name": "t3_64wjj0", "subreddit_name_prefixed": "r/programming", "approved_by": null, "over_18": false, "domain": "fgiesen.wordpress.com", "hidden": false, "thumbnail": "", "subreddit_id": "t5_2fwo", "edited": false, "link_flair_css_class": null, "author_flair_css_class": null, "downs": 0, "brand_safe": true, "archived": false, "removal_reason": null, "is_self": false, "hide_score": false, "spoiler": false, "permalink": "/r/programming/comments/64wjj0/memory_bandwidth/", "num_reports": null, "locked": false, "stickied": false, "created": 1492007694.0, "url": "https://fgiesen.wordpress.com/2017/04/11/memory-bandwidth/", "author_flair_text": null, "quarantine": false, "title": "Memory Bandwidth", "created_utc": 1491978894.0, "distinguished": null, "media": null, "upvote_ratio": 0.8, "num_comments": 16, "visited": false, "subreddit_type": "public", "ups": 22}}], "after": null, "before": null}}, {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": "", "user_reports": [], "id": "dg634zs", "gilded": 0, "archived": false, "score": 3, "report_reasons": null, "author": "MINIMAN10001", "parent_id": "t1_dg622zz", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "I assume I can get some ballpark numbers [DDR2-667](https://en.wikipedia.org/wiki/CAS_latency) \n\nFirst some worst case RAM 3 ns cycle time with 21 cycle RAS so we get 63 ns or 0.063 \u00b5s\n\nThen the 950 Pro latency [2.8 \u00b5s](http://www.anandtech.com/show/9702/samsung-950-pro-ssd-review-256gb-512gb/2)\n\n2.8 / 0.063 = 44.4...\n\nSo using these numbers I get that 950 Pro would have 44.4 times the random access latency.\n\nAlright got some better [numbers for ssd](http://images.anandtech.com/graphs/graph9702/78159.png) 207 \u00b5s average\n\n3285x slower\n\nOr if you're under [light load](http://www.anandtech.com/show/9702/samsung-950-pro-ssd-review-256gb-512gb/6) 54 \u00b5s average\n\n843x slower\n\n", "edited": 1492013861.0, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;I assume I can get some ballpark numbers &lt;a href=\"https://en.wikipedia.org/wiki/CAS_latency\"&gt;DDR2-667&lt;/a&gt; &lt;/p&gt;\n\n&lt;p&gt;First some worst case RAM 3 ns cycle time with 21 cycle RAS so we get 63 ns or 0.063 \u00b5s&lt;/p&gt;\n\n&lt;p&gt;Then the 950 Pro latency &lt;a href=\"http://www.anandtech.com/show/9702/samsung-950-pro-ssd-review-256gb-512gb/2\"&gt;2.8 \u00b5s&lt;/a&gt;&lt;/p&gt;\n\n&lt;p&gt;2.8 / 0.063 = 44.4...&lt;/p&gt;\n\n&lt;p&gt;So using these numbers I get that 950 Pro would have 44.4 times the random access latency.&lt;/p&gt;\n\n&lt;p&gt;Alright got some better &lt;a href=\"http://images.anandtech.com/graphs/graph9702/78159.png\"&gt;numbers for ssd&lt;/a&gt; 207 \u00b5s average&lt;/p&gt;\n\n&lt;p&gt;3285x slower&lt;/p&gt;\n\n&lt;p&gt;Or if you&amp;#39;re under &lt;a href=\"http://www.anandtech.com/show/9702/samsung-950-pro-ssd-review-256gb-512gb/6\"&gt;light load&lt;/a&gt; 54 \u00b5s average&lt;/p&gt;\n\n&lt;p&gt;843x slower&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg634zs", "score_hidden": false, "stickied": false, "created": 1492042319.0, "created_utc": 1492013519.0, "depth": 3, "mod_reports": [], "subreddit_type": "public", "ups": 3}}], "after": null, "before": null}}, "user_reports": [], "id": "dg622zz", "gilded": 0, "archived": false, "score": 8, "report_reasons": null, "author": "audioen", "parent_id": "t1_dg5zfjl", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "It takes a long time to access a flash cell, e.g. could be about 0.2 milliseconds before you can read anything in that cell. This, of course, means that it is not \"random access\" memory because the cost of random access is unworkably high.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;It takes a long time to access a flash cell, e.g. could be about 0.2 milliseconds before you can read anything in that cell. This, of course, means that it is not &amp;quot;random access&amp;quot; memory because the cost of random access is unworkably high.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg622zz", "score_hidden": false, "stickied": false, "created": 1492041181.0, "created_utc": 1492012381.0, "depth": 2, "mod_reports": [], "subreddit_type": "public", "ups": 8}}, {"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": "", "user_reports": [], "id": "dg628r4", "gilded": 0, "archived": false, "score": 2, "report_reasons": null, "author": "MINIMAN10001", "parent_id": "t1_dg61k2m", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "Yeah I ended up having to do some edits on my post because I didn't realize some more info on optane came out because it had released.\n\nSo I'll go ahead and add some comparions of currently released M.2s\n\n[I'll pull Optane info from here](http://www.anandtech.com/show/11227/intel-launches-optane-memory-m2-cache-ssds-for-client-market)\n\n[I'll pull 950 Pro info from here](http://www.anandtech.com/show/11227/intel-launches-optane-memory-m2-cache-ssds-for-client-market)\n\n**Optane**\n\nRandom Read 300k\n\nRandom Write 70k\n\nSequential Read 1200 MB/s\n\nSequential Write 280 MB/s\n\nRead Latency 6 \u00b5s\n\nWrite latency 16 \u00b5s\n\n**950 Pro**\n\nRandom Read 300K IOPS\n\nRandom Write 110K IOPS\n\nSequential Read 2,500MB/s\n\nSequential Write 1500MB/s\n\nLatency 2.8 \u00b5s\n\nSo honestly this is even worse than I thought. Optane is not only not better in any category than the 950 pro but gets dominated in sequential and latency.\n\nThe reason why I pulled up so much info on Optane in the first place was because Intel had stated it was [1000x faster than SSDs](https://arstechnica.com/gadgets/2015/07/intel-and-micron-unveil-3d-xpoint-a-brand-new-memory-technology/). [Image link](https://cdn.arstechnica.net/wp-content/uploads/sites/3/2015/07/3d-xpoint-performance.jpg) Turns out not only are they not faster they are slower.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Yeah I ended up having to do some edits on my post because I didn&amp;#39;t realize some more info on optane came out because it had released.&lt;/p&gt;\n\n&lt;p&gt;So I&amp;#39;ll go ahead and add some comparions of currently released M.2s&lt;/p&gt;\n\n&lt;p&gt;&lt;a href=\"http://www.anandtech.com/show/11227/intel-launches-optane-memory-m2-cache-ssds-for-client-market\"&gt;I&amp;#39;ll pull Optane info from here&lt;/a&gt;&lt;/p&gt;\n\n&lt;p&gt;&lt;a href=\"http://www.anandtech.com/show/11227/intel-launches-optane-memory-m2-cache-ssds-for-client-market\"&gt;I&amp;#39;ll pull 950 Pro info from here&lt;/a&gt;&lt;/p&gt;\n\n&lt;p&gt;&lt;strong&gt;Optane&lt;/strong&gt;&lt;/p&gt;\n\n&lt;p&gt;Random Read 300k&lt;/p&gt;\n\n&lt;p&gt;Random Write 70k&lt;/p&gt;\n\n&lt;p&gt;Sequential Read 1200 MB/s&lt;/p&gt;\n\n&lt;p&gt;Sequential Write 280 MB/s&lt;/p&gt;\n\n&lt;p&gt;Read Latency 6 \u00b5s&lt;/p&gt;\n\n&lt;p&gt;Write latency 16 \u00b5s&lt;/p&gt;\n\n&lt;p&gt;&lt;strong&gt;950 Pro&lt;/strong&gt;&lt;/p&gt;\n\n&lt;p&gt;Random Read 300K IOPS&lt;/p&gt;\n\n&lt;p&gt;Random Write 110K IOPS&lt;/p&gt;\n\n&lt;p&gt;Sequential Read 2,500MB/s&lt;/p&gt;\n\n&lt;p&gt;Sequential Write 1500MB/s&lt;/p&gt;\n\n&lt;p&gt;Latency 2.8 \u00b5s&lt;/p&gt;\n\n&lt;p&gt;So honestly this is even worse than I thought. Optane is not only not better in any category than the 950 pro but gets dominated in sequential and latency.&lt;/p&gt;\n\n&lt;p&gt;The reason why I pulled up so much info on Optane in the first place was because Intel had stated it was &lt;a href=\"https://arstechnica.com/gadgets/2015/07/intel-and-micron-unveil-3d-xpoint-a-brand-new-memory-technology/\"&gt;1000x faster than SSDs&lt;/a&gt;. &lt;a href=\"https://cdn.arstechnica.net/wp-content/uploads/sites/3/2015/07/3d-xpoint-performance.jpg\"&gt;Image link&lt;/a&gt; Turns out not only are they not faster they are slower.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg628r4", "score_hidden": false, "stickied": false, "created": 1492041354.0, "created_utc": 1492012554.0, "depth": 5, "mod_reports": [], "subreddit_type": "public", "ups": 2}}], "after": null, "before": null}}, "user_reports": [], "id": "dg61k2m", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "joyfield", "parent_id": "t1_dg60rfw", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "The future looks.... fast! :)", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;The future looks.... fast! :)&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg61k2m", "score_hidden": false, "stickied": false, "created": 1492040604.0, "created_utc": 1492011804.0, "depth": 4, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dg60rfw", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "MINIMAN10001", "parent_id": "t1_dg5zzhu", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "Worth pointing out that every single number that I've compared between the upcoming 3D Xpoint and upcoming Z-SSD. Other than write IOPS Samsung's Z-SSD has won. I'll post the info I've got\n\nAlright so we have numbers from 2 competing upcoming technologies that we can compare\n\n3D Xpoint SSD\n\n&gt;550,000 read IOPS\n\n&gt;500,000 write IOPS\n\n&gt;2.4 GB/s Sequential Read\n\n&gt;2 GB/s Sequential Write\n\n[Source](https://arstechnica.com/information-technology/2017/03/intels-first-optane-ssd-375gb-that-you-can-also-use-as-ram/)\n\nSamsung Z-SSD\n\n&gt;750,000 read IOPS\n\n&gt;160,000 write IOPS\n\n&gt;3.2 GB/s Sequential Read\n\n&gt;3.2 GB/s Sequential Write\n\n[Source](http://www.anandtech.com/show/11206/samsung-shows-off-a-z-ssd)\n\nSamsung state 70% lower latency than existing NVME SSDs\n\n[Samsung 950 Pro has 2.8 \u00b5s latency](http://www.anandtech.com/show/9702/samsung-950-pro-ssd-review-256gb-512gb/2)\n\nDoing the math (70/100) x 2.8 = 1.96\nAnd 2.8 - 1.96 = 0.84 \u00b5s\n\nIntel states half the latency of their P3700 SSD\n\n[P3700 latency 20 \u00b5s](https://ark.intel.com/products/79625/Intel-SSD-DC-P3700-Series-400GB-2_5in-PCIe-3_0-20nm-MLC) so that would put optane at 10 \u00b5s\n\n[Optane states 7 \u00b5s read latency](http://www.cnx-software.com/2017/03/28/intel-to-launch-optane-memory-m-2-cards-next-month-for-44-and-up/)\n\nSo on all performance accounts other than write IOPS it seems Intel's 3D Xpoint is losing to Samsung's Z-SSD", "edited": 1492011248.0, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Worth pointing out that every single number that I&amp;#39;ve compared between the upcoming 3D Xpoint and upcoming Z-SSD. Other than write IOPS Samsung&amp;#39;s Z-SSD has won. I&amp;#39;ll post the info I&amp;#39;ve got&lt;/p&gt;\n\n&lt;p&gt;Alright so we have numbers from 2 competing upcoming technologies that we can compare&lt;/p&gt;\n\n&lt;p&gt;3D Xpoint SSD&lt;/p&gt;\n\n&lt;blockquote&gt;\n&lt;p&gt;550,000 read IOPS&lt;/p&gt;\n\n&lt;p&gt;500,000 write IOPS&lt;/p&gt;\n\n&lt;p&gt;2.4 GB/s Sequential Read&lt;/p&gt;\n\n&lt;p&gt;2 GB/s Sequential Write&lt;/p&gt;\n&lt;/blockquote&gt;\n\n&lt;p&gt;&lt;a href=\"https://arstechnica.com/information-technology/2017/03/intels-first-optane-ssd-375gb-that-you-can-also-use-as-ram/\"&gt;Source&lt;/a&gt;&lt;/p&gt;\n\n&lt;p&gt;Samsung Z-SSD&lt;/p&gt;\n\n&lt;blockquote&gt;\n&lt;p&gt;750,000 read IOPS&lt;/p&gt;\n\n&lt;p&gt;160,000 write IOPS&lt;/p&gt;\n\n&lt;p&gt;3.2 GB/s Sequential Read&lt;/p&gt;\n\n&lt;p&gt;3.2 GB/s Sequential Write&lt;/p&gt;\n&lt;/blockquote&gt;\n\n&lt;p&gt;&lt;a href=\"http://www.anandtech.com/show/11206/samsung-shows-off-a-z-ssd\"&gt;Source&lt;/a&gt;&lt;/p&gt;\n\n&lt;p&gt;Samsung state 70% lower latency than existing NVME SSDs&lt;/p&gt;\n\n&lt;p&gt;&lt;a href=\"http://www.anandtech.com/show/9702/samsung-950-pro-ssd-review-256gb-512gb/2\"&gt;Samsung 950 Pro has 2.8 \u00b5s latency&lt;/a&gt;&lt;/p&gt;\n\n&lt;p&gt;Doing the math (70/100) x 2.8 = 1.96\nAnd 2.8 - 1.96 = 0.84 \u00b5s&lt;/p&gt;\n\n&lt;p&gt;Intel states half the latency of their P3700 SSD&lt;/p&gt;\n\n&lt;p&gt;&lt;a href=\"https://ark.intel.com/products/79625/Intel-SSD-DC-P3700-Series-400GB-2_5in-PCIe-3_0-20nm-MLC\"&gt;P3700 latency 20 \u00b5s&lt;/a&gt; so that would put optane at 10 \u00b5s&lt;/p&gt;\n\n&lt;p&gt;&lt;a href=\"http://www.cnx-software.com/2017/03/28/intel-to-launch-optane-memory-m-2-cards-next-month-for-44-and-up/\"&gt;Optane states 7 \u00b5s read latency&lt;/a&gt;&lt;/p&gt;\n\n&lt;p&gt;So on all performance accounts other than write IOPS it seems Intel&amp;#39;s 3D Xpoint is losing to Samsung&amp;#39;s Z-SSD&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg60rfw", "score_hidden": false, "stickied": false, "created": 1492039728.0, "created_utc": 1492010928.0, "depth": 3, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dg5zzhu", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "joyfield", "parent_id": "t1_dg5zfjl", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "Also https://en.wikipedia.org/wiki/3D_XPoint (Optane)", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Also &lt;a href=\"https://en.wikipedia.org/wiki/3D_XPoint\"&gt;https://en.wikipedia.org/wiki/3D_XPoint&lt;/a&gt; (Optane)&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg5zzhu", "score_hidden": false, "stickied": false, "created": 1492038876.0, "created_utc": 1492010076.0, "depth": 2, "mod_reports": [], "subreddit_type": "public", "ups": 1}}, {"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": "", "user_reports": [], "id": "dg6p5n3", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "MINIMAN10001", "parent_id": "t1_dg6mh9k", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "I already responded to another guy who pointed it out. [I discuss latency here](https://www.reddit.com/r/programming/comments/64wjj0/memory_bandwidth/dg634zs/)", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;I already responded to another guy who pointed it out. &lt;a href=\"https://www.reddit.com/r/programming/comments/64wjj0/memory_bandwidth/dg634zs/\"&gt;I discuss latency here&lt;/a&gt;&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg6p5n3", "score_hidden": false, "stickied": false, "created": 1492065896.0, "created_utc": 1492037096.0, "depth": 3, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dg6mh9k", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "mrkite77", "parent_id": "t1_dg5zfjl", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "Bandwidth isn't latency.  I bet latency is the real problem.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Bandwidth isn&amp;#39;t latency.  I bet latency is the real problem.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg6mh9k", "score_hidden": false, "stickied": false, "created": 1492062588.0, "created_utc": 1492033788.0, "depth": 2, "mod_reports": [], "subreddit_type": "public", "ups": 1}}, {"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": "", "user_reports": [], "id": "dg75x1t", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "TheMania", "parent_id": "t1_dg5zfjl", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "Effectively going [Harvard architecture](https://en.wikipedia.org/wiki/Harvard_architecture). Execute from SSD, but do not ever write there - at least not for ms-by-ms use.\n\nI feel the OS does more things as it loads itself in to memory though, for instance integrity verification. Executing straight from SSD would surely open a big security can-o-worms.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Effectively going &lt;a href=\"https://en.wikipedia.org/wiki/Harvard_architecture\"&gt;Harvard architecture&lt;/a&gt;. Execute from SSD, but do not ever write there - at least not for ms-by-ms use.&lt;/p&gt;\n\n&lt;p&gt;I feel the OS does more things as it loads itself in to memory though, for instance integrity verification. Executing straight from SSD would surely open a big security can-o-worms.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg75x1t", "score_hidden": false, "stickied": false, "created": 1492087783.0, "created_utc": 1492058983.0, "depth": 2, "mod_reports": [], "subreddit_type": "public", "ups": 1}}, {"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": "", "user_reports": [], "id": "dg7cf6e", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "Yojihito", "parent_id": "t1_dg5zfjl", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "Modern cpus work way better with high speed RAM like Ryzen which gets a boost with ddr4-3200 or higher. DDR2 is too low.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Modern cpus work way better with high speed RAM like Ryzen which gets a boost with ddr4-3200 or higher. DDR2 is too low.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg7cf6e", "score_hidden": false, "stickied": false, "created": 1492103999.0, "created_utc": 1492075199.0, "depth": 2, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dg5zfjl", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "MINIMAN10001", "parent_id": "t1_dg5p1o0", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "I keep seeing posts about how solid state memory isn't fast enough to be able to replace RAM... but yet the recent numbers I'm seeing from SSD are 50% the speed of the DDR2 ram in my computer.\n\nYes sure it's not faster but I'd be interested in a 50% lower memory bandwidth if it meant being able to a operating system based off using persistent memory.\n\nNo more loading things into and out of. It simply is just always there.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;I keep seeing posts about how solid state memory isn&amp;#39;t fast enough to be able to replace RAM... but yet the recent numbers I&amp;#39;m seeing from SSD are 50% the speed of the DDR2 ram in my computer.&lt;/p&gt;\n\n&lt;p&gt;Yes sure it&amp;#39;s not faster but I&amp;#39;d be interested in a 50% lower memory bandwidth if it meant being able to a operating system based off using persistent memory.&lt;/p&gt;\n\n&lt;p&gt;No more loading things into and out of. It simply is just always there.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg5zfjl", "score_hidden": false, "stickied": false, "created": 1492038257.0, "created_utc": 1492009457.0, "depth": 1, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dg5p1o0", "gilded": 0, "archived": false, "score": 8, "report_reasons": null, "author": "joyfield", "parent_id": "t3_64wjj0", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "What I find sort of fantastic is that my broadband download bandwidth (100Mbit/s) is greater than my old Amiga 500 RAM memory bandwidth.  \nI sat with a 2400 baud modem and dreamed of the times when the download speed would be as fast as my floppy disk read and NOW I have more than the RAM bandwidth on that computer. :)  \n(Yes, I am old)", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;What I find sort of fantastic is that my broadband download bandwidth (100Mbit/s) is greater than my old Amiga 500 RAM memory bandwidth.&lt;br/&gt;\nI sat with a 2400 baud modem and dreamed of the times when the download speed would be as fast as my floppy disk read and NOW I have more than the RAM bandwidth on that computer. :)&lt;br/&gt;\n(Yes, I am old)&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg5p1o0", "score_hidden": false, "stickied": false, "created": 1492020846.0, "created_utc": 1491992046.0, "depth": 0, "mod_reports": [], "subreddit_type": "public", "ups": 8}}, {"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": "", "user_reports": [], "id": "dg5tqvq", "gilded": 0, "archived": false, "score": 3, "report_reasons": null, "author": "skulgnome", "parent_id": "t3_64wjj0", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "As a small correction, typical CPUs' SIMD units can _complete_ three vector operations per clock, amounting to 24 operations over 48 operands.\n\nSince a typical FMAC pipeline is five stages deep, this comes out to a minimum of 3 * 5 * 8 = 120 scalar instances of a kernel, just to hit theoretical max throughput on a single core for a single clock cycle. This is what the 12-ish giggers per second streaming throughput is for; random access even through layers of writeback caching is considerably worse.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;As a small correction, typical CPUs&amp;#39; SIMD units can &lt;em&gt;complete&lt;/em&gt; three vector operations per clock, amounting to 24 operations over 48 operands.&lt;/p&gt;\n\n&lt;p&gt;Since a typical FMAC pipeline is five stages deep, this comes out to a minimum of 3 * 5 * 8 = 120 scalar instances of a kernel, just to hit theoretical max throughput on a single core for a single clock cycle. This is what the 12-ish giggers per second streaming throughput is for; random access even through layers of writeback caching is considerably worse.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg5tqvq", "score_hidden": false, "stickied": false, "created": 1492030999.0, "created_utc": 1492002199.0, "depth": 0, "mod_reports": [], "subreddit_type": "public", "ups": 3}}, {"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": {"kind": "Listing", "data": {"modhash": "", "children": [{"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": "", "user_reports": [], "id": "dg6tnr4", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "Zarutian", "parent_id": "t1_dg61v3y", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "Was this to help with memory refresh?", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;Was this to help with memory refresh?&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg6tnr4", "score_hidden": false, "stickied": false, "created": 1492071483.0, "created_utc": 1492042683.0, "depth": 1, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}, "user_reports": [], "id": "dg61v3y", "gilded": 0, "archived": false, "score": 2, "report_reasons": null, "author": "audioen", "parent_id": "t3_64wjj0", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "C64's 6502 actually issued two memory operations per cycle, one read and one write. These were tied to the clock phases, and were issued even when the instructions actually executing on the computer didn't yet have a result to write to memory. Reading is indeed mostly instruction data, e.g. 1 cycle/op instructions fundamentally couldn't read any other data from the memory at all.", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;p&gt;C64&amp;#39;s 6502 actually issued two memory operations per cycle, one read and one write. These were tied to the clock phases, and were issued even when the instructions actually executing on the computer didn&amp;#39;t yet have a result to write to memory. Reading is indeed mostly instruction data, e.g. 1 cycle/op instructions fundamentally couldn&amp;#39;t read any other data from the memory at all.&lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg61v3y", "score_hidden": false, "stickied": false, "created": 1492040940.0, "created_utc": 1492012140.0, "depth": 0, "mod_reports": [], "subreddit_type": "public", "ups": 2}}, {"kind": "t1", "data": {"subreddit_id": "t5_2fwo", "removal_reason": null, "link_id": "t3_64wjj0", "likes": null, "replies": "", "user_reports": [], "id": "dg5lb0m", "gilded": 0, "archived": false, "score": 1, "report_reasons": null, "author": "EllaTheCat", "parent_id": "t3_64wjj0", "subreddit_name_prefixed": "r/programming", "controversiality": 0, "body": "&gt; quietly started using tile-based rendering\u00a0approaches (or just announced so\u00a0openly)\n\nI did Tile Based Rendering back in the late 80s, the patents must be expiring, that \"openly\" remark is intriguing. I'm glad its day has finally come. ", "edited": false, "downs": 0, "body_html": "&lt;div class=\"md\"&gt;&lt;blockquote&gt;\n&lt;p&gt;quietly started using tile-based rendering\u00a0approaches (or just announced so\u00a0openly)&lt;/p&gt;\n&lt;/blockquote&gt;\n\n&lt;p&gt;I did Tile Based Rendering back in the late 80s, the patents must be expiring, that &amp;quot;openly&amp;quot; remark is intriguing. I&amp;#39;m glad its day has finally come. &lt;/p&gt;\n&lt;/div&gt;", "subreddit": "programming", "name": "t1_dg5lb0m", "score_hidden": false, "stickied": false, "created": 1492009516.0, "created_utc": 1491980716.0, "depth": 0, "mod_reports": [], "subreddit_type": "public", "ups": 1}}], "after": null, "before": null}}]