#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 31 19:01:09 2019
# Process ID: 8579
# Current directory: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc
# Command line: vivado
# Log file: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc/vivado.log
# Journal file: /home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc/vivado.jou
#-----------------------------------------------------------
start_gui
create_project dummy_project /home/jkchoi/Desktop/dummy_project -part xc7vx690tffg1761-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 6239.758 ; gain = 145.957 ; free physical = 930 ; free virtual = 10086
file mkdir /home/jkchoi/Desktop/dummy_project/dummy_project.srcs/sources_1/new
close [ open /home/jkchoi/Desktop/dummy_project/dummy_project.srcs/sources_1/new/cpu_module.v w ]
add_files /home/jkchoi/Desktop/dummy_project/dummy_project.srcs/sources_1/new/cpu_module.v
close [ open /home/jkchoi/Desktop/dummy_project/dummy_project.srcs/sources_1/new/cpu_module_define.v w ]
add_files /home/jkchoi/Desktop/dummy_project/dummy_project.srcs/sources_1/new/cpu_module_define.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Thu Oct 31 19:06:16 2019] Launched synth_1...
Run output will be captured here: /home/jkchoi/Desktop/dummy_project/dummy_project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-3
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 6902.191 ; gain = 481.199 ; free physical = 309 ; free virtual = 9615
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 7561.344 ; gain = 639.352 ; free physical = 116 ; free virtual = 8981
launch_runs impl_1 -jobs 4
WARNING: [Constraints 18-5210] No constraint will be written out.
[Thu Oct 31 19:40:12 2019] Launched impl_1...
Run output will be captured here: /home/jkchoi/Desktop/dummy_project/dummy_project.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 7639.629 ; gain = 0.000 ; free physical = 1792 ; free virtual = 8752
Restored from archive | CPU: 0.080000 secs | Memory: 0.325531 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 7639.629 ; gain = 0.000 ; free physical = 1792 ; free virtual = 8752
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
write_verilog
ERROR: [Common 17-163] Missing value for option 'file', please type 'write_verilog -help' for usage info.
write_verilog test.v
/home/jkchoi/Documents/git/p4-netfpga-live/contrib-projects/sume-sdnet-switch/projects/switch_calc/test.v
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 05:21:30 2019...
