#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd069f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcd5320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xcdca90 .functor NOT 1, L_0xd32540, C4<0>, C4<0>, C4<0>;
L_0xd32320 .functor XOR 2, L_0xd321c0, L_0xd32280, C4<00>, C4<00>;
L_0xd32430 .functor XOR 2, L_0xd32320, L_0xd32390, C4<00>, C4<00>;
v0xd2ed70_0 .net *"_ivl_10", 1 0, L_0xd32390;  1 drivers
v0xd2ee70_0 .net *"_ivl_12", 1 0, L_0xd32430;  1 drivers
v0xd2ef50_0 .net *"_ivl_2", 1 0, L_0xd32100;  1 drivers
v0xd2f010_0 .net *"_ivl_4", 1 0, L_0xd321c0;  1 drivers
v0xd2f0f0_0 .net *"_ivl_6", 1 0, L_0xd32280;  1 drivers
v0xd2f220_0 .net *"_ivl_8", 1 0, L_0xd32320;  1 drivers
v0xd2f300_0 .net "a", 0 0, v0xd2cd90_0;  1 drivers
v0xd2f3a0_0 .net "b", 0 0, v0xd2ce30_0;  1 drivers
v0xd2f440_0 .net "c", 0 0, v0xd2ced0_0;  1 drivers
v0xd2f4e0_0 .var "clk", 0 0;
v0xd2f580_0 .net "d", 0 0, v0xd2d010_0;  1 drivers
v0xd2f620_0 .net "out_pos_dut", 0 0, L_0xd31f70;  1 drivers
v0xd2f6c0_0 .net "out_pos_ref", 0 0, L_0xd30d00;  1 drivers
v0xd2f760_0 .net "out_sop_dut", 0 0, L_0xd31570;  1 drivers
v0xd2f800_0 .net "out_sop_ref", 0 0, L_0xd07f00;  1 drivers
v0xd2f8a0_0 .var/2u "stats1", 223 0;
v0xd2f940_0 .var/2u "strobe", 0 0;
v0xd2faf0_0 .net "tb_match", 0 0, L_0xd32540;  1 drivers
v0xd2fbc0_0 .net "tb_mismatch", 0 0, L_0xcdca90;  1 drivers
v0xd2fc60_0 .net "wavedrom_enable", 0 0, v0xd2d2e0_0;  1 drivers
v0xd2fd30_0 .net "wavedrom_title", 511 0, v0xd2d380_0;  1 drivers
L_0xd32100 .concat [ 1 1 0 0], L_0xd30d00, L_0xd07f00;
L_0xd321c0 .concat [ 1 1 0 0], L_0xd30d00, L_0xd07f00;
L_0xd32280 .concat [ 1 1 0 0], L_0xd31f70, L_0xd31570;
L_0xd32390 .concat [ 1 1 0 0], L_0xd30d00, L_0xd07f00;
L_0xd32540 .cmp/eeq 2, L_0xd32100, L_0xd32430;
S_0xcd97c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xcd5320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xcdce70 .functor AND 1, v0xd2ced0_0, v0xd2d010_0, C4<1>, C4<1>;
L_0xcdd250 .functor NOT 1, v0xd2cd90_0, C4<0>, C4<0>, C4<0>;
L_0xcdd630 .functor NOT 1, v0xd2ce30_0, C4<0>, C4<0>, C4<0>;
L_0xcdd8b0 .functor AND 1, L_0xcdd250, L_0xcdd630, C4<1>, C4<1>;
L_0xcf48d0 .functor AND 1, L_0xcdd8b0, v0xd2ced0_0, C4<1>, C4<1>;
L_0xd07f00 .functor OR 1, L_0xcdce70, L_0xcf48d0, C4<0>, C4<0>;
L_0xd30180 .functor NOT 1, v0xd2ce30_0, C4<0>, C4<0>, C4<0>;
L_0xd301f0 .functor OR 1, L_0xd30180, v0xd2d010_0, C4<0>, C4<0>;
L_0xd30300 .functor AND 1, v0xd2ced0_0, L_0xd301f0, C4<1>, C4<1>;
L_0xd303c0 .functor NOT 1, v0xd2cd90_0, C4<0>, C4<0>, C4<0>;
L_0xd30490 .functor OR 1, L_0xd303c0, v0xd2ce30_0, C4<0>, C4<0>;
L_0xd30500 .functor AND 1, L_0xd30300, L_0xd30490, C4<1>, C4<1>;
L_0xd30680 .functor NOT 1, v0xd2ce30_0, C4<0>, C4<0>, C4<0>;
L_0xd306f0 .functor OR 1, L_0xd30680, v0xd2d010_0, C4<0>, C4<0>;
L_0xd30610 .functor AND 1, v0xd2ced0_0, L_0xd306f0, C4<1>, C4<1>;
L_0xd30880 .functor NOT 1, v0xd2cd90_0, C4<0>, C4<0>, C4<0>;
L_0xd30980 .functor OR 1, L_0xd30880, v0xd2d010_0, C4<0>, C4<0>;
L_0xd30a40 .functor AND 1, L_0xd30610, L_0xd30980, C4<1>, C4<1>;
L_0xd30bf0 .functor XNOR 1, L_0xd30500, L_0xd30a40, C4<0>, C4<0>;
v0xcdc3c0_0 .net *"_ivl_0", 0 0, L_0xcdce70;  1 drivers
v0xcdc7c0_0 .net *"_ivl_12", 0 0, L_0xd30180;  1 drivers
v0xcdcba0_0 .net *"_ivl_14", 0 0, L_0xd301f0;  1 drivers
v0xcdcf80_0 .net *"_ivl_16", 0 0, L_0xd30300;  1 drivers
v0xcdd360_0 .net *"_ivl_18", 0 0, L_0xd303c0;  1 drivers
v0xcdd740_0 .net *"_ivl_2", 0 0, L_0xcdd250;  1 drivers
v0xcdd9c0_0 .net *"_ivl_20", 0 0, L_0xd30490;  1 drivers
v0xd2b300_0 .net *"_ivl_24", 0 0, L_0xd30680;  1 drivers
v0xd2b3e0_0 .net *"_ivl_26", 0 0, L_0xd306f0;  1 drivers
v0xd2b4c0_0 .net *"_ivl_28", 0 0, L_0xd30610;  1 drivers
v0xd2b5a0_0 .net *"_ivl_30", 0 0, L_0xd30880;  1 drivers
v0xd2b680_0 .net *"_ivl_32", 0 0, L_0xd30980;  1 drivers
v0xd2b760_0 .net *"_ivl_36", 0 0, L_0xd30bf0;  1 drivers
L_0x7fa88e3e7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd2b820_0 .net *"_ivl_38", 0 0, L_0x7fa88e3e7018;  1 drivers
v0xd2b900_0 .net *"_ivl_4", 0 0, L_0xcdd630;  1 drivers
v0xd2b9e0_0 .net *"_ivl_6", 0 0, L_0xcdd8b0;  1 drivers
v0xd2bac0_0 .net *"_ivl_8", 0 0, L_0xcf48d0;  1 drivers
v0xd2bba0_0 .net "a", 0 0, v0xd2cd90_0;  alias, 1 drivers
v0xd2bc60_0 .net "b", 0 0, v0xd2ce30_0;  alias, 1 drivers
v0xd2bd20_0 .net "c", 0 0, v0xd2ced0_0;  alias, 1 drivers
v0xd2bde0_0 .net "d", 0 0, v0xd2d010_0;  alias, 1 drivers
v0xd2bea0_0 .net "out_pos", 0 0, L_0xd30d00;  alias, 1 drivers
v0xd2bf60_0 .net "out_sop", 0 0, L_0xd07f00;  alias, 1 drivers
v0xd2c020_0 .net "pos0", 0 0, L_0xd30500;  1 drivers
v0xd2c0e0_0 .net "pos1", 0 0, L_0xd30a40;  1 drivers
L_0xd30d00 .functor MUXZ 1, L_0x7fa88e3e7018, L_0xd30500, L_0xd30bf0, C4<>;
S_0xd2c260 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xcd5320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd2cd90_0 .var "a", 0 0;
v0xd2ce30_0 .var "b", 0 0;
v0xd2ced0_0 .var "c", 0 0;
v0xd2cf70_0 .net "clk", 0 0, v0xd2f4e0_0;  1 drivers
v0xd2d010_0 .var "d", 0 0;
v0xd2d100_0 .var/2u "fail", 0 0;
v0xd2d1a0_0 .var/2u "fail1", 0 0;
v0xd2d240_0 .net "tb_match", 0 0, L_0xd32540;  alias, 1 drivers
v0xd2d2e0_0 .var "wavedrom_enable", 0 0;
v0xd2d380_0 .var "wavedrom_title", 511 0;
E_0xce8270/0 .event negedge, v0xd2cf70_0;
E_0xce8270/1 .event posedge, v0xd2cf70_0;
E_0xce8270 .event/or E_0xce8270/0, E_0xce8270/1;
S_0xd2c590 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd2c260;
 .timescale -12 -12;
v0xd2c7d0_0 .var/2s "i", 31 0;
E_0xce8110 .event posedge, v0xd2cf70_0;
S_0xd2c8d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd2c260;
 .timescale -12 -12;
v0xd2cad0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd2cbb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd2c260;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd2d560 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xcd5320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd30eb0 .functor AND 1, v0xd2ced0_0, v0xd2d010_0, C4<1>, C4<1>;
L_0xd31160 .functor NOT 1, v0xd2cd90_0, C4<0>, C4<0>, C4<0>;
L_0xd311f0 .functor NOT 1, v0xd2ce30_0, C4<0>, C4<0>, C4<0>;
L_0xd31370 .functor AND 1, L_0xd31160, L_0xd311f0, C4<1>, C4<1>;
L_0xd314b0 .functor AND 1, L_0xd31370, v0xd2ced0_0, C4<1>, C4<1>;
L_0xd31570 .functor OR 1, L_0xd30eb0, L_0xd314b0, C4<0>, C4<0>;
L_0xd31710 .functor NOT 1, v0xd2ce30_0, C4<0>, C4<0>, C4<0>;
L_0xd31780 .functor OR 1, L_0xd31710, v0xd2d010_0, C4<0>, C4<0>;
L_0xd31890 .functor AND 1, v0xd2ced0_0, L_0xd31780, C4<1>, C4<1>;
L_0xd31950 .functor NOT 1, v0xd2cd90_0, C4<0>, C4<0>, C4<0>;
L_0xd31b30 .functor OR 1, L_0xd31950, v0xd2ce30_0, C4<0>, C4<0>;
L_0xd31ba0 .functor NOT 1, v0xd2cd90_0, C4<0>, C4<0>, C4<0>;
L_0xd31c80 .functor OR 1, L_0xd31ba0, v0xd2d010_0, C4<0>, C4<0>;
L_0xd31d40 .functor AND 1, L_0xd31b30, L_0xd31c80, C4<1>, C4<1>;
L_0xd31c10 .functor XNOR 1, L_0xd31890, L_0xd31d40, C4<0>, C4<0>;
v0xd2d720_0 .net *"_ivl_12", 0 0, L_0xd31710;  1 drivers
v0xd2d800_0 .net *"_ivl_14", 0 0, L_0xd31780;  1 drivers
v0xd2d8e0_0 .net *"_ivl_18", 0 0, L_0xd31950;  1 drivers
v0xd2d9d0_0 .net *"_ivl_2", 0 0, L_0xd31160;  1 drivers
v0xd2dab0_0 .net *"_ivl_20", 0 0, L_0xd31b30;  1 drivers
v0xd2dbe0_0 .net *"_ivl_22", 0 0, L_0xd31ba0;  1 drivers
v0xd2dcc0_0 .net *"_ivl_24", 0 0, L_0xd31c80;  1 drivers
v0xd2dda0_0 .net *"_ivl_28", 0 0, L_0xd31c10;  1 drivers
L_0x7fa88e3e7060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd2de60_0 .net *"_ivl_30", 0 0, L_0x7fa88e3e7060;  1 drivers
v0xd2dfd0_0 .net *"_ivl_4", 0 0, L_0xd311f0;  1 drivers
v0xd2e0b0_0 .net *"_ivl_6", 0 0, L_0xd31370;  1 drivers
v0xd2e190_0 .net "a", 0 0, v0xd2cd90_0;  alias, 1 drivers
v0xd2e230_0 .net "b", 0 0, v0xd2ce30_0;  alias, 1 drivers
v0xd2e320_0 .net "c", 0 0, v0xd2ced0_0;  alias, 1 drivers
v0xd2e410_0 .net "d", 0 0, v0xd2d010_0;  alias, 1 drivers
v0xd2e500_0 .net "out_pos", 0 0, L_0xd31f70;  alias, 1 drivers
v0xd2e5c0_0 .net "out_sop", 0 0, L_0xd31570;  alias, 1 drivers
v0xd2e790_0 .net "pos0", 0 0, L_0xd31890;  1 drivers
v0xd2e850_0 .net "pos1", 0 0, L_0xd31d40;  1 drivers
v0xd2e910_0 .net "sop0", 0 0, L_0xd30eb0;  1 drivers
v0xd2e9d0_0 .net "sop1", 0 0, L_0xd314b0;  1 drivers
L_0xd31f70 .functor MUXZ 1, L_0x7fa88e3e7060, L_0xd31890, L_0xd31c10, C4<>;
S_0xd2eb50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xcd5320;
 .timescale -12 -12;
E_0xcd19f0 .event anyedge, v0xd2f940_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd2f940_0;
    %nor/r;
    %assign/vec4 v0xd2f940_0, 0;
    %wait E_0xcd19f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd2c260;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2d1a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd2c260;
T_4 ;
    %wait E_0xce8270;
    %load/vec4 v0xd2d240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd2d100_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd2c260;
T_5 ;
    %wait E_0xce8110;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %wait E_0xce8110;
    %load/vec4 v0xd2d100_0;
    %store/vec4 v0xd2d1a0_0, 0, 1;
    %fork t_1, S_0xd2c590;
    %jmp t_0;
    .scope S_0xd2c590;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd2c7d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd2c7d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xce8110;
    %load/vec4 v0xd2c7d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd2c7d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd2c7d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd2c260;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce8270;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd2d010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd2ce30_0, 0;
    %assign/vec4 v0xd2cd90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd2d100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd2d1a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xcd5320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2f940_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xcd5320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd2f4e0_0;
    %inv;
    %store/vec4 v0xd2f4e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xcd5320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd2cf70_0, v0xd2fbc0_0, v0xd2f300_0, v0xd2f3a0_0, v0xd2f440_0, v0xd2f580_0, v0xd2f800_0, v0xd2f760_0, v0xd2f6c0_0, v0xd2f620_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xcd5320;
T_9 ;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xcd5320;
T_10 ;
    %wait E_0xce8270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd2f8a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f8a0_0, 4, 32;
    %load/vec4 v0xd2faf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f8a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd2f8a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f8a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd2f800_0;
    %load/vec4 v0xd2f800_0;
    %load/vec4 v0xd2f760_0;
    %xor;
    %load/vec4 v0xd2f800_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f8a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f8a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd2f6c0_0;
    %load/vec4 v0xd2f6c0_0;
    %load/vec4 v0xd2f620_0;
    %xor;
    %load/vec4 v0xd2f6c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f8a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd2f8a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f8a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/machine/ece241_2013_q2/iter0/response2/top_module.sv";
