{"vcs1":{"timestamp_begin":1745916752.491967853, "rt":5.78, "ut":5.49, "st":0.23}}
{"vcselab":{"timestamp_begin":1745916758.352356513, "rt":0.27, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1745916758.675108230, "rt":0.27, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745916752.188442916}
{"VCS_COMP_START_TIME": 1745916752.188442916}
{"VCS_COMP_END_TIME": 1745916759.008362983}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373276}}
{"vcselab": {"peak_mem": 174920}}
