# TPS61287 Design Calculations

Reference: [TPS61287 Datasheet – SLVSHB5A, Nov 2024](https://www.ti.com/lit/ds/symlink/tps61287.pdf)

---

### Input Parameters

- VOUT = 12 V  
- VIN (min) = 3.3 V  
- IOUT = 250 mA  
- Efficiency = 85%  
- fSW = 1 MHz  
- L = 3.3 µH (nominal)  
- L(min) = 2.31 µH (–30% tolerance)

---

### Inductor Selection – CMME105T-3R3MS  
[Datasheet §7.2.2.2]

- IDC = (12 × 0.25) / (3.3 × 0.85) ≈ **1.07 A**  
- IPP = ((12 – 3.3) × 3.3) / (2.31 µH × 12 × 1 MHz) ≈ **1.04 A**  
- IPEAK = 1.07 + 0.52 = **1.59 A**

Selected: CMME105T-3R3MS, 22 A sat, 15 A heat rating  
**Conclusion:** Ipeak < Isat → inductor valid.

---

### MOSFET Selection – AO3400A  
[Datasheet §7.2.2.4]

- RDS(on) = 30 mΩ, Qg = 4.5 nC  
- Pcond = 0.25² × 0.03 = **1.88 mW**  
- Pgate = 4.5 nC × 1 MHz × 5 V = **22.5 mW**

**Conclusion:** Fully enhanced at VIN = 3.3 V. Gate losses well below 75 mW driver limit.

---

### EN/UVLO Divider  
[Datasheet §6.3.3]

Target turn-on = 3.3 V  
- R1 / R2 = (3.3 / 1.23) – 1 = **1.683**  
- R2 = 100 kΩ → R1 ≈ 169 kΩ  
- Hysteresis: ΔV = 169 kΩ × 1.5 µA = **0.25 V**

**Result:**  
- VIN_ON ≈ 3.3 V  
- VIN_OFF ≈ 3.05 V  
- Divider: 169 kΩ / 100 kΩ (0805)

---

### MODE Pin  
[Datasheet §6.3.7]

Connected to VIN (forced PWM)

**Reason:**  
- Stable switching frequency (320 kHz)  
- No audible noise, predictable ripple

---

### ILIM Resistor  
[Datasheet §6.3.4]

Target Ivalley > Ipeak = 1.59 A  
- RLIM = 400,000 / 2.22 A = **180 kΩ**  
- Ivalley = **2.22 A**

**Conclusion:** Safe margin above peak current. Connected to AGND. Package: 0402.

---

### M/SYNC Pin  
[Datasheet §6.3.6]

Connected to GND → use internal clock

**Reason:** No external sync needed. Avoids floating logic level.

---

### CBOOT Capacitor  
[Datasheet §7.2.2.3]

- Selected: 0.1 µF ceramic (X7R)  
- Range: 0.1–1.0 µF  
- Reason: Sufficient for AO3400A (Qg = 4.5 nC), low ESR, close placement

Package: 0402

---

### Input Capacitors – CIN1 + CIN2  
[Datasheet §7.2.2.5]

- CIN1 = 22 µF Tantalum  
- CIN2 = 22 µF Ceramic (X7R)

**Reason:**  
- Tantalum = bulk, absorbs ringing  
- Ceramic = low ESR, filters switching noise  
- Total = 44 µF  
- Both placed close to VIN pin

**Conclusion:** Matches TI recommendation for wall-powered boost converters.

---

### Output Capacitor Selection  
[Datasheet §7.2.2.6]

Target ripple: ≤ 50 mV total (25 mV discharging + 25 mV ESR)

**Calculations:**

- COUT = ((12 – 3.3) × 0.25) / (0.025 × 1e6 × 12) ≈ **6.04 µF**
- RESR = 0.025 / 1.59 ≈ **15.7 mΩ**

**Selected:**

- 2 × 10 µF Ceramic (X7R, 0805) → effective COUT ≈ 5–6 µF
- ESR (ceramic) < 5 mΩ

**Conclusion:**  
COUT meets requirements. No bulk cap required since output feeds into an LDO.

---
### VCC Bypass Capacitor  
[Datasheet §7.2.2.3]

**Requirement:**  
Ceramic cap ≥ 2.2 µF between VCC and AGND

**Selected:**  
4.7 µF Ceramic (X7R, 0805)

**Reason:**  
- Ensures stability of internal LDO powering gate drivers  
- Provides margin against DC bias effect  
- Placed close to VCC pin, directly to AGND plane

**Conclusion:**  
Meets datasheet spec with extra stability margin.

---

### Compensation Network Design

**Calculations:**

- RC = (2π × 40kHz × 12V × 6µF) / ((1 – 0.725) × 1V × 360µS × 20) ≈ **9.14 kΩ**
- CC = (48Ω × 6µF) / (2 × 9.14 kΩ) ≈ **15.76 nF**
- CP = (0.005Ω × 6µF) / 9.14 kΩ ≈ **3.28 pF**

**Selected values:**
- RC = 9.1 kΩ  
- CC = 15 nF  
- CP = not used (too small)

**Conclusion:**  
Standard RC/CC provides stable loop; CP omitted per datasheet (< 10 pF).

---
### Output Voltage Divider

**Formula:**

\[
R_1 = \frac{(V_{OUT} - V_{REF}) \cdot R_2}{V_{REF}}
\]

**Parameters:**

- VOUT = 12 V  
- VREF = 1.0 V (PWM mode)  
- R2 = 100 kΩ (≤ 300 kΩ as per datasheet recommendation)

**Calculation:**

\[
R_1 = \frac{(12 - 1.0) \cdot 100\,kΩ}{1.0} = 1.1\,MΩ
\]

**Selected values:**

- RFBT (R1) = 1.1 MΩ  
- RFBB (R2) = 100 kΩ

**Conclusion:**  
Resistor divider sets VOUT ≈ 12 V. Values comply with datasheet leakage and noise guidelines.

