	( Create a module with one input and one output that behaves like a wire.


Module top_module(input in,output out);
              assign out=in;
endmodule
