(S (NP (PRP We)) (VP (VBP present) (NP (NP (NNP PULP) (HYPH -) (NNP NN)) (, ,) (NP (NP (NP (DT an) (VBN optimized) (NN computing) (NN library)) (PP (IN for) (NP (DT a) (JJ parallel) (NN ultra-low-power)))) (NP (NP (ADJP (RB tightly) (VBN coupled)) (NN cluster)) (PP (IN of) (NP (NML (NNP RISC) (HYPH -) (NNP V)) (NNS processors))))))) (. .))
(S (NP (NP (DT The) (JJ key) (NN innovation)) (PP (IN in) (NP (NNP PULP) (HYPH -) (NNP NN)))) (VP (VBZ is) (NP (NP (DT a) (NN set)) (PP (IN of) (NP (NP (NP (NNS kernels)) (PP (IN for) (NP (NP (JJ Quantized) (JJ Neural) (NML (NML (NML (NN Network) (-LRB- -LRB-) (NN QNN) (-RRB- -RRB-)) (NN inference)) (, ,) (NML (VBG targeting) (NN byte)) (CC and) (NML (NN sub-byte) (NNS data))) (NNS types)) (, ,) (ADVP (RB down) (PP (IN to) (NP (NN INT) (HYPH -) (CD 1))))))) (, ,) (VP (VBN tuned) (PP (IN for) (NP (NP (DT the) (JJ recent) (NN trend)) (PP (IN toward) (NP (NP (JJ aggressive) (NN quantization)) (PP (IN in) (NP (JJ deep) (NML (JJ neural) (NN network)) (NN inference)))))))))))) (. .))
(FRAG (NP (NP (DT The) (VBN proposed) (NN library) (NNS exploits)) (NP (NP (CC both) (DT the) (JJ digital) (NML (NML (NN signal) (NN processing)) (-LRB- -LRB-) (NML (NP (NNP DSP))) (-RRB- -RRB-)) (NNS extensions)) (ADJP (JJ available) (PP (IN in) (NP (NP (DT the) (NNP PULP) (NML (NNP RISC) (HYPH -) (NNP V)) (NNS processors)) (CC and) (NP (NP (DT the) (NN cluster) (POS 's)) (NN parallelism))))))) (, ,) (S (VP (VP (VBG achieving) (PRT (RP up)) (PP (IN to) (NP (NP (CD 15.5) (NNS MACs)) (PP (SYM /) (NP (NN cycle))))) (PP (IN on) (NP (NN INT) (HYPH -) (CD 8)))) (CC and) (VP (VBG improving) (NP (NN performance)) (PP (IN by) (S (ADVP (RB up) (PP (IN to) (NP (NP (CD 63x)) (PP (IN with) (NP (NP (NN respect)) (PP (IN to) (NP (NP (DT a) (JJ sequential) (NN implementation)) (PP (IN on) (NP (DT a) (JJ single) (NML (NNP RISC) (HYPH -) (NNP V)) (NN core)))))))))) (VP (VBG implementing) (NP (DT the) (NN baseline) (NN RV32IMC)))))))) (NP (NNP ISA)) (. .))
(S (S (VP (VBG Using) (NP (NNP PULP) (HYPH -) (NNP NN)))) (, ,) (NP (NP (DT a) (NML (NN CIFAR) (HYPH -) (CD 10)) (NN network)) (PP (IN on) (NP (DT an) (NML (NN octa) (HYPH -) (NN core)) (NN cluster)))) (VP (VBZ runs) (PP (IN in) (NP (NML (NML (NN 30x)) (CC and) (NML (NML (CD 19.6)) (PP (SYM x) (NP (JJR less) (NN clock) (NNS cycles))) (PP (PP (IN than) (NP (DT the) (NML (NML (JJ current) (NN state)) (HYPH -) (PP (IN of) (HYPH -) (NP (DT the) (HYPH -) (NN art)))) (NNP ARM) (NNPS CMSIS))) (HYPH -) (NP (NNP NN))))) (NN library))) (, ,) (S (VP (VBG running) (PP (IN on) (NP (NML (NN STM32L4) (CC and) (NN STM32H7)) (NNS MCUs))) (, ,) (ADVP (RB respectively))))) (. .))
(S (NP (NP (DT The) (VBN proposed) (NN library)) (, ,) (SBAR (WHADVP (WRB when)) (S (VP (VBG running) (PP (IN on) (NP (NML (NNP GAP) (HYPH -) (CD 8)) (NN processor)))))) (, ,)) (VP (VBZ outperforms) (PP (PP (IN by) (NP (CD 36.8) (NN x))) (CC and) (PP (IN by) (NP (NP (CD 7.45)) (PP (SYM x) (NP (DT the) (NN execution)))))) (PP (IN on) (NP (NP (ADJP (NN energy) (JJ efficient)) (NNS MCUs)) (PP (JJ such) (IN as) (NP (NP (NML (NML (NN STM32L4)) (CC and) (NML (JJ high) (HYPH -) (NN end))) (NNS MCUs)) (PP (JJ such) (IN as) (NP (NN STM32H7))))))) (ADVP (RB respectively)) (, ,) (SBAR (WHADVP (WRB when)) (S (VP (VBG operating) (PP (IN at) (NP (DT the) (JJ maximum) (NN frequency))))))) (. .))
(S (NP (NP (DT The) (NN energy) (NN efficiency)) (PP (IN on) (NP (NNP GAP) (HYPH -) (NNP 8)))) (VP (VBZ is) (ADJP (ADJP (NP (CD 14.1) (SYM x)) (JJR higher) (PP (IN than) (NP (NN STM32L4)))) (CC and) (ADJP (NP (QP (CD 39.5) (SYM x))) (JJR higher) (PP (IN than) (NP (NN STM32H7))))) (, ,) (PP (IN at) (NP (DT the) (JJ maximum) (NN efficiency) (NN operating) (NN point)))) (. .))
