
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103508                       # Number of seconds simulated
sim_ticks                                103508495604                       # Number of ticks simulated
final_tick                               633146212914                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225438                       # Simulator instruction rate (inst/s)
host_op_rate                                   284717                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7048691                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913728                       # Number of bytes of host memory used
host_seconds                                 14684.78                       # Real time elapsed on the host
sim_insts                                  3310505258                       # Number of instructions simulated
sim_ops                                    4181000750                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1892224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2184320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1188864                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5270016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1892992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1892992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14783                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17065                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9288                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 41172                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14789                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14789                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18280857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21102809                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11485666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50913850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18288277                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18288277                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18288277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18280857                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21102809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11485666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               69202126                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248221813                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21411652                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17434477                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1917998                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8800253                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8135286                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236569                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87021                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193673193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120511474                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21411652                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10371855                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25472138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5740350                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7611312                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11849449                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917450                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230547601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.632076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.001756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205075463     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725940      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140120      0.93%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311213      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952037      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107729      0.48%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757600      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1928530      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12548969      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230547601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086260                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485499                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191343003                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9980133                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25331616                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108408                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3784437                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651057                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6522                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145446144                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51631                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3784437                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191598201                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6434056                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2407682                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25185463                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1137750                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145231826                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1177                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        419863                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       565706                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        28321                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203223708                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676868172                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676868172                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34773002                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34066                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17986                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3595061                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851333                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296209                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1703562                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144717161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34066                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137413020                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83690                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20221568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41334244                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1906                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230547601                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596029                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300722                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172526912     74.83%     74.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24476386     10.62%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12380572      5.37%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7988628      3.47%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570396      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583406      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3190356      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778704      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52241      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230547601                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961922     75.30%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146509     11.47%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169056     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113924857     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015468      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13651043      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805572      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137413020                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553590                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277487                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009297                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506734818                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164973486                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133594377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138690507                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       154116                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1830067                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          691                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141767                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          559                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3784437                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5714916                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       280283                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144751227                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981667                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851333                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17986                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        217103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12587                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          691                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148047                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066296                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214343                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134821616                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13516835                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2591404                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321823                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242308                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804988                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.543150                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133597009                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133594377                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79383508                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213690632                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.538206                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371488                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22294244                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942314                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226763164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540063                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.393242                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    176973721     78.04%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23329732     10.29%     88.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10835945      4.78%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819049      2.13%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656114      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545938      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1535507      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096858      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2970300      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226763164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2970300                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368553471                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293305705                       # The number of ROB writes
system.switch_cpus0.timesIdled                2864772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17674212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.482218                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.482218                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402865                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402865                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609593340                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184080933                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138152919                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248221813                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22659461                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18355044                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2073600                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8956997                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8529520                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2542497                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93635                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191365489                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125997818                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22659461                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11072017                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27595475                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6378382                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4160484                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11975042                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2072870                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227379471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.680988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.054343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199783996     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2572839      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2015235      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4749611      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1023093      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1590557      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1219542      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          768684      0.34%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13655914      6.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227379471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091287                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.507602                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189247926                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6340855                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27484482                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        91722                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4214482                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3908677                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44112                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154534951                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82344                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4214482                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189771120                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1627276                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3264177                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27021845                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1480567                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154388976                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21451                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        284545                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       554424                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       185569                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    217151137                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720456195                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720456195                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176175405                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40975732                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39014                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21941                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4877404                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15017134                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7464500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       139388                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1662157                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153281955                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38995                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143892302                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       147396                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25761612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53739606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4863                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227379471                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632829                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.303886                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165378543     72.73%     72.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26551637     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12879763      5.66%     90.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8619449      3.79%     93.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7977141      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2681514      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2766752      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       391230      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       133442      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227379471                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         413009     58.84%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        144942     20.65%     79.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143925     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120849584     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2179117      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17065      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13443868      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7402668      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143892302                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579692                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             701876                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004878                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    516013347                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179083054                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140193653                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144594178                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       361068                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3422714                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1066                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       213198                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4214482                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1053730                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98974                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153320952                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18705                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15017134                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7464500                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21929                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83657                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          492                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1123109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2303764                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141267846                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12978576                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2624456                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20379896                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20021587                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7401320                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569119                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140194682                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140193653                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83021025                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229275208                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.564792                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362102                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103209495                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126751010                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26571094                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2076543                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223164989                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.567970                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169948260     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25043754     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10932487      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6211268      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4501907      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1765943      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1367336      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       985153      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2408881      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223164989                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103209495                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126751010                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18845722                       # Number of memory references committed
system.switch_cpus1.commit.loads             11594420                       # Number of loads committed
system.switch_cpus1.commit.membars              17066                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18211539                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114207352                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2580424                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2408881                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374078212                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310858804                       # The number of ROB writes
system.switch_cpus1.timesIdled                3093176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20842342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103209495                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126751010                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103209495                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.405029                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.405029                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.415795                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.415795                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       636282620                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195216146                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142698534                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34132                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               248221813                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20426886                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16699735                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1989024                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8358892                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8016477                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2091754                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89732                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    196656509                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             114763702                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20426886                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10108231                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23907574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5523415                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4511998                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12047550                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1990685                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    228577192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.960101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       204669618     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1148727      0.50%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1749394      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2392816      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2456144      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2053384      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1164376      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1715320      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11227413      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    228577192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082293                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462343                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       194410674                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6776628                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23843048                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        45957                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3500876                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3372053                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     140612921                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1303                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3500876                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       194960444                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1295388                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4094607                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23348360                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1377508                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     140523614                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1071                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        311890                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       550253                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          799                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    195275412                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    654007491                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    654007491                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168750694                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26524710                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38762                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22288                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4006998                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13342368                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7316645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       129637                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1592292                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         140329021                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38745                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133077913                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25323                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15996254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38018042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5797                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    228577192                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582201                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.271319                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    172305763     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22939848     10.04%     85.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11864290      5.19%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8943828      3.91%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6948122      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2790416      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1774416      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       897135      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       113374      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    228577192                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          23688     10.03%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         87524     37.08%     47.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       124849     52.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111493134     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2064551      1.55%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16474      0.01%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12242468      9.20%     94.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7261286      5.46%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133077913                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.536125                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             236061                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001774                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    494994402                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    156364367                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131082396                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     133313974                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       310926                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2206700                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       179084                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3500876                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1014071                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       125598                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    140367766                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13342368                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7316645                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22271                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         92685                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1157405                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1132333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2289738                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    131270332                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11544898                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1807581                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18804651                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18556286                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7259753                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.528843                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131082612                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131082396                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75457698                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        202128277                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.528086                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.373316                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98828589                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121464535                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18910874                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32948                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2021681                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    225076316                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.539659                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.389576                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    175418084     77.94%     77.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24486818     10.88%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9305708      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4488321      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3715022      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2219594      0.99%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1882702      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       833468      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2726599      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    225076316                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98828589                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121464535                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18273225                       # Number of memory references committed
system.switch_cpus2.commit.loads             11135664                       # Number of loads committed
system.switch_cpus2.commit.membars              16474                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17420818                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109483866                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2478413                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2726599                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           362725126                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          284251921                       # The number of ROB writes
system.switch_cpus2.timesIdled                3060525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19644621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98828589                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121464535                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98828589                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.511640                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.511640                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.398146                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.398146                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       591630921                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181880598                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      130864446                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32948                       # number of misc regfile writes
system.l2.replacements                          41173                       # number of replacements
system.l2.tagsinuse                      32767.977915                       # Cycle average of tags in use
system.l2.total_refs                          2090598                       # Total number of references to valid blocks.
system.l2.sampled_refs                          73941                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.273867                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           926.225026                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.178824                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6100.547460                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.954984                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5292.512120                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.375889                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3729.034906                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6733.240015                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4956.561076                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5007.347616                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028266                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000158                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.186174                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000273                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.161515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000256                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.113801                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.205482                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.151262                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.152812                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81736                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        58767                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        42593                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  183096                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            68975                       # number of Writeback hits
system.l2.Writeback_hits::total                 68975                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81736                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        58767                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        42593                       # number of demand (read+write) hits
system.l2.demand_hits::total                   183096                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81736                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        58767                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        42593                       # number of overall hits
system.l2.overall_hits::total                  183096                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14783                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        17065                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9284                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 41168                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14783                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        17065                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9288                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41172                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14783                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        17065                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9288                       # number of overall misses
system.l2.overall_misses::total                 41172                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1437890                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2436380537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1992879                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2803823523                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1921095                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1529738810                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6775294734                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       674390                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        674390                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1437890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2436380537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1992879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2803823523                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1921095                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1530413200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6775969124                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1437890                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2436380537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1992879                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2803823523                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1921095                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1530413200                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6775969124                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        75832                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        51877                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              224264                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        68975                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             68975                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96519                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        75832                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        51881                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               224268                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96519                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        75832                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        51881                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              224268                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.153162                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.225037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.178962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.183569                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.153162                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.225037                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.179025                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.183584                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.153162                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.225037                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.179025                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.183584                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       143789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164809.614895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153298.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164302.579725                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147776.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164771.521973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164576.727895                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 168597.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 168597.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       143789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164809.614895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153298.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164302.579725                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147776.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164773.169681                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164577.118527                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       143789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164809.614895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153298.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164302.579725                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147776.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164773.169681                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164577.118527                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14789                       # number of writebacks
system.l2.writebacks::total                     14789                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14783                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        17065                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9284                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            41168                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        17065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             41172                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        17065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41172                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       854289                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1575569118                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1233612                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1809590652                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1162815                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    988647139                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4377057625                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       441350                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       441350                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       854289                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1575569118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1233612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1809590652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1162815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    989088489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4377498975                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       854289                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1575569118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1233612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1809590652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1162815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    989088489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4377498975                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.153162                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.225037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.178962                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.183569                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.153162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.225037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.179025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.183584                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.153162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.225037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.179025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183584                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85428.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106579.795576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94893.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106041.057838                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89447.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106489.351465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106321.842815                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 110337.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110337.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 85428.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106579.795576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94893.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106041.057838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89447.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106491.008721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106322.232950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 85428.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106579.795576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94893.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106041.057838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89447.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106491.008721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106322.232950                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.914648                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011857088                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849830.142596                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.914648                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015889                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876466                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11849438                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11849438                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11849438                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11849438                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11849438                       # number of overall hits
system.cpu0.icache.overall_hits::total       11849438                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1721246                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1721246                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1721246                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1721246                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1721246                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1721246                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11849449                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11849449                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11849449                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11849449                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11849449                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11849449                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156476.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156476.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156476.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156476.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156476.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156476.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1520890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1520890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1520890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1520890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1520890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1520890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       152089                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       152089                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       152089                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       152089                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       152089                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       152089                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96519                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190996808                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96775                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1973.617236                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.592800                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.407200                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916378                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083622                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10411486                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10411486                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677254                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677254                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17495                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17495                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088740                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088740                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088740                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088740                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398594                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398594                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           58                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           58                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398652                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398652                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398652                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398652                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36711426102                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36711426102                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4813088                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4813088                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36716239190                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36716239190                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36716239190                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36716239190                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10810080                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10810080                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18487392                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18487392                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18487392                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18487392                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036872                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021563                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021563                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021563                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021563                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 92102.304857                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92102.304857                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82984.275862                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82984.275862                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 92100.978272                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92100.978272                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 92100.978272                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92100.978272                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22573                       # number of writebacks
system.cpu0.dcache.writebacks::total            22573                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302075                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302075                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           58                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302133                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302133                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96519                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96519                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96519                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96519                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8034463348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8034463348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8034463348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8034463348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8034463348                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8034463348                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008929                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008929                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005221                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005221                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005221                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005221                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83242.297869                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83242.297869                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 83242.297869                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83242.297869                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 83242.297869                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83242.297869                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997099                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017145177                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071578.771894                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997099                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11975028                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11975028                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11975028                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11975028                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11975028                       # number of overall hits
system.cpu1.icache.overall_hits::total       11975028                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2423288                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2423288                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2423288                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2423288                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2423288                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2423288                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11975042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11975042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11975042                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11975042                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11975042                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11975042                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       173092                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       173092                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       173092                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       173092                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       173092                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       173092                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2101179                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2101179                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2101179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2101179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2101179                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2101179                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161629.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161629.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161629.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161629.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161629.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161629.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75832                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180802082                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76088                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2376.223347                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.227832                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.772168                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903234                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096766                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9724331                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9724331                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7217170                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7217170                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21646                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21646                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17066                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17066                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16941501                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16941501                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16941501                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16941501                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181911                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181911                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181911                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181911                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181911                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18712975644                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18712975644                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18712975644                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18712975644                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18712975644                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18712975644                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9906242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9906242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7217170                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7217170                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17066                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17066                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17123412                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17123412                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17123412                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17123412                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018363                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018363                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010624                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010624                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010624                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010624                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102868.851493                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102868.851493                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102868.851493                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102868.851493                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102868.851493                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102868.851493                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21886                       # number of writebacks
system.cpu1.dcache.writebacks::total            21886                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106079                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106079                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106079                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106079                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106079                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106079                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75832                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75832                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75832                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75832                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75832                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75832                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6833390024                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6833390024                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6833390024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6833390024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6833390024                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6833390024                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007655                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007655                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004429                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004429                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004429                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004429                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90112.222070                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90112.222070                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90112.222070                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90112.222070                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90112.222070                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90112.222070                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               492.997016                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015359798                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2059553.342799                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997016                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          480                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.769231                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12047531                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12047531                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12047531                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12047531                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12047531                       # number of overall hits
system.cpu2.icache.overall_hits::total       12047531                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2782011                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2782011                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2782011                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2782011                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2782011                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2782011                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12047550                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12047550                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12047550                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12047550                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12047550                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12047550                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 146421.631579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 146421.631579                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 146421.631579                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 146421.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 146421.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 146421.631579                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2029764                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2029764                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2029764                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2029764                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2029764                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2029764                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156135.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156135.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156135.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156135.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156135.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156135.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51881                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172165519                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52137                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3302.175403                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.221422                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.778578                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911021                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088979                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8472473                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8472473                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7100798                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7100798                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17330                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17330                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16474                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16474                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15573271                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15573271                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15573271                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15573271                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       147175                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       147175                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2822                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2822                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       149997                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        149997                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       149997                       # number of overall misses
system.cpu2.dcache.overall_misses::total       149997                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15218102479                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15218102479                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    403991353                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    403991353                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15622093832                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15622093832                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15622093832                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15622093832                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8619648                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8619648                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7103620                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7103620                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16474                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16474                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15723268                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15723268                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15723268                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15723268                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017074                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017074                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000397                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000397                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009540                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009540                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009540                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009540                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 103401.409744                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103401.409744                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 143157.814670                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 143157.814670                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 104149.375201                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104149.375201                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 104149.375201                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104149.375201                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       946504                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 105167.111111                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24516                       # number of writebacks
system.cpu2.dcache.writebacks::total            24516                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        95298                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        95298                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2818                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2818                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        98116                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        98116                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        98116                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        98116                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51877                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51877                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51881                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51881                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51881                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51881                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4422025382                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4422025382                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       707590                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       707590                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4422732972                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4422732972                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4422732972                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4422732972                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003300                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003300                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003300                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003300                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85240.576402                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85240.576402                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 176897.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 176897.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85247.643106                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85247.643106                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85247.643106                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85247.643106                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
