Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Oct  5 10:11:02 2024
| Host         : george-MacBookPro running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   274 |
|    Minimum number of control sets                        |   274 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   702 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   274 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     6 |
| >= 16              |   118 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             863 |          282 |
| No           | No                    | Yes                    |             728 |          141 |
| No           | Yes                   | No                     |             746 |          270 |
| Yes          | No                    | No                     |            1155 |          301 |
| Yes          | No                    | Yes                    |             608 |          154 |
| Yes          | Yes                   | No                     |            1110 |          315 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                                                               Enable Signal                                                                                                                               |                                                                                                                                   Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0                                                                                                                      |                1 |              1 |         1.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0                                                                                                                      |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              2 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                  | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0           |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                   | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                         |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                     |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                   | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/edge_cap0/E[0]                                                                                                                                                                                                | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                  | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                   | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                  | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                   | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                   | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                2 |              4 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                   | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                   | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                   | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                  | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                  | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                  | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                  | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/E[0]                                                                                                                                                                                   | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                         | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                         | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]                                                                                         | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                                       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                                                   | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0]                                                                   | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43][0]                                                                   | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0]                                                                   | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                         | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                         | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                         | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                         | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_0[0]                                                                                                      | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_1[0]                                                                                                      | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                           | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                         | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11]_0[0]                                                                                                                                                  | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                                     | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_2[0]                                                                                                      | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                        | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                   |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                  | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                  | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_register_slice_0/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                2 |              5 |         2.50 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                                                                     | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0                                                                                                                               |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                 | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                 | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_register_slice_0/inst/w.w_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                      |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                      |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                      |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                      |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/xbar/inst/gen_master_slots[2].reg_slice_mi/p_0_in                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/xbar/inst/gen_master_slots[2].reg_slice_mi/p_1_in                                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | top_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                      |                1 |              7 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                      |                2 |              7 |         3.50 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                  | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0           |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                        | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                                 | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                      |                6 |              9 |         1.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                     |                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                                 | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                           | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                                                                                                                                        |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              9 |         3.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                    |                6 |             10 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_pmc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                6 |             11 |         1.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_esp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                               | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/E[0]                                                                                                                                                                         | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             12 |         4.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |             12 |         3.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_1[0]                                                                                                           |                                                                                                                                                                                                                                                                                      |                2 |             13 |         6.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |             13 |         6.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |             13 |         2.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                            | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                8 |             15 |         1.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                             | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                |                4 |             15 |         3.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/sel                                                                                                                                                                                                       | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/bit_aligner_0/sel                                                                                                                                                                                         | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__26_n_0                                                                                                                                                             | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/bit_aligner_0/sel                                                                                                                                                                                         | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__24_n_0                                                                                                                                                             | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/timer_aligner_0/hold_off_timer[0]_i_1__30_n_0                                                                                                                                                                           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                     | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                     | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                     | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                     | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                     | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                     | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__6_n_0                                                                                                                                                               | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/sel                                                                                                                                                                                          | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__4_n_0                                                                                                                                                               | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/bit_aligner_0/sel                                                                                                                                                                                          | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                    | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__2_n_0                                                                                                                                                               | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                     | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/sel                                                                                                                                                                                          | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__0_n_0                                                                                                                                                               | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             16 |         3.20 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/bit_aligner_0/sel                                                                                                                                                                                          | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__28_n_0                                                                                                                                                             | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                     | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/bit_aligner_0/sel                                                                                                                                                                                         | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__10_n_0                                                                                                                                                              | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/sel                                                                                                                                                                                          | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__14_n_0                                                                                                                                                              | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/sel                                                                                                                                                                                         | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/sel                                                                                                                                                                                          | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/bit_aligner_0/sel                                                                                                                                                                                          | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__8_n_0                                                                                                                                                               | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/sel                                                                                                                                                                                          | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__12_n_0                                                                                                                                                              | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20_n_0                                                                                                                                                             | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/sel                                                                                                                                                                                         | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/sel                                                                                                                                                                                          | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__16_n_0                                                                                                                                                              | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__18_n_0                                                                                                                                                             | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
| ~top_i/sensor_0/clk_wiz_0/inst/ser_clk           |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/bit_aligner_0/sel                                                                                                                                                                                         | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__22_n_0                                                                                                                                                             | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |               17 |             17 |         1.00 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                            | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                7 |             17 |         2.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                           |                4 |             17 |         4.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                  | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                7 |             17 |         2.43 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                7 |             18 |         2.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                5 |             21 |         4.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                6 |             21 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_register_slice_0/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             23 |         4.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                       | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                6 |             23 |         3.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                      |                9 |             23 |         2.56 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                5 |             23 |         4.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |               10 |             23 |         2.30 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                    | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                8 |             23 |         2.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                8 |             23 |         2.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               10 |             23 |         2.30 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           |                                                                                                                                                                                                                                                                           | top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_register_slice_0/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                8 |             25 |         3.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                8 |             27 |         3.38 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                8 |             27 |         3.38 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                6 |             28 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           | top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                5 |             28 |         5.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               12 |             28 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |               13 |             28 |         2.15 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                9 |             29 |         3.22 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                8 |             29 |         3.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_2[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                8 |             29 |         3.62 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                6 |             29 |         4.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                8 |             31 |         3.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                           |                6 |             31 |         5.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |               10 |             31 |         3.10 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           | top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/edge_cap0/rising_o_reg_0                                                                                                                                                                                                   | top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |               20 |             32 |         1.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               10 |             32 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                9 |             32 |         3.56 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                      | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |               12 |             33 |         2.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               13 |             33 |         2.54 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                |               12 |             33 |         2.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_register_slice_0/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             34 |         5.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/peripherals_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               11 |             35 |         3.18 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             45 |         6.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               13 |             45 |         3.46 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |               10 |             45 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                            | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |               14 |             45 |         3.21 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                            | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                  |               11 |             45 |         4.09 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               10 |             45 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                9 |             45 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/PS7_i[0]                                                                                                                     |                                                                                                                                                                                                                                                                                      |               17 |             45 |         2.65 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                9 |             45 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                7 |             45 |         6.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                9 |             47 |         5.22 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               14 |             47 |         3.36 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |               12 |             47 |         3.92 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       | top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                9 |             47 |         5.22 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               22 |             64 |         2.91 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |               21 |             67 |         3.19 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           | top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               23 |             72 |         3.13 |
|  top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |               27 |            101 |         3.74 |
|  top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |               38 |            133 |         3.50 |
|  top_i/sensor_0/clk_wiz_0/inst/ser_clk           |                                                                                                                                                                                                                                                                           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |               45 |            240 |         5.33 |
|  top_i/sensor_0/clk_wiz_0/inst/par_clk           |                                                                                                                                                                                                                                                                           | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                               |               92 |            464 |         5.04 |
|  top_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |              173 |            565 |         3.27 |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


