;redcode
;assert 1
	SPL 0, 93
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SLT <-0, @2
	SLT 103, 0
	SUB 30, 30
	SUB @121, 103
	SUB 30, @10
	SUB 5, 10
	SUB 5, 10
	CMP <800, @6
	SUB 5, 10
	SUB @121, 163
	CMP <0, @2
	SUB -207, <-120
	CMP <0, @2
	SUB 10, -0
	CMP -50, -0
	SLT <-0, @2
	CMP -50, -0
	ADD -8, <-20
	JMP -7, @-20
	SLT 240, 539
	SPL -0, 2
	JMP <-4, @-28
	DJN -1, @-20
	ADD 210, 30
	SUB #72, @200
	CMP -207, <-120
	SUB @-127, 100
	ADD #0, 9
	SUB @121, 103
	SLT -50, -0
	SUB @100, @2
	ADD 210, -60
	CMP @121, 163
	ADD 210, -60
	ADD 280, 30
	SPL -207, @-120
	DJN -8, @-20
	SUB -50, -0
	CMP @-127, 109
	SUB @-127, 109
	SPL 0, 93
	CMP @121, 163
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	CMP -207, <-120
