<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-gpio.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-gpio.h</h1><a href="cvmx-gpio_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 <span class="comment"></span>
<a name="l00040"></a>00040 <span class="comment">/**</span>
<a name="l00041"></a>00041 <span class="comment"> * @file</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * General Purpose IO interface.</span>
<a name="l00044"></a>00044 <span class="comment"> *</span>
<a name="l00045"></a>00045 <span class="comment"> * &lt;hr&gt;$Revision: 129228 $&lt;hr&gt;</span>
<a name="l00046"></a>00046 <span class="comment"> */</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#ifndef __CVMX_GPIO_H__</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_GPIO_H__</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>
<a name="l00051"></a>00051 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00053"></a>00053 <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00054"></a>00054 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00055"></a>00055 <span class="preprocessor">#endif</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 <span class="preprocessor">#ifdef __U_BOOT__</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor"># include &lt;asm/arch/cvmx-clock.h&gt;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#elif defined(CVMX_BUILD_FOR_LINUX_KERNEL)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor"># include &lt;asm/octeon/cvmx-clock.h&gt;</span>
<a name="l00061"></a>00061 <span class="preprocessor">#else</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor"># include &quot;<a class="code" href="cvmx-clock_8h.html" title="Interface to Core, IO and DDR Clock.">cvmx-clock.h</a>&quot;</span>
<a name="l00063"></a>00063 <span class="preprocessor">#endif</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="comment">/* CSR typedefs have been moved to cvmx-gpio-defs.h */</span>
<a name="l00065"></a>00065 <span class="comment"></span>
<a name="l00066"></a>00066 <span class="comment">/**</span>
<a name="l00067"></a>00067 <span class="comment"> * Clear the interrupt rising edge detector for the supplied</span>
<a name="l00068"></a>00068 <span class="comment"> * pins in the mask. Chips which have more than 16 GPIO pins</span>
<a name="l00069"></a>00069 <span class="comment"> * can&apos;t use them for interrupts.</span>
<a name="l00070"></a>00070 <span class="comment"> *</span>
<a name="l00071"></a>00071 <span class="comment"> * @param node       Node to clear</span>
<a name="l00072"></a>00072 <span class="comment"> * @param clear_mask Mask of pins to clear</span>
<a name="l00073"></a>00073 <span class="comment"> */</span>
<a name="l00074"></a><a class="code" href="cvmx-gpio_8h.html#aa8e327c1305c6f92abd3417f22860a49">00074</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#aa8e327c1305c6f92abd3417f22860a49" title="Clear the interrupt rising edge detector for the supplied pins in the mask.">__cvmx_gpio_interrupt_clear</a>(uint8_t node,
<a name="l00075"></a>00075                            uint64_t clear_mask)
<a name="l00076"></a>00076 {
<a name="l00077"></a>00077     <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>)) {
<a name="l00078"></a>00078         <a class="code" href="unioncvmx__gpio__multi__cast.html" title="cvmx_gpio_multi_cast">cvmx_gpio_multi_cast_t</a> multi_cast;
<a name="l00079"></a>00079         <a class="code" href="unioncvmx__gpio__bit__cfgx.html" title="cvmx_gpio_bit_cfg#">cvmx_gpio_bit_cfgx_t</a> gpio_bit;
<a name="l00080"></a>00080         <span class="keywordtype">int</span> core = <a class="code" href="cvmx-coremask_8h.html#a921674fae09cb6a5f34a3d953165cd0b">cvmx_get_core_num</a>();
<a name="l00081"></a>00081 
<a name="l00082"></a>00082         multi_cast.<a class="code" href="unioncvmx__gpio__multi__cast.html#a4518127459f9d32f197b500ded0770aa">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#a6d30cc8ab2f3af415be10112450e792c">CVMX_GPIO_MULTI_CAST</a>);
<a name="l00083"></a>00083         gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(core));
<a name="l00084"></a>00084 
<a name="l00085"></a>00085         <span class="comment">/* If Multicast mode is enabled, and GPIO interrupt is enabled</span>
<a name="l00086"></a>00086 <span class="comment">         * for edge detection, then GPIO&lt;4..7&gt; interrupts are per core</span>
<a name="l00087"></a>00087 <span class="comment">         */</span>
<a name="l00088"></a>00088         <span class="keywordflow">if</span> (multi_cast.<a class="code" href="unioncvmx__gpio__multi__cast.html#acc86b9b9561e5e945204cc787b408139">s</a>.<a class="code" href="structcvmx__gpio__multi__cast_1_1cvmx__gpio__multi__cast__s.html#a5bdf5406a8d619ec9ab44269e40cfe2e">en</a> &amp;&amp; gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#ae27647939b8a42e6f707dc2e569a4553">s</a>.<a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#ad864f6fbc22218f3d84ca4e68248d373">int_en</a> &amp;&amp; gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#ae27647939b8a42e6f707dc2e569a4553">s</a>.<a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7508898410a5f3c26975dadb8c5665bb">int_type</a>) {
<a name="l00089"></a>00089             <span class="comment">/* Clear GPIO&lt;4..7&gt; per core */</span>
<a name="l00090"></a>00090             <a class="code" href="unioncvmx__ciu__intx__sum0.html" title="cvmx_ciu_int::_sum0">cvmx_ciu_intx_sum0_t</a> ciu_sum0;
<a name="l00091"></a>00091             ciu_sum0.<a class="code" href="unioncvmx__ciu__intx__sum0.html#a7fe3afc6e267e7eaa46643465d007fdb">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node,
<a name="l00092"></a>00092                               <a class="code" href="cvmx-ciu-defs_8h.html#a0ae7579d9ebbab50c900127d29e89226">CVMX_CIU_INTX_SUM0</a>(core * 2));
<a name="l00093"></a>00093             ciu_sum0.<a class="code" href="unioncvmx__ciu__intx__sum0.html#af81d3918bf9341daeaee9f66277fb381">s</a>.<a class="code" href="structcvmx__ciu__intx__sum0_1_1cvmx__ciu__intx__sum0__s.html#a4f00a6eec0519b4b4db6bb563daaf760">gpio</a> = clear_mask &amp; 0xf0;
<a name="l00094"></a>00094             <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-ciu-defs_8h.html#a0ae7579d9ebbab50c900127d29e89226">CVMX_CIU_INTX_SUM0</a>(core * 2),
<a name="l00095"></a>00095                         ciu_sum0.<a class="code" href="unioncvmx__ciu__intx__sum0.html#a7fe3afc6e267e7eaa46643465d007fdb">u64</a>);
<a name="l00096"></a>00096 
<a name="l00097"></a>00097             <span class="comment">/* Clear other GPIO pins for all cores. */</span>
<a name="l00098"></a>00098             <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#a56d6f2eedee67ce5da41ca10eecca715">CVMX_GPIO_INT_CLR</a>,
<a name="l00099"></a>00099                         (clear_mask &amp; ~0xf0));
<a name="l00100"></a>00100             <span class="keywordflow">return</span>;
<a name="l00101"></a>00101         }
<a name="l00102"></a>00102     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)
<a name="l00103"></a>00103            || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)
<a name="l00104"></a>00104            || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)) {
<a name="l00105"></a>00105         <a class="code" href="cvmx-utils_8h.html#a50112e4e118a749dcf244ccafcdc37ba">cvmx_dprintf</a>(<span class="stringliteral">&quot;%s: Not yet implemented for 7xxx!\n&quot;</span>, __func__);
<a name="l00106"></a>00106     } <span class="keywordflow">else</span> {
<a name="l00107"></a>00107         <span class="comment">/*</span>
<a name="l00108"></a>00108 <span class="comment">         * For all models except 70xx, 61xx:</span>
<a name="l00109"></a>00109 <span class="comment">         * Clear GPIO pins state across all cores and</span>
<a name="l00110"></a>00110 <span class="comment">         * common interrupt states.</span>
<a name="l00111"></a>00111 <span class="comment">         */</span>
<a name="l00112"></a>00112         <a class="code" href="unioncvmx__gpio__int__clr.html" title="cvmx_gpio_int_clr">cvmx_gpio_int_clr_t</a> gpio_int_clr;
<a name="l00113"></a>00113 
<a name="l00114"></a>00114         gpio_int_clr.<a class="code" href="unioncvmx__gpio__int__clr.html#acad4c1665a171108ae587535fe4e1dda">u64</a> = 0;
<a name="l00115"></a>00115         gpio_int_clr.<a class="code" href="unioncvmx__gpio__int__clr.html#aec9d6e181345cfa2c0c161b84d8e77f8">s</a>.<a class="code" href="structcvmx__gpio__int__clr_1_1cvmx__gpio__int__clr__s.html#a22ed952ed948d8dca5e7e97cd0c6e753">type</a> = clear_mask;
<a name="l00116"></a>00116         <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#a56d6f2eedee67ce5da41ca10eecca715">CVMX_GPIO_INT_CLR</a>, gpio_int_clr.<a class="code" href="unioncvmx__gpio__int__clr.html#acad4c1665a171108ae587535fe4e1dda">u64</a>);
<a name="l00117"></a>00117     }
<a name="l00118"></a>00118 }
<a name="l00119"></a>00119 <span class="comment"></span>
<a name="l00120"></a>00120 <span class="comment">/**</span>
<a name="l00121"></a>00121 <span class="comment"> * Clear the interrupt rising edge detector for the supplied</span>
<a name="l00122"></a>00122 <span class="comment"> * pins in the mask. Chips which have more than 16 GPIO pins</span>
<a name="l00123"></a>00123 <span class="comment"> * can&apos;t use them for interrupts.</span>
<a name="l00124"></a>00124 <span class="comment"> * @deprecated</span>
<a name="l00125"></a>00125 <span class="comment"> *</span>
<a name="l00126"></a>00126 <span class="comment"> * @param clear_mask Mask of pins to clear</span>
<a name="l00127"></a>00127 <span class="comment"> */</span>
<a name="l00128"></a><a class="code" href="cvmx-gpio_8h.html#acdd6a87c048604a2d8a6f3ef9fd374ca">00128</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#acdd6a87c048604a2d8a6f3ef9fd374ca" title="Clear the interrupt rising edge detector for the supplied pins in the mask.">cvmx_gpio_interrupt_clear</a>(uint64_t clear_mask)
<a name="l00129"></a>00129 {
<a name="l00130"></a>00130     <a class="code" href="cvmx-gpio_8h.html#aa8e327c1305c6f92abd3417f22860a49" title="Clear the interrupt rising edge detector for the supplied pins in the mask.">__cvmx_gpio_interrupt_clear</a>(0, clear_mask);
<a name="l00131"></a>00131 }
<a name="l00132"></a>00132 
<a name="l00133"></a><a class="code" href="cvmx-gpio_8h.html#ad7178cf9acb6eed8bb11102edc35672f">00133</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#ad7178cf9acb6eed8bb11102edc35672f">cvmx_gpio_interrupt_clear_node</a>(<span class="keywordtype">int</span> node,
<a name="l00134"></a>00134                           uint64_t clear_mask)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <a class="code" href="cvmx-gpio_8h.html#aa8e327c1305c6f92abd3417f22860a49" title="Clear the interrupt rising edge detector for the supplied pins in the mask.">__cvmx_gpio_interrupt_clear</a>(node, clear_mask);
<a name="l00137"></a>00137 }
<a name="l00138"></a>00138 <span class="comment"></span>
<a name="l00139"></a>00139 <span class="comment">/**</span>
<a name="l00140"></a>00140 <span class="comment"> * GPIO configure Pin on the specified node</span>
<a name="l00141"></a>00141 <span class="comment"> *</span>
<a name="l00142"></a>00142 <span class="comment"> * @param node  Node to read from</span>
<a name="l00143"></a>00143 <span class="comment"> * @param bit   The GPIO to use</span>
<a name="l00144"></a>00144 <span class="comment"> * @param mode  Drive GPIO as output pin or not.</span>
<a name="l00145"></a>00145 <span class="comment"> *</span>
<a name="l00146"></a>00146 <span class="comment"> */</span>
<a name="l00147"></a><a class="code" href="cvmx-gpio_8h.html#a077b21fdc919e66634d9ff103cea1fb4">00147</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#a077b21fdc919e66634d9ff103cea1fb4" title="GPIO configure Pin on the specified node.">__cvmx_gpio_cfg</a>(uint8_t node, <span class="keywordtype">int</span> bit, <span class="keywordtype">int</span> mode)
<a name="l00148"></a>00148 {
<a name="l00149"></a>00149     <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)
<a name="l00150"></a>00150         || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)
<a name="l00151"></a>00151         || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)) {
<a name="l00152"></a>00152         <a class="code" href="unioncvmx__gpio__bit__cfgx.html" title="cvmx_gpio_bit_cfg#">cvmx_gpio_bit_cfgx_t</a> bit_cfg;
<a name="l00153"></a>00153 
<a name="l00154"></a>00154         bit_cfg.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit));
<a name="l00155"></a>00155         bit_cfg.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#ae27647939b8a42e6f707dc2e569a4553">s</a>.<a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#ac7048e8247dc7fb7778ca3c545a7e47a">tx_oe</a> = !!mode;
<a name="l00156"></a>00156         <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit), bit_cfg.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a>);
<a name="l00157"></a>00157         <span class="keywordflow">return</span>;
<a name="l00158"></a>00158     }
<a name="l00159"></a>00159     <span class="keywordflow">if</span> (bit &gt; 15 &amp;&amp; bit &lt; 20) {
<a name="l00160"></a>00160         <span class="comment">/* CN61XX/CN66XX has 20 GPIO pins and only 16 are interruptable. */</span>
<a name="l00161"></a>00161         <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>)
<a name="l00162"></a>00162             || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>)
<a name="l00163"></a>00163             || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>)) {
<a name="l00164"></a>00164             <a class="code" href="unioncvmx__gpio__xbit__cfgx.html" title="cvmx_gpio_xbit_cfg#">cvmx_gpio_xbit_cfgx_t</a> gpio_xbit;
<a name="l00165"></a>00165             gpio_xbit.<a class="code" href="unioncvmx__gpio__xbit__cfgx.html#affd40929332d429e0aa89820ce6b9c46">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node,
<a name="l00166"></a>00166                                <a class="code" href="cvmx-gpio-defs_8h.html#ae94f2a3652327d7932121bca452b94f5">CVMX_GPIO_XBIT_CFGX</a>(bit));
<a name="l00167"></a>00167             gpio_xbit.<a class="code" href="unioncvmx__gpio__xbit__cfgx.html#ae7b1bde9b3753f1ccad4ac8a09f12166">s</a>.<a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a765e7834eecfc17cc24698cd62584243">tx_oe</a> = !!mode;
<a name="l00168"></a>00168             <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#ae94f2a3652327d7932121bca452b94f5">CVMX_GPIO_XBIT_CFGX</a>(bit),
<a name="l00169"></a>00169                         gpio_xbit.<a class="code" href="unioncvmx__gpio__xbit__cfgx.html#affd40929332d429e0aa89820ce6b9c46">u64</a>);
<a name="l00170"></a>00170         } <span class="keywordflow">else</span>
<a name="l00171"></a>00171             <a class="code" href="cvmx-utils_8h.html#a50112e4e118a749dcf244ccafcdc37ba">cvmx_dprintf</a>(<span class="stringliteral">&quot;%s: Invalid GPIO bit(%d)\n&quot;</span>,
<a name="l00172"></a>00172                      __func__, bit);
<a name="l00173"></a>00173     } <span class="keywordflow">else</span> {
<a name="l00174"></a>00174         <a class="code" href="unioncvmx__gpio__bit__cfgx.html" title="cvmx_gpio_bit_cfg#">cvmx_gpio_bit_cfgx_t</a> gpio_bit;
<a name="l00175"></a>00175         gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit));
<a name="l00176"></a>00176         gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#ae27647939b8a42e6f707dc2e569a4553">s</a>.<a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#ac7048e8247dc7fb7778ca3c545a7e47a">tx_oe</a> = !!mode;
<a name="l00177"></a>00177         <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit), gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a>);
<a name="l00178"></a>00178     }
<a name="l00179"></a>00179 }
<a name="l00180"></a>00180 <span class="comment"></span>
<a name="l00181"></a>00181 <span class="comment">/**</span>
<a name="l00182"></a>00182 <span class="comment"> * GPIO configure output selection mode</span>
<a name="l00183"></a>00183 <span class="comment"> *</span>
<a name="l00184"></a>00184 <span class="comment"> * @param node  Node to configure</span>
<a name="l00185"></a>00185 <span class="comment"> * @param bit   The GPIO to configure</span>
<a name="l00186"></a>00186 <span class="comment"> * @param output_sel    output selection value</span>
<a name="l00187"></a>00187 <span class="comment"> */</span>
<a name="l00188"></a><a class="code" href="cvmx-gpio_8h.html#a3de8bd5276a64a7184f9ff3e7e89dc6d">00188</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#a3de8bd5276a64a7184f9ff3e7e89dc6d" title="GPIO configure output selection mode.">cvmx_gpio_cfg_sel</a>(uint8_t node, <span class="keywordtype">int</span> bit, <span class="keywordtype">int</span> output_sel)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!<a class="code" href="octeon-model_8h.html#ac98a6b9c81e1a52f14e4c195b97e0199">OCTEON_IS_OCTEON3</a>()) {
<a name="l00191"></a>00191         <a class="code" href="cvmx-utils_8h.html#a50112e4e118a749dcf244ccafcdc37ba">cvmx_dprintf</a>(<span class="stringliteral">&quot;%s: Only OCTEON3 required.&quot;</span>, __func__);
<a name="l00192"></a>00192         <span class="keywordflow">return</span>;
<a name="l00193"></a>00193     }
<a name="l00194"></a>00194 
<a name="l00195"></a>00195     <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)
<a name="l00196"></a>00196         || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)
<a name="l00197"></a>00197         || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)) {
<a name="l00198"></a>00198         <a class="code" href="unioncvmx__gpio__bit__cfgx.html" title="cvmx_gpio_bit_cfg#">cvmx_gpio_bit_cfgx_t</a> bit_cfg;
<a name="l00199"></a>00199         bit_cfg.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit));
<a name="l00200"></a>00200         bit_cfg.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a69efda7d1443025b1d382147a542b3da">cn70xx</a>.<a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a55ed1a2661b32551ef616dccee931223">output_sel</a> = output_sel;
<a name="l00201"></a>00201         <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit), bit_cfg.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a>);
<a name="l00202"></a>00202         <span class="keywordflow">return</span>;
<a name="l00203"></a>00203     }
<a name="l00204"></a>00204 
<a name="l00205"></a>00205     <span class="keywordflow">if</span> (bit &gt; 15 &amp;&amp; bit &lt; 20) {
<a name="l00206"></a>00206         <a class="code" href="unioncvmx__gpio__xbit__cfgx.html" title="cvmx_gpio_xbit_cfg#">cvmx_gpio_xbit_cfgx_t</a> gpio_xbit;
<a name="l00207"></a>00207         gpio_xbit.<a class="code" href="unioncvmx__gpio__xbit__cfgx.html#affd40929332d429e0aa89820ce6b9c46">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node,
<a name="l00208"></a>00208                            <a class="code" href="cvmx-gpio-defs_8h.html#ae94f2a3652327d7932121bca452b94f5">CVMX_GPIO_XBIT_CFGX</a>(bit));
<a name="l00209"></a>00209         gpio_xbit.<a class="code" href="unioncvmx__gpio__xbit__cfgx.html#aa33539d374a9f8404d66824a73a54dd6">cn70xx</a>.<a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__cn70xx.html#ad05bf094e7616108e97f09d5dc07d677">output_sel</a> = output_sel;
<a name="l00210"></a>00210         <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#ae94f2a3652327d7932121bca452b94f5">CVMX_GPIO_XBIT_CFGX</a>(bit),
<a name="l00211"></a>00211                     gpio_xbit.<a class="code" href="unioncvmx__gpio__xbit__cfgx.html#affd40929332d429e0aa89820ce6b9c46">u64</a>);
<a name="l00212"></a>00212     } <span class="keywordflow">else</span> {
<a name="l00213"></a>00213         <a class="code" href="unioncvmx__gpio__bit__cfgx.html" title="cvmx_gpio_bit_cfg#">cvmx_gpio_bit_cfgx_t</a> gpio_bit;
<a name="l00214"></a>00214         gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit));
<a name="l00215"></a>00215         gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a69efda7d1443025b1d382147a542b3da">cn70xx</a>.<a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__cn70xx.html#a55ed1a2661b32551ef616dccee931223">output_sel</a> = output_sel;
<a name="l00216"></a>00216         <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit),
<a name="l00217"></a>00217                     gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a>);
<a name="l00218"></a>00218     }
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 <span class="comment"></span>
<a name="l00221"></a>00221 <span class="comment">/**</span>
<a name="l00222"></a>00222 <span class="comment"> * Inverts the input to a GPIO</span>
<a name="l00223"></a>00223 <span class="comment"> *</span>
<a name="l00224"></a>00224 <span class="comment"> * @param node  Node to configure</span>
<a name="l00225"></a>00225 <span class="comment"> * @param bit   The GPIO to configure</span>
<a name="l00226"></a>00226 <span class="comment"> * @param invert    1 to invert input, 0 to not invert</span>
<a name="l00227"></a>00227 <span class="comment"> */</span>
<a name="l00228"></a><a class="code" href="cvmx-gpio_8h.html#a457e8969f54ef6608f4ff1dcb5f592c4">00228</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#a457e8969f54ef6608f4ff1dcb5f592c4" title="Inverts the input to a GPIO.">cvmx_gpio_invert_input</a>(uint8_t node, <span class="keywordtype">int</span> bit, <span class="keywordtype">int</span> invert)
<a name="l00229"></a>00229 {
<a name="l00230"></a>00230     <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)
<a name="l00231"></a>00231         || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)
<a name="l00232"></a>00232         || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)) {
<a name="l00233"></a>00233         <a class="code" href="unioncvmx__gpio__bit__cfgx.html" title="cvmx_gpio_bit_cfg#">cvmx_gpio_bit_cfgx_t</a> bit_cfg;
<a name="l00234"></a>00234         bit_cfg.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit));
<a name="l00235"></a>00235         bit_cfg.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#ae27647939b8a42e6f707dc2e569a4553">s</a>.<a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7fd8ef5a01f0375f88833a777132db04">rx_xor</a> = !!invert;
<a name="l00236"></a>00236         <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit), bit_cfg.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a>);
<a name="l00237"></a>00237         <span class="keywordflow">return</span>;
<a name="l00238"></a>00238     }
<a name="l00239"></a>00239 
<a name="l00240"></a>00240     <span class="keywordflow">if</span> (bit &gt; 15 &amp;&amp; bit &lt; 20) {
<a name="l00241"></a>00241         <a class="code" href="unioncvmx__gpio__xbit__cfgx.html" title="cvmx_gpio_xbit_cfg#">cvmx_gpio_xbit_cfgx_t</a> gpio_xbit;
<a name="l00242"></a>00242         gpio_xbit.<a class="code" href="unioncvmx__gpio__xbit__cfgx.html#affd40929332d429e0aa89820ce6b9c46">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node,
<a name="l00243"></a>00243                            <a class="code" href="cvmx-gpio-defs_8h.html#ae94f2a3652327d7932121bca452b94f5">CVMX_GPIO_XBIT_CFGX</a>(bit));
<a name="l00244"></a>00244         gpio_xbit.<a class="code" href="unioncvmx__gpio__xbit__cfgx.html#ae7b1bde9b3753f1ccad4ac8a09f12166">s</a>.<a class="code" href="structcvmx__gpio__xbit__cfgx_1_1cvmx__gpio__xbit__cfgx__s.html#a26fbe4508a581d22b437c9219f40c6e4">rx_xor</a> = !!invert;
<a name="l00245"></a>00245         <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#ae94f2a3652327d7932121bca452b94f5">CVMX_GPIO_XBIT_CFGX</a>(bit),
<a name="l00246"></a>00246                     gpio_xbit.<a class="code" href="unioncvmx__gpio__xbit__cfgx.html#affd40929332d429e0aa89820ce6b9c46">u64</a>);
<a name="l00247"></a>00247     } <span class="keywordflow">else</span> {
<a name="l00248"></a>00248         <a class="code" href="unioncvmx__gpio__bit__cfgx.html" title="cvmx_gpio_bit_cfg#">cvmx_gpio_bit_cfgx_t</a> gpio_bit;
<a name="l00249"></a>00249         gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node,
<a name="l00250"></a>00250                           <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit));
<a name="l00251"></a>00251         gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#ae27647939b8a42e6f707dc2e569a4553">s</a>.<a class="code" href="structcvmx__gpio__bit__cfgx_1_1cvmx__gpio__bit__cfgx__s.html#a7fd8ef5a01f0375f88833a777132db04">rx_xor</a> = !!invert;
<a name="l00252"></a>00252         <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#af733cd5c1602b5522edc06742c87c39d" title="cvmx-gpio-defs.h">CVMX_GPIO_BIT_CFGX</a>(bit),
<a name="l00253"></a>00253                     gpio_bit.<a class="code" href="unioncvmx__gpio__bit__cfgx.html#a51dff172172b1c9ff6b44bedad2fc374">u64</a>);
<a name="l00254"></a>00254     }
<a name="l00255"></a>00255 }
<a name="l00256"></a>00256 <span class="comment"></span>
<a name="l00257"></a>00257 <span class="comment">/**</span>
<a name="l00258"></a>00258 <span class="comment"> * GPIO configure Pin</span>
<a name="l00259"></a>00259 <span class="comment"> * @deprecated</span>
<a name="l00260"></a>00260 <span class="comment"> *</span>
<a name="l00261"></a>00261 <span class="comment"> * @param bit   The GPIO to use</span>
<a name="l00262"></a>00262 <span class="comment"> * @param mode  Drive GPIO as output pin or not.</span>
<a name="l00263"></a>00263 <span class="comment"> *</span>
<a name="l00264"></a>00264 <span class="comment"> */</span>
<a name="l00265"></a><a class="code" href="cvmx-gpio_8h.html#a3d7b254d2821206b4a83ee42218fe7e2">00265</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#a3d7b254d2821206b4a83ee42218fe7e2" title="GPIO configure Pin.">cvmx_gpio_cfg</a>(<span class="keywordtype">int</span> bit, <span class="keywordtype">int</span> mode)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <a class="code" href="cvmx-gpio_8h.html#a077b21fdc919e66634d9ff103cea1fb4" title="GPIO configure Pin on the specified node.">__cvmx_gpio_cfg</a>(0, bit, mode);
<a name="l00268"></a>00268 }
<a name="l00269"></a>00269 
<a name="l00270"></a><a class="code" href="cvmx-gpio_8h.html#ac3bf1324dcef7f4655ab6c2eb4ea84c2">00270</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#ac3bf1324dcef7f4655ab6c2eb4ea84c2">cvmx_gpio_cfg_node</a>(<span class="keywordtype">int</span> node, <span class="keywordtype">int</span> bit, <span class="keywordtype">int</span> mode)
<a name="l00271"></a>00271 {
<a name="l00272"></a>00272     <a class="code" href="cvmx-gpio_8h.html#a077b21fdc919e66634d9ff103cea1fb4" title="GPIO configure Pin on the specified node.">__cvmx_gpio_cfg</a>(node, bit, mode);
<a name="l00273"></a>00273 }
<a name="l00274"></a>00274 <span class="comment"></span>
<a name="l00275"></a>00275 <span class="comment">/**</span>
<a name="l00276"></a>00276 <span class="comment"> * GPIO Read Data</span>
<a name="l00277"></a>00277 <span class="comment"> *</span>
<a name="l00278"></a>00278 <span class="comment"> * @param node  The node to read from</span>
<a name="l00279"></a>00279 <span class="comment"> *</span>
<a name="l00280"></a>00280 <span class="comment"> * @return Status of the GPIO pins</span>
<a name="l00281"></a>00281 <span class="comment"> */</span>
<a name="l00282"></a><a class="code" href="cvmx-gpio_8h.html#a5ea25b6f2ed12558339e0d709d247113">00282</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio_8h.html#a5ea25b6f2ed12558339e0d709d247113" title="GPIO Read Data.">__cvmx_gpio_read</a>(uint8_t node)
<a name="l00283"></a>00283 {
<a name="l00284"></a>00284     <a class="code" href="unioncvmx__gpio__rx__dat.html" title="cvmx_gpio_rx_dat">cvmx_gpio_rx_dat_t</a> gpio_rx_dat;
<a name="l00285"></a>00285     gpio_rx_dat.<a class="code" href="unioncvmx__gpio__rx__dat.html#a1ef5eb4fceb8f9ad573068d931c3f31f">u64</a> = <a class="code" href="cvmx-access_8h.html#a2b50ee7713f0744b1fef03cfa4c1b670">cvmx_read_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#a619928f01f9b6a2206c01cae4d150e30">CVMX_GPIO_RX_DAT</a>);
<a name="l00286"></a>00286     <span class="keywordflow">return</span> gpio_rx_dat.<a class="code" href="unioncvmx__gpio__rx__dat.html#a6e211dba0f5d259784ff0b26c4e5dfc3">s</a>.<a class="code" href="structcvmx__gpio__rx__dat_1_1cvmx__gpio__rx__dat__s.html#aee019ae76b6a9f88b74c77881d99c477">dat</a>;
<a name="l00287"></a>00287 }
<a name="l00288"></a>00288 <span class="comment"></span>
<a name="l00289"></a>00289 <span class="comment">/**</span>
<a name="l00290"></a>00290 <span class="comment"> * GPIO Read Data</span>
<a name="l00291"></a>00291 <span class="comment"> * @deprecated</span>
<a name="l00292"></a>00292 <span class="comment"> *</span>
<a name="l00293"></a>00293 <span class="comment"> * @return Status of the GPIO pins</span>
<a name="l00294"></a>00294 <span class="comment"> */</span>
<a name="l00295"></a><a class="code" href="cvmx-gpio_8h.html#a15f0483dfdbaea937d171558e0500d5c">00295</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio_8h.html#a15f0483dfdbaea937d171558e0500d5c" title="GPIO Read Data.">cvmx_gpio_read</a>(<span class="keywordtype">void</span>)
<a name="l00296"></a>00296 {
<a name="l00297"></a>00297     <span class="keywordflow">return</span> <a class="code" href="cvmx-gpio_8h.html#a5ea25b6f2ed12558339e0d709d247113" title="GPIO Read Data.">__cvmx_gpio_read</a>(0);
<a name="l00298"></a>00298 }
<a name="l00299"></a><a class="code" href="cvmx-gpio_8h.html#a2d64f40d915c8fb019c61d349ad7b54d">00299</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-gpio_8h.html#a2d64f40d915c8fb019c61d349ad7b54d">cvmx_gpio_read_node</a>(<span class="keywordtype">int</span> node)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">return</span> <a class="code" href="cvmx-gpio_8h.html#a5ea25b6f2ed12558339e0d709d247113" title="GPIO Read Data.">__cvmx_gpio_read</a>(node);
<a name="l00302"></a>00302 }
<a name="l00303"></a>00303 <span class="comment"></span>
<a name="l00304"></a>00304 <span class="comment">/**</span>
<a name="l00305"></a>00305 <span class="comment"> * GPIO Clear pin</span>
<a name="l00306"></a>00306 <span class="comment"> *</span>
<a name="l00307"></a>00307 <span class="comment"> * @param node       Node to clear pin on</span>
<a name="l00308"></a>00308 <span class="comment"> * @param clear_mask Bit mask to indicate which bits to drive to &apos;0&apos;.</span>
<a name="l00309"></a>00309 <span class="comment"> */</span>
<a name="l00310"></a><a class="code" href="cvmx-gpio_8h.html#a8b10af1fbbd660fdacb3b101ab0735f2">00310</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#a8b10af1fbbd660fdacb3b101ab0735f2" title="GPIO Clear pin.">__cvmx_gpio_clear</a>(uint8_t node, uint64_t clear_mask)
<a name="l00311"></a>00311 {
<a name="l00312"></a>00312     <a class="code" href="unioncvmx__gpio__tx__clr.html" title="cvmx_gpio_tx_clr">cvmx_gpio_tx_clr_t</a> gpio_tx_clr;
<a name="l00313"></a>00313     gpio_tx_clr.<a class="code" href="unioncvmx__gpio__tx__clr.html#a495071beb869f97cb35d9df407176562">u64</a> = 0;
<a name="l00314"></a>00314     gpio_tx_clr.<a class="code" href="unioncvmx__gpio__tx__clr.html#aa306019564fba2f56991fdd1be0da48d">s</a>.<a class="code" href="structcvmx__gpio__tx__clr_1_1cvmx__gpio__tx__clr__s.html#ad4e61f667b7d40cce3a5828f75ac4cea">clr</a> = clear_mask;
<a name="l00315"></a>00315     <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#ad69a006d79581c3171490b01b497a1fb">CVMX_GPIO_TX_CLR</a>, gpio_tx_clr.<a class="code" href="unioncvmx__gpio__tx__clr.html#a495071beb869f97cb35d9df407176562">u64</a>);
<a name="l00316"></a>00316 }
<a name="l00317"></a>00317 <span class="comment"></span>
<a name="l00318"></a>00318 <span class="comment">/**</span>
<a name="l00319"></a>00319 <span class="comment"> * GPIO Clear pin</span>
<a name="l00320"></a>00320 <span class="comment"> *</span>
<a name="l00321"></a>00321 <span class="comment"> * @param clear_mask Bit mask to indicate which bits to drive to &apos;0&apos;.</span>
<a name="l00322"></a>00322 <span class="comment"> */</span>
<a name="l00323"></a><a class="code" href="cvmx-gpio_8h.html#a3e2e77cb6a8c6709cf0e21ac6cadefa0">00323</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#a3e2e77cb6a8c6709cf0e21ac6cadefa0" title="GPIO Clear pin.">cvmx_gpio_clear</a>(uint64_t clear_mask)
<a name="l00324"></a>00324 {
<a name="l00325"></a>00325     <a class="code" href="cvmx-gpio_8h.html#a8b10af1fbbd660fdacb3b101ab0735f2" title="GPIO Clear pin.">__cvmx_gpio_clear</a>(0, clear_mask);
<a name="l00326"></a>00326 }
<a name="l00327"></a><a class="code" href="cvmx-gpio_8h.html#aa2b975a0a1fa77e280167fb3d7abe2e2">00327</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#aa2b975a0a1fa77e280167fb3d7abe2e2">cvmx_gpio_clear_node</a>(uint8_t node, uint64_t clear_mask)
<a name="l00328"></a>00328 {
<a name="l00329"></a>00329     <a class="code" href="cvmx-gpio_8h.html#a8b10af1fbbd660fdacb3b101ab0735f2" title="GPIO Clear pin.">__cvmx_gpio_clear</a>(node, clear_mask);
<a name="l00330"></a>00330 }
<a name="l00331"></a>00331 <span class="comment"></span>
<a name="l00332"></a>00332 <span class="comment">/**</span>
<a name="l00333"></a>00333 <span class="comment"> * GPIO Set pin</span>
<a name="l00334"></a>00334 <span class="comment"> *</span>
<a name="l00335"></a>00335 <span class="comment"> * @param node     Node to set pins on</span>
<a name="l00336"></a>00336 <span class="comment"> * @param set_mask Bit mask to indicate which bits to drive to &apos;1&apos;.</span>
<a name="l00337"></a>00337 <span class="comment"> */</span>
<a name="l00338"></a><a class="code" href="cvmx-gpio_8h.html#a9fb4bf355053ceee1ffc0334d6db28d0">00338</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#a9fb4bf355053ceee1ffc0334d6db28d0" title="GPIO Set pin.">__cvmx_gpio_set</a>(uint8_t node, uint64_t set_mask)
<a name="l00339"></a>00339 {
<a name="l00340"></a>00340     <a class="code" href="unioncvmx__gpio__tx__set.html" title="cvmx_gpio_tx_set">cvmx_gpio_tx_set_t</a> gpio_tx_set;
<a name="l00341"></a>00341     gpio_tx_set.<a class="code" href="unioncvmx__gpio__tx__set.html#a1ad58f4b8e53ad52f11e4a5fab345bed">u64</a> = 0;
<a name="l00342"></a>00342     gpio_tx_set.<a class="code" href="unioncvmx__gpio__tx__set.html#adcef20d3d47e95f290c475530364b613">s</a>.<a class="code" href="structcvmx__gpio__tx__set_1_1cvmx__gpio__tx__set__s.html#a54449c42c872cdc4a3e89da8d147ab91">set</a> = set_mask;
<a name="l00343"></a>00343     <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#a0ac8058ff0585dae19bf6324bdf77878">CVMX_GPIO_TX_SET</a>, gpio_tx_set.<a class="code" href="unioncvmx__gpio__tx__set.html#a1ad58f4b8e53ad52f11e4a5fab345bed">u64</a>);
<a name="l00344"></a>00344 }
<a name="l00345"></a>00345 <span class="comment"></span>
<a name="l00346"></a>00346 <span class="comment">/**</span>
<a name="l00347"></a>00347 <span class="comment"> * GPIO Set pin</span>
<a name="l00348"></a>00348 <span class="comment"> * @deprecated</span>
<a name="l00349"></a>00349 <span class="comment"> *</span>
<a name="l00350"></a>00350 <span class="comment"> * @param set_mask Bit mask to indicate which bits to drive to &apos;1&apos;.</span>
<a name="l00351"></a>00351 <span class="comment"> */</span>
<a name="l00352"></a><a class="code" href="cvmx-gpio_8h.html#a86f094262b083356d9059d7746688d9a">00352</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#a86f094262b083356d9059d7746688d9a" title="GPIO Set pin.">cvmx_gpio_set</a>(uint64_t set_mask)
<a name="l00353"></a>00353 {
<a name="l00354"></a>00354     <a class="code" href="cvmx-gpio_8h.html#a9fb4bf355053ceee1ffc0334d6db28d0" title="GPIO Set pin.">__cvmx_gpio_set</a>(0, set_mask);
<a name="l00355"></a>00355 }
<a name="l00356"></a><a class="code" href="cvmx-gpio_8h.html#a2861e491fc02a9080d474f61fceb83e2">00356</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#a2861e491fc02a9080d474f61fceb83e2">cvmx_gpio_set_node</a>(uint8_t node, uint64_t set_mask)
<a name="l00357"></a>00357 {
<a name="l00358"></a>00358     <a class="code" href="cvmx-gpio_8h.html#a9fb4bf355053ceee1ffc0334d6db28d0" title="GPIO Set pin.">__cvmx_gpio_set</a>(node, set_mask);
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="comment"></span>
<a name="l00361"></a>00361 <span class="comment">/**</span>
<a name="l00362"></a>00362 <span class="comment"> * Configures a GPIO timer for the specified frequency.</span>
<a name="l00363"></a>00363 <span class="comment"> *</span>
<a name="l00364"></a>00364 <span class="comment"> * @param node      Node to set the GPIO timer on</span>
<a name="l00365"></a>00365 <span class="comment"> * @param timer     Timer number, 0-3 or 0x100-0x103 for node 1.</span>
<a name="l00366"></a>00366 <span class="comment"> * @param freq_in_hz    Frequency to toggle the GPIO line.  Set to 0 to disable</span>
<a name="l00367"></a>00367 <span class="comment"> *          the timer.</span>
<a name="l00368"></a>00368 <span class="comment"> */</span>
<a name="l00369"></a><a class="code" href="cvmx-gpio_8h.html#ae4ae58ede00795a3ac57e41cbb8f9a4c">00369</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-gpio_8h.html#ae4ae58ede00795a3ac57e41cbb8f9a4c" title="Configures a GPIO timer for the specified frequency.">cvmx_gpio_set_freq</a>(<span class="keywordtype">int</span> node, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> timer,
<a name="l00370"></a>00370                       uint64_t freq_in_hz)
<a name="l00371"></a>00371 {
<a name="l00372"></a>00372     uint64_t sclock = <a class="code" href="cvmx-clock_8c.html#a0a64da2d6779bf28d6af57408b67d259">cvmx_clock_get_rate</a>(<a class="code" href="cvmx-clock_8h.html#a72edd1cfc6601809fea7ce5ce6c05965a91c14668873b9e74bd91636316bb2e65" title="Clock used by IO blocks.">CVMX_CLOCK_SCLK</a>);
<a name="l00373"></a>00373     <span class="keyword">union </span><a class="code" href="unioncvmx__gpio__clk__genx.html" title="cvmx_gpio_clk_gen#">cvmx_gpio_clk_genx</a> clk_gen;
<a name="l00374"></a>00374     uint64_t n;
<a name="l00375"></a>00375 
<a name="l00376"></a>00376     <span class="keywordflow">if</span> (timer &gt; 3) {
<a name="l00377"></a>00377         <a class="code" href="cvmx-utils_8h.html#a9a8beaffd592aa49706deb7e8605f418">cvmx_printf</a>(<span class="stringliteral">&quot;%s: Error: timer %d out of range\n&quot;</span>,
<a name="l00378"></a>00378                 __func__, timer);
<a name="l00379"></a>00379         <span class="keywordflow">return</span>;
<a name="l00380"></a>00380     }
<a name="l00381"></a>00381 
<a name="l00382"></a>00382     n = (freq_in_hz * (1<a class="code" href="cvmx-usbd_8c.html#aaecc43af33d06f506a9509a7eb6d814f">ULL</a> &lt;&lt; 32)) / sclock;
<a name="l00383"></a>00383 
<a name="l00384"></a>00384     clk_gen.<a class="code" href="unioncvmx__gpio__clk__genx.html#a573b00cb6a57c77d1e88ec43f0b370c9">s</a>.<a class="code" href="structcvmx__gpio__clk__genx_1_1cvmx__gpio__clk__genx__s.html#a6bfdf9fa2aae2683916e2702cbfe2d27">n</a> = n;
<a name="l00385"></a>00385     <a class="code" href="cvmx-access_8h.html#a16bdc1b4b931bdd49740231c004c7ef4">cvmx_write_csr_node</a>(node, <a class="code" href="cvmx-gpio-defs_8h.html#ab4703f0c5bbaf616091481160ff375be">CVMX_GPIO_CLK_GENX</a>(timer), clk_gen.<a class="code" href="unioncvmx__gpio__clk__genx.html#a790cb9f5d15429563ca197b2a5dac4f7">u64</a>);
<a name="l00386"></a>00386 }
<a name="l00387"></a>00387 
<a name="l00388"></a>00388 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00390"></a>00390 }
<a name="l00391"></a>00391 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00392"></a>00392 <span class="preprocessor">#endif</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span>
<a name="l00394"></a>00394 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
