
---------- Begin Simulation Statistics ----------
simSeconds                                  14.768883                       # Number of seconds simulated (Second)
simTicks                                 14768882797000                       # Number of ticks simulated (Tick)
finalTick                                14768882797000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  60634.13                       # Real time elapsed on the host (Second)
hostTickRate                                243573743                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1115148                       # Number of bytes of host memory used (Byte)
simInsts                                   8988253217                       # Number of instructions simulated (Count)
simOps                                    17160553451                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   148238                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     283018                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                      14768881998                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.643131                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.608594                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                     19614157081                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  3353250                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                    19766119319                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued               42421512                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined           2456956840                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined        4476932584                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved             2241323                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples         14336057575                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.378770                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.058504                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                8513369419     59.38%     59.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                1122168428      7.83%     67.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                1148244140      8.01%     75.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                 950512553      6.63%     81.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                1000200226      6.98%     88.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                 666432610      4.65%     93.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                 495091649      3.45%     96.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                 327897296      2.29%     99.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                 112141254      0.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total           14336057575                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu               227558682     53.35%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    209      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      2      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     20      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     53.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              193359294     45.33%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               5632820      1.32%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                68      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              142      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     32788611      0.17%      0.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu   14710257009     74.42%     74.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12404      0.00%     74.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv     112716927      0.57%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10341      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            1      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           54      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        14031      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          252      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        10542      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       335423      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           69      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       319201      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        98256      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            1      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead   3640564447     18.42%     93.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite   1268748269      6.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       237875      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         5605      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total    19766119319                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.338363                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           426551239                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.021580                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads              54335203809                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites             22071839073                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses     18656432154                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   2065153                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2858571                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           902585                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                 20158849167                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1032780                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                  96086961                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                       136071890                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       432825223                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads     2845975780                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores    1302567328                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     67755404                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     55432461                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups              2388203505                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted        1844783447                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect          80160197                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups           1140065220                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates             49213975                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits              1108241507                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.972086                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed               217410529                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect             249105                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups        59640088                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits           54554137                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses          5085951                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted      2746087                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts      2460848803                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         1111927                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts          69242202                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples  13988757165                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.226739                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.250369                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      9272865762     66.29%     66.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1      1151462543      8.23%     74.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2       638226413      4.56%     79.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3      1296315378      9.27%     88.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4       295120309      2.11%     90.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5       226090874      1.62%     92.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6       120972089      0.86%     92.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        94706568      0.68%     93.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       892997229      6.38%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total  13988757165                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      741284                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls             185179657                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     29282857      0.17%      0.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu  13370467398     77.91%     78.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11838      0.00%     78.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv    106670600      0.62%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         2577      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           50      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         9988      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          234      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        10038      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        10653      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           23      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          461      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult           60      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead   2443209244     14.24%     92.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite   1210859356      7.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        12951      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         5122      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total  17160553451                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     892997229                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts           8988253427                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps            17160553451                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP     8988253427                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP      17160553451                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.643132                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.608594                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs         3654086673                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              52701                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts       17102137447                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts       2443222195                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts      1210864478                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass     29282857      0.17%      0.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu  13370467398     77.91%     78.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        11838      0.00%     78.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv    106670600      0.62%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         2577      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           50      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         9988      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          234      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        10038      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        10653      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           23      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          461      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult           60      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead   2443209244     14.24%     92.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite   1210859356      7.06%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        12951      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         5122      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total  17160553451                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl   1945739920                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl   1704971463                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl    240768452                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl   1475700912                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl    470039003                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall    185179657                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn    185179569                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data     3440735998                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total        3440735998                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data    3440735998                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total       3440735998                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    246051004                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       246051004                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    246051004                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      246051004                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 16858821008571                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 16858821008571                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 16858821008571                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 16858821008571                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data   3686787002                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    3686787002                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data   3686787002                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   3686787002                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.066739                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.066739                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.066739                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.066739                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 68517.586738                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 68517.586738                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 68517.586738                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 68517.586738                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs   1951310030                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        85973                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     96803902                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets        10380                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      20.157349                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     8.282563                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     37423345                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          37423345                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     83054352                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      83054352                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     83054352                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     83054352                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    162996652                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    162996652                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    162996652                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    162996652                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 11657424936607                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 11657424936607                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 11657424936607                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 11657424936607                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.044211                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.044211                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.044211                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.044211                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 71519.413396                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 71519.413396                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 71519.413396                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 71519.413396                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              162082106                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data       370416                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total       370416                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data          226                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total          226                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data      6002000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      6002000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data       370642                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total       370642                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.000610                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.000610                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 26557.522124                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 26557.522124                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data          226                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total          226                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data   2234979001                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total   2234979001                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.000610                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.000610                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 9889287.615044                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 9889287.615044                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data       370642                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total       370642                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data       370642                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total       370642                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data   2243907577                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total      2243907577                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    231475082                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     231475082                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 15613563072000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 15613563072000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data   2475382659                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total   2475382659                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.093511                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.093511                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 67452.457245                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 67452.457245                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     83019635                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     83019635                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data    148455447                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total    148455447                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 10441946205000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 10441946205000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.059973                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.059973                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 70337.238653                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 70337.238653                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data   1196828421                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total     1196828421                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     14575922                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     14575922                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 1245257936571                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 1245257936571                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data   1211404343                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total   1211404343                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.012032                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.012032                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 85432.532952                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 85432.532952                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        34717                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        34717                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     14541205                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     14541205                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 1215478731607                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 1215478731607                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.012004                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.012004                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 83588.583725                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 83588.583725                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.984303                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs           3604502468                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          162083130                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              22.238604                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              306000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.984303                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          357                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          589                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         7537139702                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        7537139702                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles               7294844858                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            3861696745                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                2696513692                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             413482601                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles               69519679                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved           1081198594                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred              10975495                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts            20167963242                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts              33614531                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts         19670032356                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                    21                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches       2057103829                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts      3618638794                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts     1261217574                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.331856                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads     9017213058                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites    6425113319                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        1334492                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        788756                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads   25848125668                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites  14016216398                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs        4879856368                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads   8902872436                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches         1380206173                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    6778833655                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles               160914978                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                28380                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        164297                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          296                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                1444569773                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes              44030246                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples        14336057575                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.450297                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.841260                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0              10933082089     76.26%     76.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                200254224      1.40%     77.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                157241081      1.10%     78.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                296617858      2.07%     80.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                302404213      2.11%     82.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                257825342      1.80%     84.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                171383401      1.20%     85.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                278081682      1.94%     87.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8               1739167685     12.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total          14336057575                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts           10791375832                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.730683                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches         2388203505                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.161705                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles   7476573458                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     1149835928                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        1149835928                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    1149835928                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       1149835928                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst    294733842                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total       294733842                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst    294733842                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total      294733842                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst 7564765932988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 7564765932988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst 7564765932988                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 7564765932988                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   1444569770                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    1444569770                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   1444569770                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   1444569770                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.204029                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.204029                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.204029                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.204029                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 25666.431387                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 25666.431387                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 25666.431387                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 25666.431387                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         4932                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          418                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      11.799043                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        11324                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             11324                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst      8856971                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total       8856971                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst      8856971                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total      8856971                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst    285876871                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total    285876871                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst    285876871                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total    285876871                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst 6889349792992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 6889349792992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst 6889349792992                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 6889349792992                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.197898                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.197898                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.197898                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.197898                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 24099.010770                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 24099.010770                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 24099.010770                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 24099.010770                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements              285744256                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   1149835928                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      1149835928                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst    294733842                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total     294733842                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst 7564765932988                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 7564765932988                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   1444569770                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   1444569770                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.204029                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.204029                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 25666.431387                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 25666.431387                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst      8856971                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total      8856971                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst    285876871                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total    285876871                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst 6889349792992                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 6889349792992                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.197898                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.197898                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 24099.010770                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 24099.010770                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           253.812371                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           1435712798                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs          285876870                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               5.022137                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              149000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   253.812371                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.991455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.991455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          254                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          158                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           50                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         3175016410                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        3175016410                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                  69519679                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  539123741                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles               1048559783                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts            19617510352                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts              6329274                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts               2845975780                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts              1302567328                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts               1119291                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   9398727                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents               1031400614                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         237478                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect       36214570                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect     43165500                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts             79380070                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit              18681713035                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount             18657334739                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst               13467925334                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst               21562873868                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.263287                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.624589                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                   197707571                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads               402753585                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               297905                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              237478                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               91702850                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1805                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               95735435                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples         2443222195                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.247164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            49.098373                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9             2202775147     90.16%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              7546196      0.31%     90.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29             50114096      2.05%     92.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              5809257      0.24%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49              3896646      0.16%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              4613943      0.19%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69             22854867      0.94%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79             16883758      0.69%     94.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              4920336      0.20%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99              5375073      0.22%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            4531164      0.19%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119            5013653      0.21%     95.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129            7785147      0.32%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139           14747105      0.60%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149            4704359      0.19%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            7095504      0.29%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            6554376      0.27%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179            3787482      0.16%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189            3664097      0.15%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199            6193522      0.25%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            8159168      0.33%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219            4053318      0.17%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229            4114182      0.17%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239            3887608      0.16%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249            2439070      0.10%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259            2583055      0.11%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269            5030662      0.21%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279            3132123      0.13%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289            2207514      0.09%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299            2357634      0.10%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         16392133      0.67%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1163                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total           2443222195                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses              2698254611                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses              1262146416                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                 140476071                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                   6408731                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses              1444598868                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                  15841823                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles               69519679                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles               7439359877                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              1860454960                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2803                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                2945113211                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            2021607045                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts            19960700532                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              24215706                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              586761325                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              852329440                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              659296348                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           12283                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands         34110421967                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                 67204526795                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups              27010165632                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2210853                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps           29037353387                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps               5073068516                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      73                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                1831433348                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                      32716322676                       # The number of ROB reads (Count)
system.cpu.rob.writes                     39590744966                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               8988253427                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                17160553451                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  3113                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp            434332250                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       63969393                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict          507473438                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq             916998                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp            916998                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq            13627750                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp           13627750                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq       434332251                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port    857333405                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    488070448                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total               1345403853                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port  18286310528                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port  12767985216                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total               31054295744                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                         123792975                       # Total snoops (Count)
system.l2bus.snoopTraffic                  1709185408                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples           572493468                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.157849                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.364705                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                 482147898     84.22%     84.22% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                  90323567     15.78%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                     22003      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total             572493468                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy         971572699999                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy        857731882626                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy        487429471653                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests       896703361                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests    448622839                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests      1911518                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops          88428513                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops     88406510                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops        22003                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst         285174503                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data          45668500                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total            330843003                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst        285174503                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data         45668500                       # number of overall hits (Count)
system.l2cache.overallHits::total           330843003                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst          536776                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data       116400281                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total          116937057                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst         536776                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data      116400241                       # number of overall misses (Count)
system.l2cache.overallMisses::total         116937057                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst  37346757000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 10154813896000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  10192160653000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst  37346757000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 10154813896000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 10192160653000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst     285712279                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data     162076424                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total        447788703                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst    285712279                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data    162076424                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total       447788703                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.001882                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.718229                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.261163                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.001882                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.718229                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.261163                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 69446.678543                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 87234.730653                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 87152.932113                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 69446.678543                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 87234.730653                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 87152.932113                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks        26534441                       # number of writebacks (Count)
system.l2cache.writebacks::total             26534441                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst            18                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data             3                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total               21                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst           18                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            3                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total              21                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst       537758                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data    116407921                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total      116945679                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst       537758                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data    116407921                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total     116945679                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst  26590600000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 7826655141000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 7853245741000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst  26590600000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 7826655141000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 7853245741000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.001882                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.718229                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.261163                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.001882                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.718229                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.261163                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 49447.149089                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 67234.730023                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 67152.936373                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 49447.149089                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 67234.730023                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 67152.936373                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                 122005588                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks     82833000                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total     82833000                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data       5530271                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total          5530271                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      8097172                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        8097172                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 1030599763000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 1030599763000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data     13627443                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total     13627443                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.594181                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.594181                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 127278.976289                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 127278.976289                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data      8097172                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      8097172                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 868656323000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 868656323000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.594181                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.594181                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 107278.976289                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 107278.976289                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst    285174503                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data     40138229                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total    325312732                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst       537776                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data    108310752                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total    108848528                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst  37346757000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 9124214133000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 9161560890000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst    285712279                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data    148448981                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total    434161260                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.001882                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.729616                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.250710                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 69446.678543                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 84241.074543                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 84167.981491                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst           18                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           21                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst       537758                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data    108310749                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total    108848507                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst  26590600000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 6957998818000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 6984589418000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.001882                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.729616                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.250710                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 49447.149089                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 64241.073783                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 64167.985492                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data       818358                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total          818358                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data        93432                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total         93432                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.missLatency::cpu.data    121780000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.missLatency::total    121780000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.accesses::cpu.data       911790                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total       911790                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.102471                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.102471                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMissLatency::cpu.data  1303.407826                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMissLatency::total  1303.407826                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.mshrMisses::cpu.data        93432                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total        93432                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data   4034558000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total   4034558000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.102471                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.102471                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 43181.757856                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 43181.757856                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks     37434669                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total     37434669                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks     37434669                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total     37434669                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.replacement_policy.selectedA    102094402                       # Number of times A was selected to victimize (Unspecified)
system.l2cache.replacement_policy.selectedB     19915282                       # Number of times B was selected to victimize (Unspecified)
system.l2cache.tags.tagsInUse             4095.883195                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs               813400535                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs             122009684                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  6.666688                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 128000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   354.585467                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   612.452242                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  3128.845486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.086569                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.149524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.763878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999971                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              82                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             630                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            2896                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             415                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4              73                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses            7292634108                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses           7292634108                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp            108848506                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty       33567947                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict          126394616                       # Transaction distribution (Count)
system.l3bus.transDist::UpgradeReq              98698                       # Transaction distribution (Count)
system.l3bus.transDist::UpgradeResp             93490                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq             8097114                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp            8097114                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq       108848507                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port    363295411                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port   9182723904                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                          30755789                       # Total snoops (Count)
system.l3bus.snoopTraffic                   450144384                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples           147794900                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.010900                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.103834                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                 146183888     98.91%     98.91% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                   1611012      1.09%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total             147794900                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy         299319975000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy        350930350000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests       246256301                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests    129314679                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops           1611012                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops      1611012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst            497190                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data          86502753                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total             86999943                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst           497190                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data         86502753                       # number of overall hits (Count)
system.l3cache.overallHits::total            86999943                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst           35868                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data        29906110                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total           29941978                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst          35868                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data       29906110                       # number of overall misses (Count)
system.l3cache.overallMisses::total          29941978                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst   4312121000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data 3424809856000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total  3429121977000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst   4312121000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data 3424809856000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total 3429121977000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst        537758                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data     116407863                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total        116945621                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst       537758                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data    116407863                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total       116945621                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.075439                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.256899                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.256065                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.075439                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.256899                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.256065                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 106293.655098                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 114522.563401                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 114511.415537                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 106293.655098                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 114522.563401                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 114511.415537                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks         7033506                       # number of writebacks (Count)
system.l3cache.writebacks::total              7033506                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst        40568                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data     29905110                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total       29945678                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst        40568                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data     29905110                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total      29945678                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst   3500781000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data 2826707656000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total 2830208437000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst   3500781000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data 2826707656000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total 2830208437000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.075439                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.256899                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.256065                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.075439                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.256899                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.256065                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 86294.148097                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 94522.563401                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 94511.416205                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 86294.148097                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 94522.563401                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 94511.416205                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                  30750581                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks       673784                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total       673784                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.hits::cpu.data       1941811                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total          1941811                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data      6155303                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total        6155303                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data 649706502000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total 649706502000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data      8097114                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total      8097114                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.760185                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.760185                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 105552.318383                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 105552.318383                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data      6155303                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total      6155303                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data 526600442000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total 526600442000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.760185                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.760185                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 85552.318383                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 85552.318383                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst       497190                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data     84560942                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total     85058132                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst        40568                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data     23749807                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total     23790375                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst   4312121000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data 2775103354000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total 2779415475000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst       537758                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data    108310749                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total    108848507                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.075439                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.219275                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.218564                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 106293.655098                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 116847.406549                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 116829.410003                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst        40568                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data     23749807                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total     23790375                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst   3500781000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data 2300107214000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total 2303607995000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.075439                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.219275                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.218564                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 86294.148097                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 96847.406549                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 96829.410844                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.hits::cpu.data        93417                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.hits::total           93417                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.misses::cpu.data           73                       # number of UpgradeReq misses (Count)
system.l3cache.UpgradeReq.misses::total            73                       # number of UpgradeReq misses (Count)
system.l3cache.UpgradeReq.missLatency::cpu.data       833000                       # number of UpgradeReq miss ticks (Tick)
system.l3cache.UpgradeReq.missLatency::total       833000                       # number of UpgradeReq miss ticks (Tick)
system.l3cache.UpgradeReq.accesses::cpu.data        93490                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.accesses::total        93490                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.missRate::cpu.data     0.000781                       # miss rate for UpgradeReq accesses (Ratio)
system.l3cache.UpgradeReq.missRate::total     0.000781                       # miss rate for UpgradeReq accesses (Ratio)
system.l3cache.UpgradeReq.avgMissLatency::cpu.data 11410.958904                       # average UpgradeReq miss latency ((Tick/Count))
system.l3cache.UpgradeReq.avgMissLatency::total 11410.958904                       # average UpgradeReq miss latency ((Tick/Count))
system.l3cache.UpgradeReq.mshrMisses::cpu.data           73                       # number of UpgradeReq MSHR misses (Count)
system.l3cache.UpgradeReq.mshrMisses::total           73                       # number of UpgradeReq MSHR misses (Count)
system.l3cache.UpgradeReq.mshrMissLatency::cpu.data      2117000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3cache.UpgradeReq.mshrMissLatency::total      2117000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3cache.UpgradeReq.mshrMissRate::cpu.data     0.000781                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3cache.UpgradeReq.mshrMissRate::total     0.000781                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3cache.UpgradeReq.avgMshrMissLatency::cpu.data        29000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.avgMshrMissLatency::total        29000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks     26534441                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total     26534441                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks     26534441                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total     26534441                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            129821.182950                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs               245577251                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs              30881653                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  7.952206                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 107000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks  1366.078859                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst   288.652805                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data 128166.451285                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.010422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.002202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.977832                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.990457                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024       131072                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              87                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             748                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            5972                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3           47072                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4           77193                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses            2000890397                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses           2000890397                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   7033506.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     40568.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  29902897.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.076319892500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        419288                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        419288                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             68909904                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             6630356                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     29945678                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     7033506                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   29945678                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   7033506                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    2213                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.60                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               29945678                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               7033506                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 21174199                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  6839637                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  1682498                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   247116                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                  146994                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                  160627                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  383306                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  415293                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  420199                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  422083                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  422584                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  423196                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  423434                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  423867                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  424557                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  424579                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  424751                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  424612                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  428700                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  423337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  421303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  419582                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     427                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       419288                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       71.414989                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      39.632896                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     173.501292                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-4095        419285    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-12287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-16383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         419288                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       419288                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.774811                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.745171                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.010774                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            256325     61.13%     61.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17             13812      3.29%     64.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18            138643     33.07%     97.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              8787      2.10%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20              1318      0.31%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21               318      0.08%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                56      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                23      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         419288                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   141632                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1916523392                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             450144384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               129767662.07321402                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               30479244.10988201                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   14768882719000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      399383.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst      2596352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data   1913785408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    450142528                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 175798.808595555805                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 129582273.372007995844                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 30479118.440254490823                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        40568                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     29905110                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      7033506                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   1413613250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 1285720776750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 348263183317750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     34845.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     42993.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  49514876.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst      2596352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data   1913927040                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1916523392                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst      2596352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total      2596352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    450144384                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    450144384                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         40568                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      29905110                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         29945678                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      7033506                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         7033506                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          175799                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       129591863                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          129767662                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       175799                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         175799                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     30479244                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          30479244                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     30479244                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         175799                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      129591863                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         160246906                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              29943465                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              7033477                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       1689957                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       1971982                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       1965154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       1875102                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       1867362                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       1887988                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       1800991                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       1705055                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       1938814                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       1763720                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      1980876                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      1898406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      1829219                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      1871103                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      1958117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      1939619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        444326                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        448670                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        443290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        440819                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        438810                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        437974                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        437478                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        435319                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        439280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        437430                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       440058                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       440341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       435592                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       435716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       437058                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       441316                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             725694421250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           149717325000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        1287134390000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 24235.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            42985.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              7510518                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             2575771                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             25.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            36.62                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     26890649                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    88.005449                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    74.451074                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    94.595789                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127     23292355     86.62%     86.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      2456344      9.13%     95.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       528220      1.96%     97.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       239458      0.89%     98.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       127674      0.47%     99.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        78335      0.29%     99.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        53935      0.20%     99.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        44276      0.16%     99.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        70052      0.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     26890649                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead             1916381760                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten           450142528                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               129.758072                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                30.479118                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.25                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.24                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                27.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      94833080160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      50404969890                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    105412039740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy    18409300920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1165843005600.000244                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 3407855598810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 2801477858400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   7644235853520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    517.590664                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 7247434528500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 493165400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 7028282868500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      97166182260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      51645043065                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    108384300360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy    18305449020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1165843005600.000244                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 3464831022690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 2753498554080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   7659673557075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    518.635950                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 7122205277250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 493165400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 7153512119750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            23790374                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       7033506                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          22780337                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              5281                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            6155303                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           6155303                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       23790375                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port     89710479                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total     89710479                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                89710479                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port   2366667712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total   2366667712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2366667712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             5208                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           29950959                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 29950959    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             29950959                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14768882797000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         87893618000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy       164844545000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       59764802                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     29819239                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
