# Loading project DDS_project
vsim work.dds_top_tb -L gowin
# vsim work.dds_top_tb -L gowin 
# Start time: 14:03:13 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(49)
#    Time: 52202242 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 49
run -all
restart
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(49)
#    Time: 52202242 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 49
run -all
# Compile of dds_top_tb.sv was successful.
vsim -L gowin work.dds_top_tb
# End time: 14:07:33 on Jun 28,2024, Elapsed time: 0:04:20
# Errors: 0, Warnings: 5
# vsim -L gowin work.dds_top_tb 
# Start time: 14:07:33 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(99)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 99
add wave -position insertpoint  \
sim:/dds_top_tb/dut/clk_48M
add wave -position insertpoint  \
sim:/dds_top_tb/dut/pll_reset
add wave -position insertpoint  \
sim:/dds_top_tb/dut/lock
add wave -position insertpoint  \
sim:/dds_top_tb/dut/output_Dac_CLK
add wave -position insertpoint  \
sim:/dds_top_tb/dut/input_clk_27M
restart
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(99)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 99
# Compile of dds_top.v was successful.
vsim -L gowin work.dds_top_tb
# End time: 14:12:34 on Jun 28,2024, Elapsed time: 0:05:01
# Errors: 0, Warnings: 4
# vsim -L gowin work.dds_top_tb 
# Start time: 14:12:34 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(99)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 99
add wave -position insertpoint  \
sim:/dds_top_tb/dut/clk_48M \
sim:/dds_top_tb/dut/fg_clk \
sim:/dds_top_tb/dut/lock \
sim:/dds_top_tb/dut/pll_reset
add wave -position insertpoint  \
sim:/dds_top_tb/dut/output_Dac_CLK
restart
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(99)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 99
do 02_script
# Cannot open macro file: 02_script
do 02_script/rerun.d
# Cannot open macro file: 02_script/rerun.d
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:55 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:14:55 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(99)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 99
# 0 ps
# 43301565 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:16:01 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:16:01 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# 0 ps
# 43301565 ps
# Compile of dds_top.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:19:55 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:19:55 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:19:56 on Jun 28,2024, Elapsed time: 0:07:22
# Errors: 0, Warnings: 4
# vsim -L gowin work.dds_top_tb 
# Start time: 14:19:56 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Error: invalid command name "sim:/dds_top_tb/dut/output_Dac_CLK"
# Error in macro ./02_script/dds.do line 12
# invalid command name "sim:/dds_top_tb/dut/output_Dac_CLK"
#     while executing
# "sim:/dds_top_tb/dut/output_Dac_CLK\
# "
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:20:13 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:20:13 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:20:14 on Jun 28,2024, Elapsed time: 0:00:18
# Errors: 1, Warnings: 3
# vsim -L gowin work.dds_top_tb 
# Start time: 14:20:14 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# 0 ps
# 43301565 ps
add dataflow  \
sim:/dds_top_tb/dac_clk_tb
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/dds_top_tb/dac_clk_tb
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb
run -all
restart
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.v was successful.
# Compile of clk_divider.v was successful.
# Compile of clk_divider_tb.v was successful.
# Compile of pll_module_tb.sv was successful.
# Compile of button_tb.sv was successful.
# Compile of button.v was successful.
# Compile of sampling_control_tb.v was successful.
# Compile of sampling_control.v was successful.
# Compile of oscillator.v was successful.
# Compile of oscillator_tb.v was successful.
# Compile of interpolator.v was successful.
# Compile of interpolator_tb.v was successful.
# Compile of rotary.v was successful.
# Compile of rotary_tb.v was successful.
# Compile of coef_prom.v was successful.
# Compile of lookup_table.v was successful.
# Compile of lookup_table_tb.v was successful.
# Compile of coef_prom_tb.v was successful.
# Compile of fillter_mode4_tb.v was successful.
# Compile of fillter_mode4.v was successful.
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# 23 compiles, 0 failed with no errors.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:53 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:24:53 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:24:53 on Jun 28,2024, Elapsed time: 0:04:39
# Errors: 0, Warnings: 4
# vsim -L gowin work.dds_top_tb 
# Start time: 14:24:53 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# 0 ps
# 43301565 ps
# Compile of dds_top.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:45:17 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:45:17 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:45:18 on Jun 28,2024, Elapsed time: 0:20:25
# Errors: 0, Warnings: 4
# vsim -L gowin work.dds_top_tb 
# Start time: 14:45:18 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# 0 ps
# 43301565 ps
vsim -L gowin work.pll_module_tb
# End time: 14:46:42 on Jun 28,2024, Elapsed time: 0:01:24
# Errors: 0, Warnings: 3
# vsim -L gowin work.pll_module_tb 
# Start time: 14:46:42 on Jun 28,2024
# Loading sv_std.std
# Loading work.pll_module_tb
# Loading work.pll_module
# Loading gowin.rPLL
add wave -position insertpoint  \
sim:/pll_module_tb/reset_i \
sim:/pll_module_tb/clkin_i \
sim:/pll_module_tb/button_t \
sim:/pll_module_tb/clkout_o \
sim:/pll_module_tb/lock_o
run -all
# Starting test
# ** Note: $stop    : 01_testbench/pll_module_tb.sv(57)
#    Time: 745516162 ps  Iteration: 1  Instance: /pll_module_tb
# Break in Module pll_module_tb at 01_testbench/pll_module_tb.sv line 57
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:53 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:49:53 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:49:53 on Jun 28,2024, Elapsed time: 0:03:11
# Errors: 0, Warnings: 1
# vsim -L gowin work.dds_top_tb 
# Start time: 14:49:53 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# 0 ps
# 43301565 ps
vsim -L gowin work.pll_module_tb
# End time: 14:50:24 on Jun 28,2024, Elapsed time: 0:00:31
# Errors: 0, Warnings: 3
# vsim -L gowin work.pll_module_tb 
# Start time: 14:50:24 on Jun 28,2024
# Loading sv_std.std
# Loading work.pll_module_tb
# Loading work.pll_module
# Loading gowin.rPLL
add wave -position insertpoint  \
sim:/pll_module_tb/reset_i \
sim:/pll_module_tb/clkin_i \
sim:/pll_module_tb/button_t \
sim:/pll_module_tb/clkout_o \
sim:/pll_module_tb/lock_o
run -all
# Starting test
# ** Note: $stop    : 01_testbench/pll_module_tb.sv(57)
#    Time: 745516162 ps  Iteration: 1  Instance: /pll_module_tb
# Break in Module pll_module_tb at 01_testbench/pll_module_tb.sv line 57
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:51:51 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:51:51 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:51:52 on Jun 28,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 1
# vsim -L gowin work.dds_top_tb 
# Start time: 14:51:52 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# 0 ps
# 43301565 ps
# Compile of dds_top.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:07 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:53:08 on Jun 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:53:08 on Jun 28,2024, Elapsed time: 0:01:16
# Errors: 0, Warnings: 4
# vsim -L gowin work.dds_top_tb 
# Start time: 14:53:08 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'PllRESETn'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/RESETGEN_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./02_script/dds.do PAUSED at line 4
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:40 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:53:40 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L gowin work.dds_top_tb 
# Start time: 14:53:08 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'PllRESETn'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/RESETGEN_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./02_script/dds.do PAUSED at line 4
# Compile of dds_top.v was successful.
vsim -L gowin work.dds_top_tb
# vsim -L gowin work.dds_top_tb 
# Start time: 14:53:08 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'PllRESETn'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/RESETGEN_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./02_script/dds.do PAUSED at line 4
clear
# [H[2J[3J
vsim -L gowin work.dds_top_tb
# vsim -L gowin work.dds_top_tb 
# Start time: 14:53:08 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'PllRESETn'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/RESETGEN_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./02_script/dds.do PAUSED at line 4
# Compile of dds_top.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:34 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:55:34 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L gowin work.dds_top_tb 
# Start time: 14:53:08 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'PllRESETn'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/RESETGEN_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 20
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Dac_CLK'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 37
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'osc_out'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./02_script/dds.do PAUSED at line 4
vsim -L gowin work.dds_top_tb
# vsim -L gowin work.dds_top_tb 
# Start time: 14:53:08 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'PllRESETn'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/RESETGEN_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 20
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Dac_CLK'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 37
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'osc_out'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./02_script/dds.do PAUSED at line 4
# Load canceled
# Compile of dds_top.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:21 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:56:21 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L gowin work.dds_top_tb 
# Start time: 14:53:08 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Dac_CLK'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 37
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'osc_out'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./02_script/dds.do PAUSED at line 4
# Compile of dds_top.v was successful.
vsim -L gowin work.pll_module_tb
# vsim -L gowin work.pll_module_tb 
# Start time: 14:53:08 on Jun 28,2024
# Loading sv_std.std
# Loading work.pll_module_tb
# Loading work.pll_module
# Loading gowin.rPLL
vsim -L gowin work.dds_top_tb
# End time: 14:57:07 on Jun 28,2024, Elapsed time: 0:03:59
# Errors: 12, Warnings: 19
# vsim -L gowin work.dds_top_tb 
# Start time: 14:57:07 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'PllRESETn'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/RESETGEN_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 20
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Dac_CLK'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 37
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'osc_out'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./02_script/dds.do PAUSED at line 4
# Compile of dds_top.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:59:01 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:59:01 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L gowin work.dds_top_tb 
# Start time: 14:57:07 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Dac_CLK'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 37
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'osc_out'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./02_script/dds.do PAUSED at line 4
# Compile of dds_top_tb.sv was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:59:52 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 14:59:52 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L gowin work.dds_top_tb 
# Start time: 14:57:07 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Dac_CLK'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 37
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'osc_out'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./02_script/dds.do PAUSED at line 4
# Compile of dds_top.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:01:35 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 15:01:35 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L gowin work.dds_top_tb 
# Start time: 14:57:07 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# 0 ps
# 43301565 ps
add wave -position insertpoint  \
sim:/dds_top_tb/dut/input_clk_27M
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:36 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 15:03:36 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# 0 ps
# 43301565 ps
# Compile of dds_top.v was successful.
vsim -L gowin work.dds_top_tb
# End time: 15:11:04 on Jun 28,2024, Elapsed time: 0:13:57
# Errors: 0, Warnings: 4
# vsim -L gowin work.dds_top_tb 
# Start time: 15:11:04 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 126
add wave -position insertpoint /dds_top_tb/clk_tb
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
add wave -position insertpoint  \
sim:/dds_top_tb/dut/clk_48M
restart
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 126
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
add wave -position insertpoint  \
sim:/dds_top_tb/dut/input_clk_27M
add wave -position insertpoint  \
sim:/dds_top_tb/dut/lock
run -all
restart
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 126
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# Compile of dds_top.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:14:21 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 15:14:21 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 127
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# 0 ps
# 43301565 ps
vsim -L gowin work.dds_top_tb
# End time: 15:14:45 on Jun 28,2024, Elapsed time: 0:03:41
# Errors: 0, Warnings: 3
# vsim -L gowin work.dds_top_tb 
# Start time: 15:14:45 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 127
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
add wave -position insertpoint  \
sim:/dds_top_tb/dut/clk_48M
restart
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 127
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# Compile of dds_top.v was successful.
vsim -L gowin work.dds_top_tb
# End time: 15:16:40 on Jun 28,2024, Elapsed time: 0:01:55
# Errors: 0, Warnings: 4
# vsim -L gowin work.dds_top_tb 
# Start time: 15:16:40 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 123
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
add wave -position insertpoint  \
sim:/dds_top_tb/dut/clk_48M
restart
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 123
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# Compile of dds_top.v was successful.
vsim -L gowin work.dds_top_tb
# End time: 15:20:20 on Jun 28,2024, Elapsed time: 0:03:40
# Errors: 0, Warnings: 4
# vsim -L gowin work.dds_top_tb 
# Start time: 15:20:20 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'PllRESETn'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/RESETGEN_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 22
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FgRESETn'.
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/RESETGEN_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 126
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./02_script/dds.do PAUSED at line 4
# Compile of dds_top.v was successful.
vsim -L gowin work.dds_top_tb
# vsim -L gowin work.dds_top_tb 
# Start time: 15:20:20 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 128
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 100
# Compile of ResetGen_Module_tb.v failed with 1 errors.
# Compile of dds_top.v was successful.
# Compile of ResetGen_Module_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of ResetGen_Module_tb.v was successful.
vsim -L gowin work.ResetGen_Module_tb
# End time: 15:32:07 on Jun 28,2024, Elapsed time: 0:11:47
# Errors: 2, Warnings: 10
# vsim -L gowin work.ResetGen_Module_tb 
# Start time: 15:32:07 on Jun 28,2024
# Loading work.ResetGen_Module_tb
# Loading work.ResetGen_Module
add wave -position insertpoint  \
sim:/ResetGen_Module_tb/i_reset_n \
sim:/ResetGen_Module_tb/clk_tb \
sim:/ResetGen_Module_tb/i_pll \
sim:/ResetGen_Module_tb/o_pllreset \
sim:/ResetGen_Module_tb/o_fg_resetn
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/ResetGen_Module_tb.v(34)
#    Time: 759238 ps  Iteration: 1  Instance: /ResetGen_Module_tb
# Break in Module ResetGen_Module_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/ResetGen_Module_tb.v line 34
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:03 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 15:33:03 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "ResetGen_Module_tb.vcd"
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/ResetGen_Module_tb.v(34)
#    Time: 759238 ps  Iteration: 1  Instance: /ResetGen_Module_tb
# Break in Module ResetGen_Module_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/ResetGen_Module_tb.v line 34
# 0 ps
# 797200 ps
# Compile of ResetGen_Module_tb.v was successful.
vsim -L gowin work.ResetGen_Module_tb
# End time: 15:33:30 on Jun 28,2024, Elapsed time: 0:01:23
# Errors: 0, Warnings: 2
# vsim -L gowin work.ResetGen_Module_tb 
# Start time: 15:33:30 on Jun 28,2024
# Loading work.ResetGen_Module_tb
# Loading work.ResetGen_Module
add wave -position insertpoint  \
sim:/ResetGen_Module_tb/i_reset_n \
sim:/ResetGen_Module_tb/clk_tb \
sim:/ResetGen_Module_tb/i_pll \
sim:/ResetGen_Module_tb/o_pllreset \
sim:/ResetGen_Module_tb/o_fg_resetn
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/ResetGen_Module_tb.v(34)
#    Time: 759238 ps  Iteration: 1  Instance: /ResetGen_Module_tb
# Break in Module ResetGen_Module_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/ResetGen_Module_tb.v line 34
run -all
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/ResetGen_Module_tb.v(34)
#    Time: 796274 ps  Iteration: 1  Instance: /ResetGen_Module_tb
# Break in Module ResetGen_Module_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/ResetGen_Module_tb.v line 34
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:40:40 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	fillter_mode4
# 	dds_top_tb
# End time: 15:40:40 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:40:41 on Jun 28,2024, Elapsed time: 0:07:11
# Errors: 0, Warnings: 1
# vsim -L gowin work.dds_top_tb 
# Start time: 15:40:41 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: ../00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: ../00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: ../00_source/dds_top.v Line: 125
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: ../00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: ../00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: ../00_source/dds_top.v Line: 125
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 41239586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 43301565 ps
# WARNING: No extended dataflow license exists
# Compile of dds_top_tb.sv was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:42:00 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	fillter_mode4
# 	dds_top_tb
# End time: 15:42:00 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:42:02 on Jun 28,2024, Elapsed time: 0:01:21
# Errors: 0, Warnings: 4
# vsim -L gowin work.dds_top_tb 
# Start time: 15:42:02 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: ../00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: ../00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: ../00_source/dds_top.v Line: 125
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: ../00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: ../00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: ../00_source/dds_top.v Line: 125
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:43:25 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	fillter_mode4
# 	dds_top_tb
# End time: 15:43:25 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:43:26 on Jun 28,2024, Elapsed time: 0:01:24
# Errors: 0, Warnings: 3
# vsim -L gowin work.dds_top_tb 
# Start time: 15:43:26 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'output_Dac_CLK'. The port definition is at: ../00_source/dds_top.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: ../00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'Dac_CLK'. The port definition is at: ../00_source/clk_divider.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: ../00_source/dds_top.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: ../00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: ../00_source/dds_top.v Line: 125
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'output_Dac_CLK'. The port definition is at: ../00_source/dds_top.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: ../00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'Dac_CLK'. The port definition is at: ../00_source/clk_divider.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: ../00_source/dds_top.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: ../00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: ../00_source/dds_top.v Line: 125
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:43:32 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	fillter_mode4
# 	dds_top_tb
# End time: 15:43:32 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:43:33 on Jun 28,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 5
# vsim -L gowin work.dds_top_tb 
# Start time: 15:43:33 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'output_Dac_CLK'. The port definition is at: ../00_source/dds_top.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: ../00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'Dac_CLK'. The port definition is at: ../00_source/clk_divider.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: ../00_source/dds_top.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: ../00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: ../00_source/dds_top.v Line: 125
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'output_Dac_CLK'. The port definition is at: ../00_source/dds_top.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: ../00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'Dac_CLK'. The port definition is at: ../00_source/clk_divider.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: ../00_source/dds_top.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: ../00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: ../00_source/dds_top.v Line: 125
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
# Compile of dds_top.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:43:55 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	fillter_mode4
# 	dds_top_tb
# End time: 15:43:55 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:43:55 on Jun 28,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 6
# vsim -L gowin work.dds_top_tb 
# Start time: 15:43:56 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'output_Dac_CLK'. The port definition is at: ../00_source/dds_top.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: ../00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'Dac_CLK'. The port definition is at: ../00_source/clk_divider.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: ../00_source/dds_top.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: ../00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: ../00_source/dds_top.v Line: 125
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'output_Dac_CLK'. The port definition is at: ../00_source/dds_top.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: ../00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: 01_testbench/dds_top_tb.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'Dac_CLK'. The port definition is at: ../00_source/clk_divider.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/CLK_DIV_module File: ../00_source/dds_top.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: ../00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: ../00_source/dds_top.v Line: 125
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
# Compile of dds_top.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:44:26 on Jun 28,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	fillter_mode4
# 	dds_top_tb
# End time: 15:44:26 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:44:26 on Jun 28,2024, Elapsed time: 0:00:30
# Errors: 0, Warnings: 6
# vsim -L gowin work.dds_top_tb 
# Start time: 15:44:26 on Jun 28,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
add wave -position insertpoint sim:/dds_top_tb/dut/INTERPOLATOR_module/interpOut
restart
# Closing VCD file "dds_top_tb.vcd"
run -all
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
add wave -position insertpoint sim:/dds_top_tb/dut/INTERPOLATOR_module/interpOut_buffer
run -all
