# Reading D:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do Project2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/ForwardingUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/Project2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/SevenSeg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SevenSeg
# 
# Top level modules:
# 	SevenSeg
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/SignExtension.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SignExtension
# 
# Top level modules:
# 	SignExtension
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/InstMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstMemory
# 
# Top level modules:
# 	InstMemory
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/Mux2to1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux2to1
# 
# Top level modules:
# 	Mux2to1
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/Mux3to1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux3to1
# 
# Top level modules:
# 	Mux3to1
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/PCAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PCAdder
# 
# Top level modules:
# 	PCAdder
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/PCIncrement.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PCIncrement
# 
# Top level modules:
# 	PCIncrement
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/Register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/SCProcController.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SCProcController
# 
# Top level modules:
# 	SCProcController
# 
# vlog -vlog01compat -work work +incdir+C:/Users/yoeli/Desktop/CS3220\ Project\ 2 {C:/Users/yoeli/Desktop/CS3220 Project 2/ProcTest.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ProcTest
# 
# Top level modules:
# 	ProcTest
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  ProcTest
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ProcTest 
# Loading work.ProcTest
# Loading work.Project2
# Loading work.Mux3to1
# Loading work.Register
# Loading work.PCIncrement
# Loading work.InstMemory
# Loading work.SCProcController
# Loading work.SignExtension
# Loading work.PCAdder
# Loading work.RegisterFile
# Loading work.ForwardingUnit
# Loading work.Mux2to1
# Loading work.ALU
# Loading work.DataMemory
# Loading work.SevenSeg
# ** Warning: (vsim-3015) C:/Users/yoeli/Desktop/CS3220 Project 2/Project2.v(190): [PCDPC] - Port size (30 or 30) does not match connection size (32) for port 'addr'. The port definition is at: C:/Users/yoeli/Desktop/CS3220 Project 2/DataMemory.v(1).
# 
#         Region: /ProcTest/CPU/dataMemory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time	 clk  reset
# 0	   0    1
# cycle =           0
# PC    = xxx
# instr = xxxxxxxx
# Stage 1
# memWrite        :          x
# KEY             :          0
# SW              :          0
# aluOut          :          x
# sr2Out          :          x
# instWord[31:28] :          x
# memtoReg        :          x
# regWrite        :          x
# jal             :          x
# branch          :          x
# fwr1Out         :          x
# aluMuxOut         :          x
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          x
# memWrite        :          x
# KEY             :          x
# SW              :          x
# aluOut          :          x
# sr2Out          :          x
# instWord[31:28] :          x
# memtoReg        :          x
# regWrite        :          x
# jal             :          x
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         x]=         x
# --------------------------------------------------------------
# 
# 
# 10	   1    1
# 20	   0    1
# cycle =           1
# PC    = 010
# instr = 860bef08
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       3055
# sr2Out          :          0
# instWord[31:28] :          8
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :       3055
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         x]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 30	   1    1
# 40	   0    1
# cycle =           2
# PC    = 010
# instr = 860bef08
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       3055
# sr2Out          :          0
# instWord[31:28] :          8
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :       3055
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 50	   1    0
# 60	   0    0
# cycle =           3
# PC    = 011
# instr = ddd00060
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :         13
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=         0, T0=         0, S2 =         0, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :       3055
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       3055
# sr2Out          :          0
# instWord[31:28] :          8
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[      3055]=         0
# --------------------------------------------------------------
# 
# 
# 70	   1    0
# 80	   0    0
# cycle =           4
# PC    = 012
# instr = c0f000b8
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         : 4294963200
#  
# Registers
# A0=         0, T0=         0, S2 =      3055, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :         13
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[      3055]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 90	   1    0
# 100	   0    0
# cycle =           5
# PC    = 013
# instr = 600000b8
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=         0, T0=         0, S2 =      3055, GP=         0
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[4026531840]=         x
# --------------------------------------------------------------
# 
# 
# 110	   1    0
# 120	   0    0
# cycle =           6
# PC    = 014
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          1
#  
# Registers
# A0=         0, T0=         0, S2 =      3055, GP=4026531840
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 130	   1    0
# 140	   0    0
# cycle =           7
# PC    = 015
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=         0, T0=         0, S2 =      3055, GP=4026531840
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         0, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 150	   1    0
# 160	   0    0
# cycle =           8
# PC    = 016
# instr = cd000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          4
#  
# Registers
# A0=         0, T0=         0, S2 =      3055, GP=4026531840
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         1, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          1
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 170	   1    0
# 180	   0    0
# cycle =           9
# PC    = 017
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          2
# sr2Out          :          0
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          1
# aluMuxOut         :          1
#  
# Registers
# A0=         0, T0=         0, S2 =      3055, GP=4026531840
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         1, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531844
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531844
# sr2Out          :          0
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[4026531844]=         x
# --------------------------------------------------------------
# 
# 
# 190	   1    0
# 200	   0    0
# cycle =          10
# PC    = 018
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          1
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=         0, T0=         0, S2 =      3055, GP=4026531840
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         1, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          2
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          2
# sr2Out          :          0
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531844]=         x
# DMEM[         2]=         0
# --------------------------------------------------------------
# 
# 
# 210	   1    0
# 220	   0    0
# cycle =          11
# PC    = 019
# instr = 4dffff08
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967295
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         : 4294967295
#  
# Registers
# A0=         0, T0=         0, S2 =      3055, GP=4026531840
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         2, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          2
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         2]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 230	   1    0
# 240	   0    0
# cycle =          12
# PC    = 01a
# instr = 5d000208
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          2
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          2
#  
# Registers
# A0=         0, T0=         0, S2 =      3055, GP=4026531840
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         2, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4294967295
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967295
# sr2Out          :          0
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[4294967295]=         x
# --------------------------------------------------------------
# 
# 
# 250	   1    0
# 260	   0    0
# cycle =          13
# PC    = 01b
# instr = 0d000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          1
#  
# Registers
# A0=         0, T0=4294967295, S2 =      3055, GP=4026531840
# A1=        10, T1=         0, R9 =         0, FP=         0
# A2=        20, S0=         2, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          2
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          2
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4294967295]=         x
# DMEM[         2]=         0
# --------------------------------------------------------------
# 
# 
# 270	   1    0
# 280	   0    0
# cycle =          14
# PC    = 01c
# instr = 14500000
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          2
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4294967295
# aluMuxOut         :          2
#  
# Registers
# A0=         0, T0=4294967295, S2 =      3055, GP=4026531840
# A1=        10, T1=         2, R9 =         0, FP=         0
# A2=        20, S0=         2, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         2]=         0
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 290	   1    0
# 300	   0    0
# cycle =          15
# PC    = 01d
# instr = 01000416
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         10
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          1
#  
# Registers
# A0=         1, T0=4294967295, S2 =      3055, GP=4026531840
# A1=        10, T1=         2, R9 =         0, FP=         0
# A2=        20, S0=         2, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          2
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 310	   1    0
# 320	   0    0
# cycle =          16
# PC    = 022
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          3
# sr2Out          :          1
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          2
# aluMuxOut         :          1
#  
# Registers
# A0=         1, T0=4294967295, S2 =      3055, GP=4026531840
# A1=         1, T1=         2, R9 =         0, FP=         0
# A2=        20, S0=         2, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          1
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 330	   1    0
# 340	   0    0
# cycle =          17
# PC    = 023
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          2
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=         1, T0=4294967295, S2 =      3055, GP=4026531840
# A1=         1, T1=         2, R9 =         0, FP=         0
# A2=        20, S0=         2, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          3
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          3
# sr2Out          :          1
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         3]=         0
# --------------------------------------------------------------
# 
# 
# 350	   1    0
# 360	   0    0
# cycle =          18
# PC    = 024
# instr = 4d000708
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          7
# sr2Out          :          1
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          7
#  
# Registers
# A0=         1, T0=4294967295, S2 =      3055, GP=4026531840
# A1=         1, T1=         2, R9 =         0, FP=         0
# A2=        20, S0=         3, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          3
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         3]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 370	   1    0
# 380	   0    0
# cycle =          19
# PC    = 025
# instr = 54000308
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         10
# sr2Out          :          1
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          7
# aluMuxOut         :          3
#  
# Registers
# A0=         1, T0=4294967295, S2 =      3055, GP=4026531840
# A1=         1, T1=         2, R9 =         0, FP=         0
# A2=        20, S0=         3, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          7
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          7
# sr2Out          :          1
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         7]=         0
# --------------------------------------------------------------
# 
# 
# 390	   1    0
# 400	   0    0
# cycle =          20
# PC    = 026
# instr = 05500000
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         20
# sr2Out          :          2
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         10
# aluMuxOut         :         10
#  
# Registers
# A0=         1, T0=         7, S2 =      3055, GP=4026531840
# A1=         1, T1=         2, R9 =         0, FP=         0
# A2=        20, S0=         3, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         10
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         10
# sr2Out          :          1
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         7]=         0
# DMEM[        10]=         0
# --------------------------------------------------------------
# 
# 
# 410	   1    0
# 420	   0    0
# cycle =          21
# PC    = 027
# instr = 10002558
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         53
# sr2Out          :          1
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         20
# aluMuxOut         :         37
#  
# Registers
# A0=         1, T0=         7, S2 =      3055, GP=4026531840
# A1=         1, T1=        10, R9 =         0, FP=         0
# A2=        20, S0=         3, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         20
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         20
# sr2Out          :         10
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[        10]=         0
# DMEM[        20]=         0
# --------------------------------------------------------------
# 
# 
# 430	   1    0
# 440	   0    0
# cycle =          22
# PC    = 028
# instr = 2100d148
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         17
# sr2Out          :         20
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         53
# aluMuxOut         :        209
#  
# Registers
# A0=        20, T0=         7, S2 =      3055, GP=4026531840
# A1=         1, T1=        10, R9 =         0, FP=         0
# A2=        20, S0=         3, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         53
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         53
# sr2Out          :         20
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[        20]=         0
# DMEM[        53]=         0
# --------------------------------------------------------------
# 
# 
# 450	   1    0
# 460	   0    0
# cycle =          23
# PC    = 029
# instr = 00100060
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         33
# sr2Out          :         53
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         20
# aluMuxOut         :         53
#  
# Registers
# A0=        20, T0=         7, S2 =      3055, GP=4026531840
# A1=        53, T1=        10, R9 =         0, FP=         0
# A2=        20, S0=         3, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         17
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         17
# sr2Out          :         20
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[        53]=         0
# DMEM[        17]=         0
# --------------------------------------------------------------
# 
# 
# 470	   1    0
# 480	   0    0
# cycle =          24
# PC    = 02a
# instr = 10400050
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         39
# sr2Out          :          7
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         33
# aluMuxOut         :          7
#  
# Registers
# A0=        20, T0=         7, S2 =      3055, GP=4026531840
# A1=        53, T1=        10, R9 =         0, FP=         0
# A2=        17, S0=         3, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         33
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         33
# sr2Out          :         53
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[        17]=         0
# DMEM[        33]=         0
# --------------------------------------------------------------
# 
# 
# 490	   1    0
# 500	   0    0
# cycle =          25
# PC    = 02b
# instr = 242000d0
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967272
# sr2Out          :         17
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          7
# aluMuxOut         :         17
#  
# Registers
# A0=        33, T0=         7, S2 =      3055, GP=4026531840
# A1=        53, T1=        10, R9 =         0, FP=         0
# A2=        17, S0=         3, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         39
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         39
# sr2Out          :          7
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[        33]=         0
# DMEM[        39]=         0
# --------------------------------------------------------------
# 
# 
# 510	   1    0
# 520	   0    0
# cycle =          26
# PC    = 02c
# instr = 321000c0
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967263
# sr2Out          :         39
# instWord[31:28] :          3
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4294967272
# aluMuxOut         :         39
#  
# Registers
# A0=        33, T0=         7, S2 =      3055, GP=4026531840
# A1=        39, T1=        10, R9 =         0, FP=         0
# A2=        17, S0=         3, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4294967272
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967272
# sr2Out          :         17
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[        39]=         0
# DMEM[4294967272]=        15
# --------------------------------------------------------------
# 
# 
# 530	   1    0
# 540	   0    0
# cycle =          27
# PC    = 02d
# instr = 14200010
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         31
# sr2Out          : 4294967272
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          7
# aluMuxOut         : 4294967272
#  
# Registers
# A0=        33, T0=         7, S2 =      3055, GP=4026531840
# A1=        39, T1=        10, R9 =         0, FP=         0
# A2=4294967272, S0=         3, R10=         0, SP=         0
# A3=         0, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4294967263
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967263
# sr2Out          :         39
# instWord[31:28] :          3
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4294967272]=         x
# DMEM[4294967263]=         0
# --------------------------------------------------------------
# 
# 
# 550	   1    0
# 560	   0    0
# cycle =          28
# PC    = 02e
# instr = 41200040
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          8
# sr2Out          : 4294967272
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         31
# aluMuxOut         : 4294967272
#  
# Registers
# A0=        33, T0=         7, S2 =      3055, GP=4026531840
# A1=        39, T1=        10, R9 =         0, FP=         0
# A2=4294967272, S0=         3, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         31
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         31
# sr2Out          : 4294967272
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4294967263]=         x
# DMEM[        31]=         0
# --------------------------------------------------------------
# 
# 
# 570	   1    0
# 580	   0    0
# cycle =          29
# PC    = 02f
# instr = 114000e0
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967272
# sr2Out          :          7
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         31
# aluMuxOut         :          8
#  
# Registers
# A0=        33, T0=         7, S2 =      3055, GP=4026531840
# A1=        31, T1=        10, R9 =         0, FP=         0
# A2=4294967272, S0=         3, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          8
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          8
# sr2Out          : 4294967272
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[        31]=         0
# DMEM[         8]=         0
# --------------------------------------------------------------
# 
# 
# 590	   1    0
# 600	   0    0
# cycle =          30
# PC    = 030
# instr = 22300060
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         55
# sr2Out          : 4294967263
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4294967272
# aluMuxOut         : 4294967263
#  
# Registers
# A0=        33, T0=         8, S2 =      3055, GP=4026531840
# A1=        31, T1=        10, R9 =         0, FP=         0
# A2=4294967272, S0=         3, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4294967272
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967272
# sr2Out          :          8
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         8]=         0
# DMEM[4294967272]=        15
# --------------------------------------------------------------
# 
# 
# 610	   1    0
# 620	   0    0
# cycle =          31
# PC    = 031
# instr = 00200010
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967274
# sr2Out          : 4294967272
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         33
# aluMuxOut         :         55
#  
# Registers
# A0=        33, T0=         8, S2 =      3055, GP=4026531840
# A1=4294967272, T1=        10, R9 =         0, FP=         0
# A2=4294967272, S0=         3, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         55
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         55
# sr2Out          : 4294967263
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4294967272]=         x
# DMEM[        55]=         0
# --------------------------------------------------------------
# 
# 
# 630	   1    0
# 640	   0    0
# cycle =          32
# PC    = 032
# instr = 01000000
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967250
# sr2Out          :         33
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4294967272
# aluMuxOut         : 4294967274
#  
# Registers
# A0=        33, T0=         8, S2 =      3055, GP=4026531840
# A1=4294967272, T1=        10, R9 =         0, FP=         0
# A2=        55, S0=         3, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4294967274
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967274
# sr2Out          :         55
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[        55]=         0
# DMEM[4294967274]=        15
# --------------------------------------------------------------
# 
# 
# 650	   1    0
# 660	   0    0
# cycle =          33
# PC    = 033
# instr = 5dfff808
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967288
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         : 4294967288
#  
# Registers
# A0=4294967274, T0=         8, S2 =      3055, GP=4026531840
# A1=4294967272, T1=        10, R9 =         0, FP=         0
# A2=        55, S0=         3, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4294967250
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967250
# sr2Out          : 4294967274
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4294967274]=         x
# DMEM[4294967250]=        15
# --------------------------------------------------------------
# 
# 
# 670	   1    0
# 680	   0    0
# cycle =          34
# PC    = 034
# instr = 05000496
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         10
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         : 4294967250
# aluMuxOut         : 4294967288
#  
# Registers
# A0=4294967250, T0=         8, S2 =      3055, GP=4026531840
# A1=4294967272, T1=        10, R9 =         0, FP=         0
# A2=        55, S0=         3, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4294967288
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967288
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4294967250]=         x
# DMEM[4294967288]=        15
# --------------------------------------------------------------
# 
# 
# 690	   1    0
# 700	   0    0
# cycle =          35
# PC    = 039
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          4
# sr2Out          : 4294967250
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          3
# aluMuxOut         :          1
#  
# Registers
# A0=4294967250, T0=         8, S2 =      3055, GP=4026531840
# A1=4294967272, T1=4294967288, R9 =         0, FP=         0
# A2=        55, S0=         3, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          : 4294967288
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4294967288]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 710	   1    0
# 720	   0    0
# cycle =          36
# PC    = 03a
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          3
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967250, T0=         8, S2 =      3055, GP=4026531840
# A1=4294967272, T1=4294967288, R9 =         0, FP=         0
# A2=        55, S0=         3, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          4
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          4
# sr2Out          : 4294967250
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         4]=         0
# --------------------------------------------------------------
# 
# 
# 730	   1    0
# 740	   0    0
# cycle =          37
# PC    = 03b
# instr = 1d000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          : 4294967250
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :          1
#  
# Registers
# A0=4294967250, T0=         8, S2 =      3055, GP=4026531840
# A1=4294967272, T1=4294967288, R9 =         0, FP=         0
# A2=        55, S0=         4, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          4
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         4]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 750	   1    0
# 760	   0    0
# cycle =          38
# PC    = 03c
# instr = 4d004b08
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         75
# sr2Out          : 4294967250
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :         75
#  
# Registers
# A0=4294967250, T0=         8, S2 =      3055, GP=4026531840
# A1=4294967272, T1=4294967288, R9 =         0, FP=         0
# A2=        55, S0=         4, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          : 4294967250
# instWord[31:28] :          1
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 770	   1    0
# 780	   0    0
# cycle =          39
# PC    = 03d
# instr = 5d002208
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         34
# sr2Out          : 4294967250
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :         34
#  
# Registers
# A0=4294967250, T0=         8, S2 =      3055, GP=4026531840
# A1=         1, T1=4294967288, R9 =         0, FP=         0
# A2=        55, S0=         4, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         75
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         75
# sr2Out          : 4294967250
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[        75]=         0
# --------------------------------------------------------------
# 
# 
# 790	   1    0
# 800	   0    0
# cycle =          40
# PC    = 03e
# instr = 0dffb008
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967216
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         : 4294967216
#  
# Registers
# A0=4294967250, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=4294967288, R9 =         0, FP=         0
# A2=        55, S0=         4, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         34
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         34
# sr2Out          : 4294967250
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[        75]=         0
# DMEM[        34]=         0
# --------------------------------------------------------------
# 
# 
# 810	   1    0
# 820	   0    0
# cycle =          41
# PC    = 03f
# instr = 24500032
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         75
# aluMuxOut         :         34
#  
# Registers
# A0=4294967250, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=        55, S0=         4, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4294967216
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4294967216
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[        34]=         0
# DMEM[4294967216]=        15
# --------------------------------------------------------------
# 
# 
# 830	   1    0
# 840	   0    0
# cycle =          42
# PC    = 040
# instr = 2d004596
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=        55, S0=         4, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4294967216]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 850	   1    0
# 860	   0    0
# cycle =          43
# PC    = 041
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          5
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          4
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         4, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 870	   1    0
# 880	   0    0
# cycle =          44
# PC    = 042
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          4
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         4, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          5
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          5
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         5]=         0
# --------------------------------------------------------------
# 
# 
# 890	   1    0
# 900	   0    0
# cycle =          45
# PC    = 043
# instr = 24500022
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         75
# aluMuxOut         :         34
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         5, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          5
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         5]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 910	   1    0
# 920	   0    0
# cycle =          46
# PC    = 044
# instr = 2d004196
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         5, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 930	   1    0
# 940	   0    0
# cycle =          47
# PC    = 045
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          6
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          5
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         5, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 950	   1    0
# 960	   0    0
# cycle =          48
# PC    = 046
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          5
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         5, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          6
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          6
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         6]=         0
# --------------------------------------------------------------
# 
# 
# 970	   1    0
# 980	   0    0
# cycle =          49
# PC    = 047
# instr = 24500012
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         75
# aluMuxOut         :         34
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         6, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          6
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         6]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 990	   1    0
# 1000	   0    0
# cycle =          50
# PC    = 048
# instr = 2d003d96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         6, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1010	   1    0
# 1020	   0    0
# cycle =          51
# PC    = 049
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          7
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          6
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         6, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1030	   1    0
# 1040	   0    0
# cycle =          52
# PC    = 04a
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          6
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         6, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          7
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          7
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         7]=         0
# --------------------------------------------------------------
# 
# 
# 1050	   1    0
# 1060	   0    0
# cycle =          53
# PC    = 04b
# instr = 24500092
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         75
# aluMuxOut         :         34
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         7, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          7
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         7]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1070	   1    0
# 1080	   0    0
# cycle =          54
# PC    = 04c
# instr = 21003996
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=         7, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1090	   1    0
# 1100	   0    0
# cycle =          55
# PC    = 04d
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          8
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          7
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=         7, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1110	   1    0
# 1120	   0    0
# cycle =          56
# PC    = 04e
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          7
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=         7, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          8
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          8
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         8]=         0
# --------------------------------------------------------------
# 
# 
# 1130	   1    0
# 1140	   0    0
# cycle =          57
# PC    = 04f
# instr = 245000b2
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         75
# aluMuxOut         :         34
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=         8, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          8
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         8]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1150	   1    0
# 1160	   0    0
# cycle =          58
# PC    = 050
# instr = 21003596
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=         8, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1170	   1    0
# 1180	   0    0
# cycle =          59
# PC    = 051
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          9
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          8
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=         8, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1190	   1    0
# 1200	   0    0
# cycle =          60
# PC    = 052
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          8
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=         8, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          9
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          9
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         9]=         0
# --------------------------------------------------------------
# 
# 
# 1210	   1    0
# 1220	   0    0
# cycle =          61
# PC    = 053
# instr = 245000a2
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         75
# aluMuxOut         :         34
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=         9, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          9
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         9]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1230	   1    0
# 1240	   0    0
# cycle =          62
# PC    = 054
# instr = 21003196
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=         9, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1250	   1    0
# 1260	   0    0
# cycle =          63
# PC    = 055
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         10
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          9
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=         9, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1270	   1    0
# 1280	   0    0
# cycle =          64
# PC    = 056
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :          9
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=         9, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         10
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         10
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        10]=         0
# --------------------------------------------------------------
# 
# 
# 1290	   1    0
# 1300	   0    0
# cycle =          65
# PC    = 057
# instr = 25500032
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         34
# aluMuxOut         :         34
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        10, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         10
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        10]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1310	   1    0
# 1320	   0    0
# cycle =          66
# PC    = 058
# instr = 21002d96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        10, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1330	   1    0
# 1340	   0    0
# cycle =          67
# PC    = 059
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         11
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         10
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        10, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1350	   1    0
# 1360	   0    0
# cycle =          68
# PC    = 05a
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         10
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        10, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         11
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         11
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        11]=         0
# --------------------------------------------------------------
# 
# 
# 1370	   1    0
# 1380	   0    0
# cycle =          69
# PC    = 05b
# instr = 25500022
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         34
# aluMuxOut         :         34
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        11, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         11
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        11]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1390	   1    0
# 1400	   0    0
# cycle =          70
# PC    = 05c
# instr = 2d002996
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        11, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1410	   1    0
# 1420	   0    0
# cycle =          71
# PC    = 05d
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         12
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         11
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        11, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1430	   1    0
# 1440	   0    0
# cycle =          72
# PC    = 05e
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         11
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        11, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         12
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         12
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        12]=         0
# --------------------------------------------------------------
# 
# 
# 1450	   1    0
# 1460	   0    0
# cycle =          73
# PC    = 05f
# instr = 25500012
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         34
# aluMuxOut         :         34
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        12, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         12
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        12]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1470	   1    0
# 1480	   0    0
# cycle =          74
# PC    = 060
# instr = 21002596
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        12, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1490	   1    0
# 1500	   0    0
# cycle =          75
# PC    = 061
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         13
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         12
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        12, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1510	   1    0
# 1520	   0    0
# cycle =          76
# PC    = 062
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         12
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        12, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         13
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         13
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        13]=         0
# --------------------------------------------------------------
# 
# 
# 1530	   1    0
# 1540	   0    0
# cycle =          77
# PC    = 063
# instr = 25500092
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         34
# aluMuxOut         :         34
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        13, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         13
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        13]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1550	   1    0
# 1560	   0    0
# cycle =          78
# PC    = 064
# instr = 2d002196
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        13, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1570	   1    0
# 1580	   0    0
# cycle =          79
# PC    = 065
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         14
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         13
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        13, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1590	   1    0
# 1600	   0    0
# cycle =          80
# PC    = 066
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         13
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        13, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         14
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         14
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        14]=         0
# --------------------------------------------------------------
# 
# 
# 1610	   1    0
# 1620	   0    0
# cycle =          81
# PC    = 067
# instr = 255000b2
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         34
# aluMuxOut         :         34
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        14, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         14
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        14]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1630	   1    0
# 1640	   0    0
# cycle =          82
# PC    = 068
# instr = 2d001d96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        14, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1650	   1    0
# 1660	   0    0
# cycle =          83
# PC    = 069
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         15
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         14
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        14, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1670	   1    0
# 1680	   0    0
# cycle =          84
# PC    = 06a
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         14
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        14, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         15
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        15]=         0
# --------------------------------------------------------------
# 
# 
# 1690	   1    0
# 1700	   0    0
# cycle =          85
# PC    = 06b
# instr = 255000a2
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         34
# aluMuxOut         :         34
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        15, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        15]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1710	   1    0
# 1720	   0    0
# cycle =          86
# PC    = 06c
# instr = 21001996
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        15, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         34
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1730	   1    0
# 1740	   0    0
# cycle =          87
# PC    = 06d
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         16
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         15
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        15, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1750	   1    0
# 1760	   0    0
# cycle =          88
# PC    = 06e
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        15, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         16
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         16
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        16]=         0
# --------------------------------------------------------------
# 
# 
# 1770	   1    0
# 1780	   0    0
# cycle =          89
# PC    = 06f
# instr = 20400032
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4294967216
# aluMuxOut         :         75
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        16, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         16
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        16]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1790	   1    0
# 1800	   0    0
# cycle =          90
# PC    = 070
# instr = 21001596
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        16, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1810	   1    0
# 1820	   0    0
# cycle =          91
# PC    = 071
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         17
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         16
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        16, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1830	   1    0
# 1840	   0    0
# cycle =          92
# PC    = 072
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         16
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        16, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         17
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         17
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        17]=         0
# --------------------------------------------------------------
# 
# 
# 1850	   1    0
# 1860	   0    0
# cycle =          93
# PC    = 073
# instr = 20400022
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4294967216
# aluMuxOut         :         75
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        17, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         17
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        17]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1870	   1    0
# 1880	   0    0
# cycle =          94
# PC    = 074
# instr = 21001196
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        17, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 1890	   1    0
# 1900	   0    0
# cycle =          95
# PC    = 075
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         18
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         17
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        17, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1910	   1    0
# 1920	   0    0
# cycle =          96
# PC    = 076
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         17
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        17, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         18
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         18
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        18]=         0
# --------------------------------------------------------------
# 
# 
# 1930	   1    0
# 1940	   0    0
# cycle =          97
# PC    = 077
# instr = 20400012
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4294967216
# aluMuxOut         :         75
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        18, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         18
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        18]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 1950	   1    0
# 1960	   0    0
# cycle =          98
# PC    = 078
# instr = 2d000d96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        18, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1970	   1    0
# 1980	   0    0
# cycle =          99
# PC    = 079
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         19
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         18
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        18, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 1990	   1    0
# 2000	   0    0
# cycle =         100
# PC    = 07a
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         18
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        18, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         19
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         19
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        19]=         0
# --------------------------------------------------------------
# 
# 
# 2010	   1    0
# 2020	   0    0
# cycle =         101
# PC    = 07b
# instr = 20400092
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4294967216
# aluMuxOut         :         75
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        19, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         19
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        19]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 2030	   1    0
# 2040	   0    0
# cycle =         102
# PC    = 07c
# instr = 21000996
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          1
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        19, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2050	   1    0
# 2060	   0    0
# cycle =         103
# PC    = 07d
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         20
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         19
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        19, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          1
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 2070	   1    0
# 2080	   0    0
# cycle =         104
# PC    = 07e
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         19
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        19, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         20
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         20
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        20]=         0
# --------------------------------------------------------------
# 
# 
# 2090	   1    0
# 2100	   0    0
# cycle =         105
# PC    = 07f
# instr = 204000b2
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4294967216
# aluMuxOut         :         75
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        20, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         20
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        20]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 2110	   1    0
# 2120	   0    0
# cycle =         106
# PC    = 080
# instr = 2d000596
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         1, S0=        20, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 2130	   1    0
# 2140	   0    0
# cycle =         107
# PC    = 081
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         21
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         20
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        20, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 2150	   1    0
# 2160	   0    0
# cycle =         108
# PC    = 082
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         20
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        20, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         21
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         21
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[        21]=         0
# --------------------------------------------------------------
# 
# 
# 2170	   1    0
# 2180	   0    0
# cycle =         109
# PC    = 083
# instr = 204000a2
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4294967216
# aluMuxOut         :         75
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        21, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         21
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        21]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 2190	   1    0
# 2200	   0    0
# cycle =         110
# PC    = 084
# instr = 2d000196
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :          0
# aluMuxOut         :          0
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        21, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :         75
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 2210	   1    0
# 2220	   0    0
# cycle =         111
# PC    = 085
# instr = 44000486
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         75
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         75
# aluMuxOut         :         75
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        21, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 2230	   1    0
# 2240	   0    0
# cycle =         112
# PC    = 08a
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         22
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         21
# aluMuxOut         :          1
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        21, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         75
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2250	   1    0
# 2260	   0    0
# cycle =         113
# PC    = 08b
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         21
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        21, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         22
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         22
# sr2Out          : 4294967216
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[        22]=         0
# --------------------------------------------------------------
# 
# 
# 2270	   1    0
# 2280	   0    0
# cycle =         114
# PC    = 08c
# instr = 4d003708
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         55
# sr2Out          : 4294967216
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :         55
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         22
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        22]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 2290	   1    0
# 2300	   0    0
# cycle =         115
# PC    = 08d
# instr = 5d00e108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        225
# sr2Out          : 4294967216
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :        225
#  
# Registers
# A0=4294967216, T0=        75, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         55
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         55
# sr2Out          : 4294967216
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[        55]=         0
# --------------------------------------------------------------
# 
# 
# 2310	   1    0
# 2320	   0    0
# cycle =         116
# PC    = 08e
# instr = 2d040008
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       1024
# sr2Out          : 4294967216
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :       1024
#  
# Registers
# A0=4294967216, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=        34, R9 =         0, FP=         0
# A2=         0, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :        225
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        225
# sr2Out          : 4294967216
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[        55]=         0
# DMEM[       225]=         0
# --------------------------------------------------------------
# 
# 
# 2330	   1    0
# 2340	   0    0
# cycle =         117
# PC    = 08f
# instr = 24000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          :       1024
# sr2Out          :         55
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         :       1024
# aluMuxOut         :          0
#  
# Registers
# A0=4294967216, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       225, R9 =         0, FP=         0
# A2=         0, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :       1024
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       1024
# sr2Out          : 4294967216
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[       225]=         0
# DMEM[      1024]=         0
# --------------------------------------------------------------
# 
# 
# 2350	   1    0
# 2360	   0    0
# cycle =         118
# PC    = 090
# instr = 25000405
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          :       1028
# sr2Out          :        225
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         :       1024
# aluMuxOut         :          4
#  
# Registers
# A0=4294967216, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       225, R9 =         0, FP=         0
# A2=      1024, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :       1024
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          :       1024
# sr2Out          :         55
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[      1024]=         0
# DMEM[      1024]=        55
# --------------------------------------------------------------
# 
# 
# 2370	   1    0
# 2380	   0    0
# cycle =         119
# PC    = 091
# instr = 22000408
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       1028
# sr2Out          : 4294967216
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :       1024
# aluMuxOut         :          4
#  
# Registers
# A0=4294967216, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       225, R9 =         0, FP=         0
# A2=      1024, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :       1028
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          :       1028
# sr2Out          :        225
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[      1024]=         0
# DMEM[      1028]=       225
# --------------------------------------------------------------
# 
# 
# 2390	   1    0
# 2400	   0    0
# cycle =         120
# PC    = 092
# instr = 02000009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       1028
# sr2Out          : 4294967216
# instWord[31:28] :          0
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :       1028
# aluMuxOut         :          0
#  
# Registers
# A0=4294967216, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       225, R9 =         0, FP=         0
# A2=      1024, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :       1028
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       1028
# sr2Out          : 4294967216
# instWord[31:28] :          2
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[      1028]=         0
# DMEM[      1028]=       225
# --------------------------------------------------------------
# 
# 
# 2410	   1    0
# 2420	   0    0
# cycle =         121
# PC    = 093
# instr = 05000296
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :        225
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :        225
# aluMuxOut         :        225
#  
# Registers
# A0=4294967216, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       225, R9 =         0, FP=         0
# A2=      1028, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :        225
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       1028
# sr2Out          : 4294967216
# instWord[31:28] :          0
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[      1028]=         0
# DMEM[      1028]=       225
# --------------------------------------------------------------
# 
# 
# 2430	   1    0
# 2440	   0    0
# cycle =         122
# PC    = 094
# instr = 02fffc09
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       1024
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :       1028
# aluMuxOut         : 4294967292
#  
# Registers
# A0=       225, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       225, R9 =         0, FP=         0
# A2=      1028, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :        225
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[      1028]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 2450	   1    0
# 2460	   0    0
# cycle =         123
# PC    = 095
# instr = 04000416
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         55
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         55
# aluMuxOut         :         55
#  
# Registers
# A0=       225, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       225, R9 =         0, FP=         0
# A2=      1028, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         55
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :       1024
# sr2Out          :          0
# instWord[31:28] :          0
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[      1024]=        55
# --------------------------------------------------------------
# 
# 
# 2470	   1    0
# 2480	   0    0
# cycle =         124
# PC    = 09a
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         23
# sr2Out          :         55
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         22
# aluMuxOut         :          1
#  
# Registers
# A0=        55, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       225, R9 =         0, FP=         0
# A2=      1028, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :         55
# instWord[31:28] :          0
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[      1024]=         0
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2490	   1    0
# 2500	   0    0
# cycle =         125
# PC    = 09b
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         22
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=        55, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       225, R9 =         0, FP=         0
# A2=      1028, S0=        22, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         23
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         23
# sr2Out          :         55
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[        23]=         0
# --------------------------------------------------------------
# 
# 
# 2510	   1    0
# 2520	   0    0
# cycle =         126
# PC    = 09c
# instr = 5d00a008
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        160
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :        160
#  
# Registers
# A0=        55, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       225, R9 =         0, FP=         0
# A2=      1028, S0=        23, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         23
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        23]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 2530	   1    0
# 2540	   0    0
# cycle =         127
# PC    = 09d
# instr = 55500000
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        320
# sr2Out          :        225
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :        160
# aluMuxOut         :        160
#  
# Registers
# A0=        55, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       225, R9 =         0, FP=         0
# A2=      1028, S0=        23, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :        160
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        160
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[       160]=         0
# --------------------------------------------------------------
# 
# 
# 2550	   1    0
# 2560	   0    0
# cycle =         128
# PC    = 09e
# instr = 55500000
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        640
# sr2Out          :        160
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :        320
# aluMuxOut         :        320
#  
# Registers
# A0=        55, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       160, R9 =         0, FP=         0
# A2=      1028, S0=        23, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :        320
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        320
# sr2Out          :        160
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[       160]=         0
# DMEM[       320]=         0
# --------------------------------------------------------------
# 
# 
# 2570	   1    0
# 2580	   0    0
# cycle =         129
# PC    = 09f
# instr = 4d00a10b
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        644
# sr2Out          :         55
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          1
# branch          :          0
# fwr1Out         :          0
# aluMuxOut         :        161
#  
# Registers
# A0=        55, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       320, R9 =         0, FP=         0
# A2=      1028, S0=        23, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :        640
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        640
# sr2Out          :        320
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[       320]=         0
# DMEM[       640]=         0
# --------------------------------------------------------------
# 
# 
# 2590	   1    0
# 2600	   0    0
# cycle =         130
# PC    = 0a1
# instr = 45000196
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :        640
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :        640
# aluMuxOut         :        640
#  
# Registers
# A0=        55, T0=        55, S2 =      3055, GP=4026531840
# A1=         1, T1=       640, R9 =         0, FP=         0
# A2=      1028, S0=        23, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :        640
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        644
# sr2Out          :         55
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          1
# jal             :          1
#  
# Data Memory
# DMEM[       640]=         0
# DMEM[       644]=         0
# --------------------------------------------------------------
# 
# 
# 2610	   1    0
# 2620	   0    0
# cycle =         131
# PC    = 0a2
# instr = 5400000b
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        640
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          1
# branch          :          0
# fwr1Out         :        640
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=       640, R9 =         0, FP=         0
# A2=      1028, S0=        23, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :        640
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[       644]=         0
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 2630	   1    0
# 2640	   0    0
# cycle =         132
# PC    = 0a0
# instr = 44000686
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :        640
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :        640
# aluMuxOut         :        640
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=       640, R9 =         0, FP=         0
# A2=      1028, S0=        23, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :        652
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :        640
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          1
# jal             :          1
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[       640]=         0
# --------------------------------------------------------------
# 
# 
# 2650	   1    0
# 2660	   0    0
# cycle =         133
# PC    = 0a7
# instr = 66000108
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         24
# sr2Out          :         55
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         :         23
# aluMuxOut         :          1
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=       652, R9 =         0, FP=         0
# A2=      1028, S0=        23, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :        640
# instWord[31:28] :          4
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[       640]=         0
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2670	   1    0
# 2680	   0    0
# cycle =         134
# PC    = 0a8
# instr = c6000805
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         23
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          8
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=       652, R9 =         0, FP=         0
# A2=      1028, S0=        23, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         24
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :         24
# sr2Out          :         55
# instWord[31:28] :          6
# memtoReg        :          0
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[        24]=         0
# --------------------------------------------------------------
# 
# 
# 2690	   1    0
# 2700	   0    0
# cycle =         135
# PC    = 0a9
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=       652, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531848
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531848
# sr2Out          :         24
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[        24]=         0
# DMEM[4026531848]=        15
# --------------------------------------------------------------
# 
# 
# 2710	   1    0
# 2720	   0    0
# cycle =         136
# PC    = 0aa
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :        652
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=       652, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[4026531848]=         x
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 2730	   1    0
# 2740	   0    0
# cycle =         137
# PC    = 0ab
# instr = 5dfffd16
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 2750	   1    0
# 2760	   0    0
# cycle =         138
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          0
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          0
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         0]=         0
# --------------------------------------------------------------
# 
# 
# 2770	   1    0
# 2780	   0    0
# cycle =         139
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         0]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 2790	   1    0
# 2800	   0    0
# cycle =         140
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 2810	   1    0
# 2820	   0    0
# cycle =         141
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2830	   1    0
# 2840	   0    0
# cycle =         142
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 2850	   1    0
# 2860	   0    0
# cycle =         143
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 2870	   1    0
# 2880	   0    0
# cycle =         144
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2890	   1    0
# 2900	   0    0
# cycle =         145
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 2910	   1    0
# 2920	   0    0
# cycle =         146
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 2930	   1    0
# 2940	   0    0
# cycle =         147
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 2950	   1    0
# 2960	   0    0
# cycle =         148
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 2970	   1    0
# 2980	   0    0
# cycle =         149
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 2990	   1    0
# 3000	   0    0
# cycle =         150
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3010	   1    0
# 3020	   0    0
# cycle =         151
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3030	   1    0
# 3040	   0    0
# cycle =         152
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3050	   1    0
# 3060	   0    0
# cycle =         153
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3070	   1    0
# 3080	   0    0
# cycle =         154
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3090	   1    0
# 3100	   0    0
# cycle =         155
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3110	   1    0
# 3120	   0    0
# cycle =         156
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3130	   1    0
# 3140	   0    0
# cycle =         157
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3150	   1    0
# 3160	   0    0
# cycle =         158
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3170	   1    0
# 3180	   0    0
# cycle =         159
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3190	   1    0
# 3200	   0    0
# cycle =         160
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3210	   1    0
# 3220	   0    0
# cycle =         161
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3230	   1    0
# 3240	   0    0
# cycle =         162
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3250	   1    0
# 3260	   0    0
# cycle =         163
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3270	   1    0
# 3280	   0    0
# cycle =         164
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3290	   1    0
# 3300	   0    0
# cycle =         165
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3310	   1    0
# 3320	   0    0
# cycle =         166
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3330	   1    0
# 3340	   0    0
# cycle =         167
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3350	   1    0
# 3360	   0    0
# cycle =         168
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3370	   1    0
# 3380	   0    0
# cycle =         169
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3390	   1    0
# 3400	   0    0
# cycle =         170
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3410	   1    0
# 3420	   0    0
# cycle =         171
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3430	   1    0
# 3440	   0    0
# cycle =         172
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3450	   1    0
# 3460	   0    0
# cycle =         173
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3470	   1    0
# 3480	   0    0
# cycle =         174
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3490	   1    0
# 3500	   0    0
# cycle =         175
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3510	   1    0
# 3520	   0    0
# cycle =         176
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3530	   1    0
# 3540	   0    0
# cycle =         177
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3550	   1    0
# 3560	   0    0
# cycle =         178
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3570	   1    0
# 3580	   0    0
# cycle =         179
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3590	   1    0
# 3600	   0    0
# cycle =         180
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3610	   1    0
# 3620	   0    0
# cycle =         181
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3630	   1    0
# 3640	   0    0
# cycle =         182
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3650	   1    0
# 3660	   0    0
# cycle =         183
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3670	   1    0
# 3680	   0    0
# cycle =         184
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3690	   1    0
# 3700	   0    0
# cycle =         185
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3710	   1    0
# 3720	   0    0
# cycle =         186
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3730	   1    0
# 3740	   0    0
# cycle =         187
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3750	   1    0
# 3760	   0    0
# cycle =         188
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3770	   1    0
# 3780	   0    0
# cycle =         189
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3790	   1    0
# 3800	   0    0
# cycle =         190
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3810	   1    0
# 3820	   0    0
# cycle =         191
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3830	   1    0
# 3840	   0    0
# cycle =         192
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3850	   1    0
# 3860	   0    0
# cycle =         193
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3870	   1    0
# 3880	   0    0
# cycle =         194
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3890	   1    0
# 3900	   0    0
# cycle =         195
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3910	   1    0
# 3920	   0    0
# cycle =         196
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3930	   1    0
# 3940	   0    0
# cycle =         197
# PC    = 0ae
# instr = 5dfffd96
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          1
# fwr1Out         :         15
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      : 4026531840
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531856]=         x
# DMEM[4026531840]=        15
# --------------------------------------------------------------
# 
# 
# 3950	   1    0
# 3960	   0    0
# cycle =         198
# PC    = 0ac
# instr = 5c001009
# Stage 1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :         16
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :          1
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          :          1
# sr2Out          :          0
# instWord[31:28] :          5
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
#  
# Data Memory
# DMEM[4026531840]=         x
# DMEM[         1]=         0
# --------------------------------------------------------------
# 
# 
# 3970	   1    0
# 3980	   0    0
# cycle =         199
# PC    = 0ad
# instr = c5000005
# Stage 1
# memWrite        :          1
# KEY             :          0
# SW              :          0
# aluOut          : 4026531840
# sr2Out          :         15
# instWord[31:28] :         12
# memtoReg        :          0
# regWrite        :          0
# jal             :          0
# branch          :          0
# fwr1Out         : 4026531840
# aluMuxOut         :          0
#  
# Registers
# A0=        55, T0=       640, S2 =      3055, GP=4026531840
# A1=         1, T1=        15, R9 =         0, FP=         0
# A2=      1028, S0=        24, R10=         0, SP=         0
# A3=4294967263, S1=         0, R11=         0, RA=         0
#  
# Stage 2
# dataMuxOut      :         15
# memWrite        :          0
# KEY             :          0
# SW              :          0
# aluOut          : 4026531856
# sr2Out          :         55
# instWord[31:28] :          5
# memtoReg        :          1
# regWrite        :          1
# jal             :          0
#  
# Data Memory
# DMEM[         1]=         0
# DMEM[4026531856]=        15
# --------------------------------------------------------------
# 
# 
# 3990	   1    0
# 4000	   0    0
# Break in Module ProcTest at C:/Users/yoeli/Desktop/CS3220 Project 2/ProcTest.v line 71
# Simulation Breakpoint: Break in Module ProcTest at C:/Users/yoeli/Desktop/CS3220 Project 2/ProcTest.v line 71
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 30
