<html>
<body><samp><pre>
<!@TC:1190195874>
#Program: Synplify Pro 8.1
#OS: Windows_NT

<a name=compilerReport18>$ Start of Compile
#Wed Sep 19 17:53:25 2007

Synplicity Verilog Compiler, version 3.1.0, Build 049R, built May  3 2005
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@I::"C:\Program Files\Synplicity\fpga_81\lib\altera\altera.v"
@I::"C:\Program Files\Synplicity\fpga_81\lib\altera\cyclone.v"
@I::"C:\Program Files\Synplicity\fpga_81\lib\altera\altera_mf.v"
@I::"C:\Program Files\Synplicity\fpga_81\lib\altera\altera_lpm.v"
@I::"F:\a\rtl\verilog\ctl_fsm.v"
@I:"F:\a\rtl\verilog\ctl_fsm.v":"F:\a\rtl\verilog\include.h"
@N: : <a href="f:\a\rtl\verilog\ctl_fsm.v:58:43:58:56:@N::@XP_MSG">ctl_fsm.v(58)</a><!@TM:1190195874> | Read parallel_case directive 
@N: : <a href="f:\a\rtl\verilog\ctl_fsm.v:58:57:58:66:@N::@XP_MSG">ctl_fsm.v(58)</a><!@TM:1190195874> | Read full_case directive 
<font color=#A52A2A>@W:<a href="@W:CG286:@XP_HELP">CG286</a> : <a href="f:\a\rtl\verilog\ctl_fsm.v:58:8:58:12:@W:CG286:@XP_MSG">ctl_fsm.v(58)</a><!@TM:1190195874> | Case statement has both a full_case directive and a default clause.  The full_case directive is ignored.</font>
@I::"F:\a\rtl\verilog\decode_pipe.v"
@I:"F:\a\rtl\verilog\decode_pipe.v":"F:\a\rtl\verilog\include.h"
@N: : <a href="f:\a\rtl\verilog\decode_pipe.v:31:34:31:47:@N::@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Read parallel_case directive 
@N: : <a href="f:\a\rtl\verilog\decode_pipe.v:34:45:34:58:@N::@XP_MSG">decode_pipe.v(34)</a><!@TM:1190195874> | Read parallel_case directive 
@N: : <a href="f:\a\rtl\verilog\decode_pipe.v:533:47:533:60:@N::@XP_MSG">decode_pipe.v(533)</a><!@TM:1190195874> | Read parallel_case directive 
@N: : <a href="f:\a\rtl\verilog\decode_pipe.v:835:49:835:62:@N::@XP_MSG">decode_pipe.v(835)</a><!@TM:1190195874> | Read parallel_case directive 
@I::"F:\a\rtl\verilog\dvc.v"
@I:"F:\a\rtl\verilog\dvc.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\EXEC_stage.v"
@I:"F:\a\rtl\verilog\EXEC_stage.v":"F:\a\rtl\verilog\include.h"
@I:"F:\a\rtl\verilog\EXEC_stage.v":"F:\a\rtl\verilog\include.h"
@N: : <a href="f:\a\rtl\verilog\exec_stage.v:694:80:694:93:@N::@XP_MSG">exec_stage.v(694)</a><!@TM:1190195874> | Read parallel_case directive 
@I::"F:\a\rtl\verilog\fifo.v"
@I:"F:\a\rtl\verilog\fifo.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\forward.v"
@I:"F:\a\rtl\verilog\forward.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\mem_module.v"
@I:"F:\a\rtl\verilog\mem_module.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\mips_core.v"
@I:"F:\a\rtl\verilog\mips_core.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\mips_dvc.v"
@I:"F:\a\rtl\verilog\mips_dvc.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\mips_sys.v"
@I:"F:\a\rtl\verilog\mips_sys.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\mips_uart.v"
@I:"F:\a\rtl\verilog\mips_uart.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\ram_module.v"
@I:"F:\a\rtl\verilog\ram_module.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\RF_components.v"
@I:"F:\a\rtl\verilog\RF_components.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\RF_stage.v"
@I:"F:\a\rtl\verilog\RF_stage.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\sim_ram.v"
@I::"F:\a\rtl\verilog\tools.v"
@I:"F:\a\rtl\verilog\tools.v":"F:\a\rtl\verilog\include.h"
@I::"F:\a\rtl\verilog\fifo512_cyclone.v"
@N: : <a href="f:\a\rtl\verilog\fifo512_cyclone.v:39:12:39:25:@N::@XP_MSG">fifo512_cyclone.v(39)</a><!@TM:1190195874> | Read directive translate_off 
@N: : <a href="f:\a\rtl\verilog\fifo512_cyclone.v:41:12:41:24:@N::@XP_MSG">fifo512_cyclone.v(41)</a><!@TM:1190195874> | Read directive translate_on 
@N: : <a href="f:\a\rtl\verilog\fifo512_cyclone.v:74:16:74:29:@N::@XP_MSG">fifo512_cyclone.v(74)</a><!@TM:1190195874> | Read directive translate_off 
@N: : <a href="f:\a\rtl\verilog\fifo512_cyclone.v:81:16:81:28:@N::@XP_MSG">fifo512_cyclone.v(81)</a><!@TM:1190195874> | Read directive translate_on 
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module mips_core
@N: : <a href="f:\a\rtl\verilog\mem_module.v:78:7:78:26:@N::@XP_MSG">mem_module.v(78)</a><!@TM:1190195874> | Synthesizing module infile_dmem_ctl_reg

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <30> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <29> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <28> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <27> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <26> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <25> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <24> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <23> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <22> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <21> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <20> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <19> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <18> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <17> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <16> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <15> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <14> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <13> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <12> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <11> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <10> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <9> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <8> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <7> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <6> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <5> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <4> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <3> of dmem_addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:81:20:81:31:@W::@XP_MSG">mem_module.v(81)</a><!@TM:1190195874> | Input port bit <2> of dmem_addr_i[31:0] is unused</font>

@N: : <a href="f:\a\rtl\verilog\mem_module.v:96:7:96:19:@N::@XP_MSG">mem_module.v(96)</a><!@TM:1190195874> | Synthesizing module mem_addr_ctl

<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\mem_module.v:102:4:102:8:@W:CL118:@XP_MSG">mem_module.v(102)</a><!@TM:1190195874> | Latch generated from always block for signal wr_en[3:0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <31> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <30> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <29> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <28> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <27> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <26> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <25> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <24> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <23> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <22> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <21> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <20> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <19> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <18> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <17> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <16> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <15> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <14> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <13> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <12> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <11> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <10> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <9> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <8> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <7> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <6> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <5> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <4> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <3> of addr_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:98:20:98:26:@W::@XP_MSG">mem_module.v(98)</a><!@TM:1190195874> | Input port bit <2> of addr_i[31:0] is unused</font>

@N: : <a href="f:\a\rtl\verilog\mem_module.v:199:7:199:18:@N::@XP_MSG">mem_module.v(199)</a><!@TM:1190195874> | Synthesizing module mem_din_ctl

@N: : <a href="f:\a\rtl\verilog\mem_module.v:130:7:130:19:@N::@XP_MSG">mem_module.v(130)</a><!@TM:1190195874> | Synthesizing module mem_dout_ctl

<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\mem_module.v:161:4:161:8:@W:CL118:@XP_MSG">mem_module.v(161)</a><!@TM:1190195874> | Latch generated from always block for signal dout[31:0], probably caused by a missing assignment in an if or case stmt</font>
@N: : <a href="f:\a\rtl\verilog\mem_module.v:4:7:4:17:@N::@XP_MSG">mem_module.v(4)</a><!@TM:1190195874> | Synthesizing module mem_module

@N: : <a href="f:\a\rtl\verilog\tools.v:3:7:3:14:@N::@XP_MSG">tools.v(3)</a><!@TM:1190195874> | Synthesizing module cal_cpi

@N: : <a href="f:\a\rtl\verilog\ctl_fsm.v:2:7:2:14:@N::@XP_MSG">ctl_fsm.v(2)</a><!@TM:1190195874> | Synthesizing module ctl_FSM

<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\ctl_fsm.v:58:8:58:12:@W:CL118:@XP_MSG">ctl_fsm.v(58)</a><!@TM:1190195874> | Latch generated from always block for signal zz_is_nop, probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="f:\a\rtl\verilog\ctl_fsm.v:58:8:58:12:@W:CL113:@XP_MSG">ctl_fsm.v(58)</a><!@TM:1190195874> | Feedback mux created for signal iack.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\ctl_fsm.v:58:8:58:12:@W:CL118:@XP_MSG">ctl_fsm.v(58)</a><!@TM:1190195874> | Latch generated from always block for signal iack, probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\ctl_fsm.v:58:8:58:12:@W:CL118:@XP_MSG">ctl_fsm.v(58)</a><!@TM:1190195874> | Latch generated from always block for signal next_delay_counter_Sreg0[5:0], probably caused by a missing assignment in an if or case stmt</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="f:\a\rtl\verilog\ctl_fsm.v:224:4:224:10:@N:CL201:@XP_MSG">ctl_fsm.v(224)</a><!@TM:1190195874> | Trying to extract state machine for register CurrState_Sreg0
Extracted state machine for register CurrState_Sreg0
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
@N: : <a href="f:\a\rtl\verilog\rf_components.v:50:7:50:13:@N::@XP_MSG">rf_components.v(50)</a><!@TM:1190195874> | Synthesizing module pc_gen

@N: : <a href="f:\a\rtl\verilog\rf_components.v:30:7:30:14:@N::@XP_MSG">rf_components.v(30)</a><!@TM:1190195874> | Synthesizing module compare

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="f:\a\rtl\verilog\rf_components.v:36:14:36:17:@W:CG133:@XP_MSG">rf_components.v(36)</a><!@TM:1190195874> | No assignment to sum</font>
@N: : <a href="f:\a\rtl\verilog\rf_components.v:2:7:2:10:@N::@XP_MSG">rf_components.v(2)</a><!@TM:1190195874> | Synthesizing module ext

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\rf_components.v:3:21:3:26:@W::@XP_MSG">rf_components.v(3)</a><!@TM:1190195874> | Input port bit <31> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\rf_components.v:3:21:3:26:@W::@XP_MSG">rf_components.v(3)</a><!@TM:1190195874> | Input port bit <30> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\rf_components.v:3:21:3:26:@W::@XP_MSG">rf_components.v(3)</a><!@TM:1190195874> | Input port bit <29> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\rf_components.v:3:21:3:26:@W::@XP_MSG">rf_components.v(3)</a><!@TM:1190195874> | Input port bit <28> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\rf_components.v:3:21:3:26:@W::@XP_MSG">rf_components.v(3)</a><!@TM:1190195874> | Input port bit <27> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\rf_components.v:3:21:3:26:@W::@XP_MSG">rf_components.v(3)</a><!@TM:1190195874> | Input port bit <26> of ins_i[31:0] is unused</font>

@N: : <a href="f:\a\rtl\verilog\tools.v:104:7:104:22:@N::@XP_MSG">tools.v(104)</a><!@TM:1190195874> | Synthesizing module r32_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:104:167:104:172:@N:CG179:@XP_MSG">tools.v(104)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:30:7:30:11:@N::@XP_MSG">tools.v(30)</a><!@TM:1190195874> | Synthesizing module jack

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <31> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <30> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <29> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <28> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <27> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <26> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <10> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <9> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <8> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <7> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <6> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <5> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <4> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <3> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <2> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <1> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\tools.v:31:21:31:26:@W::@XP_MSG">tools.v(31)</a><!@TM:1190195874> | Input port bit <0> of ins_i[31:0] is unused</font>

@N: : <a href="f:\a\rtl\verilog\tools.v:64:7:64:13:@N::@XP_MSG">tools.v(64)</a><!@TM:1190195874> | Synthesizing module rd_sel

@N: : <a href="f:\a\rtl\verilog\rf_components.v:90:7:90:16:@N::@XP_MSG">rf_components.v(90)</a><!@TM:1190195874> | Synthesizing module reg_array

@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="f:\a\rtl\verilog\rf_components.v:140:4:140:10:@N:CL134:@XP_MSG">rf_components.v(140)</a><!@TM:1190195874> | Found RAM reg_bank, depth=32, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="f:\a\rtl\verilog\rf_components.v:140:4:140:10:@N:CL134:@XP_MSG">rf_components.v(140)</a><!@TM:1190195874> | Found RAM reg_bank, depth=32, width=32
@N: : <a href="f:\a\rtl\verilog\forward.v:25:7:25:14:@N::@XP_MSG">forward.v(25)</a><!@TM:1190195874> | Synthesizing module fwd_mux

@N: : <a href="f:\a\rtl\verilog\rf_stage.v:3:7:3:15:@N::@XP_MSG">rf_stage.v(3)</a><!@TM:1190195874> | Synthesizing module rf_stage

<font color=#A52A2A>@W:<a href="@W:CS149:@XP_HELP">CS149</a> : <a href="f:\a\rtl\verilog\rf_stage.v:91:24:91:30:@W:CS149:@XP_MSG">rf_stage.v(91)</a><!@TM:1190195874> | Port width mismatch for port ins_no.  Formal has width 101, Actual 1</font>
<font color=#A52A2A>@W:<a href="@W:CS149:@XP_HELP">CS149</a> : <a href="f:\a\rtl\verilog\rf_stage.v:90:24:90:30:@W:CS149:@XP_MSG">rf_stage.v(90)</a><!@TM:1190195874> | Port width mismatch for port clk_no.  Formal has width 101, Actual 1</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="f:\a\rtl\verilog\rf_stage.v:87:12:87:19:@W:CL168:@XP_MSG">rf_stage.v(87)</a><!@TM:1190195874> | Pruning instance CAL_CPI - not in use ...</font>

@N: : <a href="f:\a\rtl\verilog\exec_stage.v:521:7:521:16:@N::@XP_MSG">exec_stage.v(521)</a><!@TM:1190195874> | Synthesizing module muldiv_ff

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="f:\a\rtl\verilog\exec_stage.v:572:4:572:10:@W:CL169:@XP_MSG">exec_stage.v(572)</a><!@TM:1190195874> | Pruning Register LAST_CYCLE_DEAL_SECTION.eqnop2 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="f:\a\rtl\verilog\exec_stage.v:572:4:572:10:@W:CL169:@XP_MSG">exec_stage.v(572)</a><!@TM:1190195874> | Pruning Register START_SECTION.over[32:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="f:\a\rtl\verilog\exec_stage.v:572:4:572:10:@W:CL169:@XP_MSG">exec_stage.v(572)</a><!@TM:1190195874> | Pruning Register LAST_CYCLE_DEAL_SECTION.LAST_CYCLE_DEAL_SECTION_DEFAULT.op1s_eq_op2s </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="f:\a\rtl\verilog\exec_stage.v:572:4:572:10:@W:CL169:@XP_MSG">exec_stage.v(572)</a><!@TM:1190195874> | Pruning Register LAST_CYCLE_DEAL_SECTION.eqz </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="f:\a\rtl\verilog\exec_stage.v:572:4:572:10:@W:CL169:@XP_MSG">exec_stage.v(572)</a><!@TM:1190195874> | Pruning Register LAST_CYCLE_DEAL_SECTION.LAST_CYCLE_DEAL_SECTION_DEFAULT.op1s_eq_h64 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="f:\a\rtl\verilog\exec_stage.v:572:4:572:10:@W:CL169:@XP_MSG">exec_stage.v(572)</a><!@TM:1190195874> | Pruning Register LAST_CYCLE_DEAL_SECTION.eqop2 </font>

@N: : <a href="f:\a\rtl\verilog\exec_stage.v:233:7:233:10:@N::@XP_MSG">exec_stage.v(233)</a><!@TM:1190195874> | Synthesizing module alu

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:238:16:238:17:@W::@XP_MSG">exec_stage.v(238)</a><!@TM:1190195874> | No assignment to wire c</font>

@N: : <a href="f:\a\rtl\verilog\exec_stage.v:266:4:266:15:@N::@XP_MSG">exec_stage.v(266)</a><!@TM:1190195874> | Synthesizing module shifter_tak

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <31> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <30> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <29> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <28> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <27> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <26> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <25> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <24> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <23> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <22> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <21> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <20> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <19> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <18> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <17> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <16> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <15> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <14> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <13> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <12> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <11> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <10> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <9> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <8> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <7> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <6> of shift_amount[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\exec_stage.v:270:25:270:52:@W::@XP_MSG">exec_stage.v(270)</a><!@TM:1190195874> | Input port bit <5> of shift_amount[31:0] is unused</font>

@N: : <a href="f:\a\rtl\verilog\exec_stage.v:138:7:138:14:@N::@XP_MSG">exec_stage.v(138)</a><!@TM:1190195874> | Synthesizing module big_alu

@N: : <a href="f:\a\rtl\verilog\tools.v:22:7:22:12:@N::@XP_MSG">tools.v(22)</a><!@TM:1190195874> | Synthesizing module add32

@N: : <a href="f:\a\rtl\verilog\exec_stage.v:188:7:188:15:@N::@XP_MSG">exec_stage.v(188)</a><!@TM:1190195874> | Synthesizing module alu_muxa

@N: : <a href="f:\a\rtl\verilog\exec_stage.v:212:7:212:15:@N::@XP_MSG">exec_stage.v(212)</a><!@TM:1190195874> | Synthesizing module alu_muxb

@N: : <a href="f:\a\rtl\verilog\tools.v:150:7:150:14:@N::@XP_MSG">tools.v(150)</a><!@TM:1190195874> | Synthesizing module r32_reg

@N: : <a href="f:\a\rtl\verilog\tools.v:173:7:173:18:@N::@XP_MSG">tools.v(173)</a><!@TM:1190195874> | Synthesizing module r32_reg_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:173:132:173:137:@N:CG179:@XP_MSG">tools.v(173)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\exec_stage.v:3:7:3:17:@N::@XP_MSG">exec_stage.v(3)</a><!@TM:1190195874> | Synthesizing module exec_stage

@N: : <a href="f:\a\rtl\verilog\tools.v:54:7:54:11:@N::@XP_MSG">tools.v(54)</a><!@TM:1190195874> | Synthesizing module or32

@N: : <a href="f:\a\rtl\verilog\decode_pipe.v:2:7:2:14:@N::@XP_MSG">decode_pipe.v(2)</a><!@TM:1190195874> | Synthesizing module decoder

<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal alu_func[4:0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal pc_gen_ctl[2:0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal fsm_dly[2:0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal ext_ctl[2:0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal rd_sel[1:0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal muxb_ctl[1:0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal muxa_ctl[1:0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal alu_we[0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal dmem_ctl[3:0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal cmp_ctl[2:0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal wb_we[0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:CL118:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Latch generated from always block for signal wb_mux[0], probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\decode_pipe.v:3:20:3:25:@W::@XP_MSG">decode_pipe.v(3)</a><!@TM:1190195874> | Input port bit <15> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\decode_pipe.v:3:20:3:25:@W::@XP_MSG">decode_pipe.v(3)</a><!@TM:1190195874> | Input port bit <14> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\decode_pipe.v:3:20:3:25:@W::@XP_MSG">decode_pipe.v(3)</a><!@TM:1190195874> | Input port bit <13> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\decode_pipe.v:3:20:3:25:@W::@XP_MSG">decode_pipe.v(3)</a><!@TM:1190195874> | Input port bit <12> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\decode_pipe.v:3:20:3:25:@W::@XP_MSG">decode_pipe.v(3)</a><!@TM:1190195874> | Input port bit <11> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\decode_pipe.v:3:20:3:25:@W::@XP_MSG">decode_pipe.v(3)</a><!@TM:1190195874> | Input port bit <10> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\decode_pipe.v:3:20:3:25:@W::@XP_MSG">decode_pipe.v(3)</a><!@TM:1190195874> | Input port bit <9> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\decode_pipe.v:3:20:3:25:@W::@XP_MSG">decode_pipe.v(3)</a><!@TM:1190195874> | Input port bit <8> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\decode_pipe.v:3:20:3:25:@W::@XP_MSG">decode_pipe.v(3)</a><!@TM:1190195874> | Input port bit <7> of ins_i[31:0] is unused</font>

<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\decode_pipe.v:3:20:3:25:@W::@XP_MSG">decode_pipe.v(3)</a><!@TM:1190195874> | Input port bit <6> of ins_i[31:0] is unused</font>

@N: : <a href="f:\a\rtl\verilog\tools.v:90:7:90:27:@N::@XP_MSG">tools.v(90)</a><!@TM:1190195874> | Synthesizing module muxb_ctl_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:90:202:90:212:@N:CG179:@XP_MSG">tools.v(90)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:94:7:94:29:@N::@XP_MSG">tools.v(94)</a><!@TM:1190195874> | Synthesizing module wb_mux_ctl_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:94:216:94:228:@N:CG179:@XP_MSG">tools.v(94)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:95:7:95:24:@N::@XP_MSG">tools.v(95)</a><!@TM:1190195874> | Synthesizing module wb_we_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:95:181:95:188:@N:CG179:@XP_MSG">tools.v(95)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:141:7:141:16:@N::@XP_MSG">tools.v(141)</a><!@TM:1190195874> | Synthesizing module wb_we_reg

@N: : <a href="f:\a\rtl\verilog\tools.v:117:7:117:25:@N::@XP_MSG">tools.v(117)</a><!@TM:1190195874> | Synthesizing module wb_mux_ctl_reg_clr

@N: : <a href="f:\a\rtl\verilog\tools.v:113:7:113:23:@N::@XP_MSG">tools.v(113)</a><!@TM:1190195874> | Synthesizing module muxb_ctl_reg_clr

@N: : <a href="f:\a\rtl\verilog\tools.v:116:7:116:23:@N::@XP_MSG">tools.v(116)</a><!@TM:1190195874> | Synthesizing module dmem_ctl_reg_clr

@N: : <a href="f:\a\rtl\verilog\tools.v:114:7:114:23:@N::@XP_MSG">tools.v(114)</a><!@TM:1190195874> | Synthesizing module alu_func_reg_clr

@N: : <a href="f:\a\rtl\verilog\tools.v:112:7:112:23:@N::@XP_MSG">tools.v(112)</a><!@TM:1190195874> | Synthesizing module muxa_ctl_reg_clr

@N: : <a href="f:\a\rtl\verilog\tools.v:140:7:140:21:@N::@XP_MSG">tools.v(140)</a><!@TM:1190195874> | Synthesizing module wb_mux_ctl_reg

@N: : <a href="f:\a\rtl\verilog\tools.v:118:7:118:20:@N::@XP_MSG">tools.v(118)</a><!@TM:1190195874> | Synthesizing module wb_we_reg_clr

@N: : <a href="f:\a\rtl\verilog\tools.v:86:7:86:26:@N::@XP_MSG">tools.v(86)</a><!@TM:1190195874> | Synthesizing module cmp_ctl_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:86:195:86:204:@N:CG179:@XP_MSG">tools.v(86)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:115:7:115:21:@N::@XP_MSG">tools.v(115)</a><!@TM:1190195874> | Synthesizing module alu_we_reg_clr

@N: : <a href="f:\a\rtl\verilog\tools.v:91:7:91:27:@N::@XP_MSG">tools.v(91)</a><!@TM:1190195874> | Synthesizing module alu_func_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:91:202:91:212:@N:CG179:@XP_MSG">tools.v(91)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:93:7:93:27:@N::@XP_MSG">tools.v(93)</a><!@TM:1190195874> | Synthesizing module dmem_ctl_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:93:202:93:212:@N:CG179:@XP_MSG">tools.v(93)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:84:7:84:26:@N::@XP_MSG">tools.v(84)</a><!@TM:1190195874> | Synthesizing module ext_ctl_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:84:195:84:204:@N:CG179:@XP_MSG">tools.v(84)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:85:7:85:25:@N::@XP_MSG">tools.v(85)</a><!@TM:1190195874> | Synthesizing module rd_sel_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:85:188:85:196:@N:CG179:@XP_MSG">tools.v(85)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:92:7:92:25:@N::@XP_MSG">tools.v(92)</a><!@TM:1190195874> | Synthesizing module alu_we_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:92:188:92:196:@N:CG179:@XP_MSG">tools.v(92)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:89:7:89:27:@N::@XP_MSG">tools.v(89)</a><!@TM:1190195874> | Synthesizing module muxa_ctl_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:89:202:89:212:@N:CG179:@XP_MSG">tools.v(89)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:87:7:87:29:@N::@XP_MSG">tools.v(87)</a><!@TM:1190195874> | Synthesizing module pc_gen_ctl_reg_clr_cls

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="f:\a\rtl\verilog\tools.v:87:216:87:228:@N:CG179:@XP_MSG">tools.v(87)</a><!@TM:1190195874> | Removing redundant assignment
@N: : <a href="f:\a\rtl\verilog\tools.v:139:7:139:19:@N::@XP_MSG">tools.v(139)</a><!@TM:1190195874> | Synthesizing module dmem_ctl_reg

@N: : <a href="f:\a\rtl\verilog\decode_pipe.v:1090:7:1090:20:@N::@XP_MSG">decode_pipe.v(1090)</a><!@TM:1190195874> | Synthesizing module pipelinedregs

@N: : <a href="f:\a\rtl\verilog\decode_pipe.v:1419:7:1419:18:@N::@XP_MSG">decode_pipe.v(1419)</a><!@TM:1190195874> | Synthesizing module decode_pipe

@N: : <a href="f:\a\rtl\verilog\forward.v:12:7:12:19:@N::@XP_MSG">forward.v(12)</a><!@TM:1190195874> | Synthesizing module forward_node

@N: : <a href="f:\a\rtl\verilog\forward.v:4:7:4:16:@N::@XP_MSG">forward.v(4)</a><!@TM:1190195874> | Synthesizing module fw_latch5

@N: : <a href="f:\a\rtl\verilog\forward.v:41:7:41:14:@N::@XP_MSG">forward.v(41)</a><!@TM:1190195874> | Synthesizing module forward

@N: : <a href="f:\a\rtl\verilog\tools.v:149:7:149:13:@N::@XP_MSG">tools.v(149)</a><!@TM:1190195874> | Synthesizing module r5_reg

@N: : <a href="f:\a\rtl\verilog\tools.v:43:7:43:13:@N::@XP_MSG">tools.v(43)</a><!@TM:1190195874> | Synthesizing module wb_mux

@N: : <a href="f:\a\rtl\verilog\mips_core.v:3:7:3:16:@N::@XP_MSG">mips_core.v(3)</a><!@TM:1190195874> | Synthesizing module mips_core

@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 19 17:53:27 2007

###########################################################[
Version 8.1
<a name=mapperReport19>Synplicity Altera Technology Mapper, Version 8.1.0, Build 539R, Built May  6 2005
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved


Automatic dissolve at startup in view:work.mem_module(verilog) of i_mem_din_ctl(mem_din_ctl)
Automatic dissolve at startup in view:work.mem_module(verilog) of i_mem_addr_ctl(mem_addr_ctl)
Automatic dissolve at startup in view:work.mem_module(verilog) of dmem_ctl_post(infile_dmem_ctl_reg)
Automatic dissolve at startup in view:work.rf_stage(verilog) of rs_fwd_rs(fwd_mux)
Automatic dissolve at startup in view:work.rf_stage(verilog) of rf_fwd_rt(fwd_mux)
Automatic dissolve at startup in view:work.rf_stage(verilog) of jack2(jack)
Automatic dissolve at startup in view:work.rf_stage(verilog) of jack1(jack)
Automatic dissolve at startup in view:work.rf_stage(verilog) of ins_reg(r32_reg_clr_cls)
Automatic dissolve at startup in view:work.rf_stage(verilog) of i_pc_gen(pc_gen)
Automatic dissolve at startup in view:work.exec_stage(verilog) of spc(r32_reg_cls)
Automatic dissolve at startup in view:work.exec_stage(verilog) of pc_nxt(r32_reg)
Automatic dissolve at startup in view:work.exec_stage(verilog) of i_alu_muxb(alu_muxb)
Automatic dissolve at startup in view:work.exec_stage(verilog) of i_alu_muxa(alu_muxa)
Automatic dissolve at startup in view:work.exec_stage(verilog) of dmem_fw_mux(fwd_mux)
Automatic dissolve at startup in view:work.exec_stage(verilog) of add4(add32)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U9(dmem_ctl_reg)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U8(pc_gen_ctl_reg_clr_cls)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U7(muxa_ctl_reg_clr_cls)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U6(alu_we_reg_clr_cls)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U5(rd_sel_reg_clr_cls)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U4(ext_ctl_reg_clr_cls)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U3(dmem_ctl_reg_clr_cls)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U26(alu_func_reg_clr_cls)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U24(alu_we_reg_clr)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U22(wb_we_reg)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U21(wb_mux_ctl_reg)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U20(wb_we_reg)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U2(cmp_ctl_reg_clr_cls)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U19(wb_we_reg_clr)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U18(wb_mux_ctl_reg)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U17(muxa_ctl_reg_clr)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U16(alu_func_reg_clr)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U15(dmem_ctl_reg_clr)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U14(muxb_ctl_reg_clr)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U13(wb_mux_ctl_reg_clr)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U12(wb_we_reg)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U11(wb_we_reg_clr_cls)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U10(wb_mux_ctl_reg_clr_cls)
Automatic dissolve at startup in view:work.pipelinedregs(verilog) of U1(muxb_ctl_reg_clr_cls)
Automatic dissolve at startup in view:work.decode_pipe(verilog) of pipereg(pipelinedregs)
Automatic dissolve at startup in view:work.forward(verilog) of fw_reg_rnt(fw_latch5)
Automatic dissolve at startup in view:work.forward(verilog) of fw_reg_rns(fw_latch5)
Automatic dissolve at startup in view:work.mips_core(verilog) of wb_mux(wb_mux)
Automatic dissolve at startup in view:work.mips_core(verilog) of rt_reg(r32_reg)
Automatic dissolve at startup in view:work.mips_core(verilog) of rs_reg(r32_reg)
Automatic dissolve at startup in view:work.mips_core(verilog) of rnd_pass2(r5_reg)
Automatic dissolve at startup in view:work.mips_core(verilog) of rnd_pass1(r5_reg)
Automatic dissolve at startup in view:work.mips_core(verilog) of rnd_pass0(r5_reg)
Automatic dissolve at startup in view:work.mips_core(verilog) of pc(r32_reg)
Automatic dissolve at startup in view:work.mips_core(verilog) of ext_reg(r32_reg)
Automatic dissolve at startup in view:work.mips_core(verilog) of cop_dout_reg(r32_reg)
Automatic dissolve at startup in view:work.mips_core(verilog) of cop_data_reg(r32_reg)
Automatic dissolve at startup in view:work.mips_core(verilog) of cop_data_or(or32)
Automatic dissolve at startup in view:work.mips_core(verilog) of alu_pass1(r32_reg)
Automatic dissolve at startup in view:work.mips_core(verilog) of alu_pass0(r32_reg)
Automatic dissolve at startup in view:work.mips_core(verilog) of iexec_stage(exec_stage)
Automatic dissolve at startup in view:work.mips_core(verilog) of iRF_stage(rf_stage)
Automatic dissolve at startup in view:work.mips_core(verilog) of MEM_CTL(mem_module)
Warning: Found 30 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net fsm_dly_1[0]</font>
1) instance work.decoder(verilog)-fsm_dly_1[0], output net "fsm_dly_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "fsm_dly_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net fsm_dly_1[1]</font>
2) instance work.decoder(verilog)-fsm_dly_1[2:1], output net "fsm_dly_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "fsm_dly_2[1]" in work.decoder(verilog)
	net "fsm_dly_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net fsm_dly_1[2]</font>
3) instance work.decoder(verilog)-fsm_dly_1[2:1], output net "fsm_dly_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "fsm_dly_2[1]" in work.decoder(verilog)
	net "fsm_dly_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_1[0]</font>
4) instance work.decoder(verilog)-ext_ctl_1[0], output net "ext_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_1[1]</font>
5) instance work.decoder(verilog)-ext_ctl_1[1], output net "ext_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_1[2]</font>
6) instance work.decoder(verilog)-ext_ctl_1[2], output net "ext_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net rd_sel_1[0]</font>
7) instance work.decoder(verilog)-rd_sel_1[0], output net "rd_sel_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "rd_sel_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net rd_sel_1[1]</font>
8) instance work.decoder(verilog)-rd_sel_1[1], output net "rd_sel_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "rd_sel_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_22" in work.decoder(verilog)
	net "wb_we315" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_1[0]</font>
9) instance work.decoder(verilog)-cmp_ctl_1[0], output net "cmp_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_1[1]</font>
10) instance work.decoder(verilog)-cmp_ctl_1[1], output net "cmp_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_1[2]</font>
11) instance work.decoder(verilog)-cmp_ctl_1[2], output net "cmp_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_1[0]</font>
12) instance work.decoder(verilog)-pc_gen_ctl_1[0], output net "pc_gen_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_1[1]</font>
13) instance work.decoder(verilog)-pc_gen_ctl_1[1], output net "pc_gen_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_1[2]</font>
14) instance work.decoder(verilog)-pc_gen_ctl_1[2], output net "pc_gen_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxa_ctl_1[0]</font>
15) instance work.decoder(verilog)-muxa_ctl_1[0], output net "muxa_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "muxa_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxa_ctl_1[1]</font>
16) instance work.decoder(verilog)-muxa_ctl_1[1], output net "muxa_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "muxa_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxb_ctl_1[0]</font>
17) instance work.decoder(verilog)-muxb_ctl_1[0], output net "muxb_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "muxb_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxb_ctl_1[1]</font>
18) instance work.decoder(verilog)-muxb_ctl_1[1], output net "muxb_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "muxb_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_1[0]</font>
19) instance work.decoder(verilog)-alu_func_1[0], output net "alu_func_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_1[1]</font>
20) instance work.decoder(verilog)-alu_func_1[1], output net "alu_func_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_1[2]</font>
21) instance work.decoder(verilog)-alu_func_1[2], output net "alu_func_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_1[3]</font>
22) instance work.decoder(verilog)-alu_func_1[3], output net "alu_func_1[3]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[3]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_1[4]</font>
23) instance work.decoder(verilog)-alu_func_1[4], output net "alu_func_1[4]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[4]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_1[0]</font>
24) instance work.decoder(verilog)-dmem_ctl_1[0], output net "dmem_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_1[1]</font>
25) instance work.decoder(verilog)-dmem_ctl_1[1], output net "dmem_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_22" in work.decoder(verilog)
	net "wb_we315" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_1[2]</font>
26) instance work.decoder(verilog)-dmem_ctl_1[2], output net "dmem_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_24" in work.decoder(verilog)
	net "un1_ins_i_15" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_1[3]</font>
27) instance work.decoder(verilog)-dmem_ctl_1[3], output net "dmem_ctl_1[3]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[3]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_we[0]</font>
28) instance work.decoder(verilog)-alu_we[0], output net "alu_we[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_we_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net wb_mux[0]</font>
29) instance work.decoder(verilog)-wb_mux[0], output net "wb_mux[0]" in work.decoder(verilog)
    input nets to instance:
	net "wb_mux_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net wb_we[0]</font>
30) instance work.decoder(verilog)-wb_we[0], output net "wb_we[0]" in work.decoder(verilog)
    input nets to instance:
	net "wb_we_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
End of loops
@N:<a href="@N:MT204:@XP_HELP">MT204</a> : <!@TM:1190195874> | Autoconstrain Mode is ON 
RTL optimization done.
Warning: Found 30 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net fsm_dly_1[0]</font>
1) instance work.decoder(verilog)-fsm_dly_1[0], output net "fsm_dly_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "fsm_dly_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net fsm_dly_1[1]</font>
2) instance work.decoder(verilog)-fsm_dly_1[2:1], output net "fsm_dly_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "fsm_dly_2[1]" in work.decoder(verilog)
	net "fsm_dly_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net fsm_dly_1[2]</font>
3) instance work.decoder(verilog)-fsm_dly_1[2:1], output net "fsm_dly_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "fsm_dly_2[1]" in work.decoder(verilog)
	net "fsm_dly_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net wb_mux_1[0]</font>
4) instance work.decoder(verilog)-wb_mux_1[0], output net "wb_mux_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "un1_alu_we_3_sqmuxa_4" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "un1_alu_we_3_sqmuxa" in work.decoder(verilog)
	net "wb_mux[0]" in work.decoder(verilog)
	net "un1_wb_we307" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net wb_we_1[0]</font>
5) instance work.decoder(verilog)-wb_we_1[0], output net "wb_we_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "un1_alu_we_3_sqmuxa_3" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "un1_alu_we_3_sqmuxa" in work.decoder(verilog)
	net "wb_we[0]" in work.decoder(verilog)
	net "un1_wb_we304" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2[0]</font>
6) instance work.decoder(verilog)-alu_func_2[4:0], output net "alu_func_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2[1]</font>
7) instance work.decoder(verilog)-alu_func_2[4:0], output net "alu_func_2[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2[2]</font>
8) instance work.decoder(verilog)-alu_func_2[4:0], output net "alu_func_2[2]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2[3]</font>
9) instance work.decoder(verilog)-alu_func_2[4:0], output net "alu_func_2[3]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2[4]</font>
10) instance work.decoder(verilog)-alu_func_2[4:0], output net "alu_func_2[4]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "alu_func_1[0]" in work.decoder(verilog)
	net "alu_func_1[1]" in work.decoder(verilog)
	net "alu_func_1[2]" in work.decoder(verilog)
	net "alu_func_1[3]" in work.decoder(verilog)
	net "alu_func_1[4]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_we_1[0]</font>
11) instance work.decoder(verilog)-alu_we_1[0], output net "alu_we_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "alu_we[0]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "alu_we[0]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "alu_we[0]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2[0]</font>
12) instance work.decoder(verilog)-ext_ctl_2[2:0], output net "ext_ctl_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "ext_ctl_1[0]" in work.decoder(verilog)
	net "ext_ctl_1[1]" in work.decoder(verilog)
	net "ext_ctl_1[2]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "ext_ctl_1[0]" in work.decoder(verilog)
	net "ext_ctl_1[1]" in work.decoder(verilog)
	net "ext_ctl_1[2]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "ext_ctl_1[0]" in work.decoder(verilog)
	net "ext_ctl_1[1]" in work.decoder(verilog)
	net "ext_ctl_1[2]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2[1]</font>
13) instance work.decoder(verilog)-ext_ctl_2[2:0], output net "ext_ctl_2[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "ext_ctl_1[0]" in work.decoder(verilog)
	net "ext_ctl_1[1]" in work.decoder(verilog)
	net "ext_ctl_1[2]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "ext_ctl_1[0]" in work.decoder(verilog)
	net "ext_ctl_1[1]" in work.decoder(verilog)
	net "ext_ctl_1[2]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "ext_ctl_1[0]" in work.decoder(verilog)
	net "ext_ctl_1[1]" in work.decoder(verilog)
	net "ext_ctl_1[2]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2[2]</font>
14) instance work.decoder(verilog)-ext_ctl_2[2:0], output net "ext_ctl_2[2]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "ext_ctl_1[0]" in work.decoder(verilog)
	net "ext_ctl_1[1]" in work.decoder(verilog)
	net "ext_ctl_1[2]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "ext_ctl_1[0]" in work.decoder(verilog)
	net "ext_ctl_1[1]" in work.decoder(verilog)
	net "ext_ctl_1[2]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "ext_ctl_1[0]" in work.decoder(verilog)
	net "ext_ctl_1[1]" in work.decoder(verilog)
	net "ext_ctl_1[2]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxa_ctl_2[0]</font>
15) instance work.decoder(verilog)-muxa_ctl_2[1:0], output net "muxa_ctl_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "muxa_ctl_1[0]" in work.decoder(verilog)
	net "muxa_ctl_1[1]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "muxa_ctl_1[0]" in work.decoder(verilog)
	net "muxa_ctl_1[1]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "muxa_ctl_1[0]" in work.decoder(verilog)
	net "muxa_ctl_1[1]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxa_ctl_2[1]</font>
16) instance work.decoder(verilog)-muxa_ctl_2[1:0], output net "muxa_ctl_2[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "muxa_ctl_1[0]" in work.decoder(verilog)
	net "muxa_ctl_1[1]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "muxa_ctl_1[0]" in work.decoder(verilog)
	net "muxa_ctl_1[1]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "muxa_ctl_1[0]" in work.decoder(verilog)
	net "muxa_ctl_1[1]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxb_ctl_2[0]</font>
17) instance work.decoder(verilog)-muxb_ctl_2[1:0], output net "muxb_ctl_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "muxb_ctl_1[0]" in work.decoder(verilog)
	net "muxb_ctl_1[1]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "muxb_ctl_1[0]" in work.decoder(verilog)
	net "muxb_ctl_1[1]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "muxb_ctl_1[0]" in work.decoder(verilog)
	net "muxb_ctl_1[1]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxb_ctl_2[1]</font>
18) instance work.decoder(verilog)-muxb_ctl_2[1:0], output net "muxb_ctl_2[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "muxb_ctl_1[0]" in work.decoder(verilog)
	net "muxb_ctl_1[1]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "muxb_ctl_1[0]" in work.decoder(verilog)
	net "muxb_ctl_1[1]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "muxb_ctl_1[0]" in work.decoder(verilog)
	net "muxb_ctl_1[1]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2[0]</font>
19) instance work.decoder(verilog)-pc_gen_ctl_2[2:0], output net "pc_gen_ctl_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "pc_gen_ctl_1[0]" in work.decoder(verilog)
	net "pc_gen_ctl_1[1]" in work.decoder(verilog)
	net "pc_gen_ctl_1[2]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "pc_gen_ctl_1[0]" in work.decoder(verilog)
	net "pc_gen_ctl_1[1]" in work.decoder(verilog)
	net "pc_gen_ctl_1[2]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "pc_gen_ctl_1[0]" in work.decoder(verilog)
	net "pc_gen_ctl_1[1]" in work.decoder(verilog)
	net "pc_gen_ctl_1[2]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2[1]</font>
20) instance work.decoder(verilog)-pc_gen_ctl_2[2:0], output net "pc_gen_ctl_2[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "pc_gen_ctl_1[0]" in work.decoder(verilog)
	net "pc_gen_ctl_1[1]" in work.decoder(verilog)
	net "pc_gen_ctl_1[2]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "pc_gen_ctl_1[0]" in work.decoder(verilog)
	net "pc_gen_ctl_1[1]" in work.decoder(verilog)
	net "pc_gen_ctl_1[2]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "pc_gen_ctl_1[0]" in work.decoder(verilog)
	net "pc_gen_ctl_1[1]" in work.decoder(verilog)
	net "pc_gen_ctl_1[2]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2[2]</font>
21) instance work.decoder(verilog)-pc_gen_ctl_2[2:0], output net "pc_gen_ctl_2[2]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "pc_gen_ctl_1[0]" in work.decoder(verilog)
	net "pc_gen_ctl_1[1]" in work.decoder(verilog)
	net "pc_gen_ctl_1[2]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "pc_gen_ctl_1[0]" in work.decoder(verilog)
	net "pc_gen_ctl_1[1]" in work.decoder(verilog)
	net "pc_gen_ctl_1[2]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "pc_gen_ctl_1[0]" in work.decoder(verilog)
	net "pc_gen_ctl_1[1]" in work.decoder(verilog)
	net "pc_gen_ctl_1[2]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net rd_sel_2[0]</font>
22) instance work.decoder(verilog)-rd_sel_2[1:0], output net "rd_sel_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "rd_sel_1[0]" in work.decoder(verilog)
	net "rd_sel_1[1]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "rd_sel_1[0]" in work.decoder(verilog)
	net "rd_sel_1[1]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "rd_sel_1[0]" in work.decoder(verilog)
	net "rd_sel_1[1]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net rd_sel_2[1]</font>
23) instance work.decoder(verilog)-rd_sel_2[1:0], output net "rd_sel_2[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "rd_sel_1[0]" in work.decoder(verilog)
	net "rd_sel_1[1]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "rd_sel_1[0]" in work.decoder(verilog)
	net "rd_sel_1[1]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "rd_sel_1[0]" in work.decoder(verilog)
	net "rd_sel_1[1]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2[0]</font>
24) instance work.decoder(verilog)-cmp_ctl_2[2:0], output net "cmp_ctl_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "un1_wb_we294_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "un1_alu_we_3_sqmuxa" in work.decoder(verilog)
	net "cmp_ctl_1[0]" in work.decoder(verilog)
	net "cmp_ctl_1[1]" in work.decoder(verilog)
	net "cmp_ctl_1[2]" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2[1]</font>
25) instance work.decoder(verilog)-cmp_ctl_2[2:0], output net "cmp_ctl_2[1]" in work.decoder(verilog)
    input nets to instance:
	net "un1_wb_we294_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "un1_alu_we_3_sqmuxa" in work.decoder(verilog)
	net "cmp_ctl_1[0]" in work.decoder(verilog)
	net "cmp_ctl_1[1]" in work.decoder(verilog)
	net "cmp_ctl_1[2]" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2[2]</font>
26) instance work.decoder(verilog)-cmp_ctl_2[2:0], output net "cmp_ctl_2[2]" in work.decoder(verilog)
    input nets to instance:
	net "un1_wb_we294_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "un1_alu_we_3_sqmuxa" in work.decoder(verilog)
	net "cmp_ctl_1[0]" in work.decoder(verilog)
	net "cmp_ctl_1[1]" in work.decoder(verilog)
	net "cmp_ctl_1[2]" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2[0]</font>
27) instance work.decoder(verilog)-dmem_ctl_2[3:0], output net "dmem_ctl_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "un1_wb_we307_2" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "un1_alu_we_3_sqmuxa" in work.decoder(verilog)
	net "dmem_ctl_1[0]" in work.decoder(verilog)
	net "dmem_ctl_1[1]" in work.decoder(verilog)
	net "dmem_ctl_1[2]" in work.decoder(verilog)
	net "dmem_ctl_1[3]" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2[1]</font>
28) instance work.decoder(verilog)-dmem_ctl_2[3:0], output net "dmem_ctl_2[1]" in work.decoder(verilog)
    input nets to instance:
	net "un1_wb_we307_2" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "un1_alu_we_3_sqmuxa" in work.decoder(verilog)
	net "dmem_ctl_1[0]" in work.decoder(verilog)
	net "dmem_ctl_1[1]" in work.decoder(verilog)
	net "dmem_ctl_1[2]" in work.decoder(verilog)
	net "dmem_ctl_1[3]" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2[2]</font>
29) instance work.decoder(verilog)-dmem_ctl_2[3:0], output net "dmem_ctl_2[2]" in work.decoder(verilog)
    input nets to instance:
	net "un1_wb_we307_2" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "un1_alu_we_3_sqmuxa" in work.decoder(verilog)
	net "dmem_ctl_1[0]" in work.decoder(verilog)
	net "dmem_ctl_1[1]" in work.decoder(verilog)
	net "dmem_ctl_1[2]" in work.decoder(verilog)
	net "dmem_ctl_1[3]" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2[3]</font>
30) instance work.decoder(verilog)-dmem_ctl_2[3:0], output net "dmem_ctl_2[3]" in work.decoder(verilog)
    input nets to instance:
	net "un1_wb_we307_2" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "un1_alu_we_3_sqmuxa" in work.decoder(verilog)
	net "dmem_ctl_1[0]" in work.decoder(verilog)
	net "dmem_ctl_1[1]" in work.decoder(verilog)
	net "dmem_ctl_1[2]" in work.decoder(verilog)
	net "dmem_ctl_1[3]" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
End of loops
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\a\rtl\verilog\mem_module.v:88:4:88:10:@W:BN132:@XP_MSG">mem_module.v(88)</a><!@TM:1190195874> | Removing sequential instance MEM_CTL.dmem_ctl_post.byte_addr_o[0],  because it is equivalent to instance alu_pass0.r32_o[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\a\rtl\verilog\mem_module.v:88:4:88:10:@W:BN132:@XP_MSG">mem_module.v(88)</a><!@TM:1190195874> | Removing sequential instance MEM_CTL.dmem_ctl_post.byte_addr_o[1],  because it is equivalent to instance alu_pass0.r32_o[1]</font>
Encoding state machine work.ctl_FSM(verilog)-CurrState_Sreg0[8:0]
original code -> new code
   0000 -> 000000000
   0001 -> 000000011
   0010 -> 000000101
   0011 -> 000001001
   0100 -> 000010001
   0101 -> 000100001
   0110 -> 001000001
   0111 -> 010000001
   1000 -> 100000001
@N: : <a href="f:\a\rtl\verilog\exec_stage.v:572:4:572:10:@N::@XP_MSG">exec_stage.v(572)</a><!@TM:1190195874> | Found counter in view:work.muldiv_ff(verilog) inst count[5:0]
Warning: Found 30 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
1) instance fsm_dly_2[2:0] work.decoder(verilog)-fsm_dly_2[2:0], output net "fsm_dly_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
2) instance fsm_dly_2[2:0] work.decoder(verilog)-fsm_dly_2[2:0], output net "fsm_dly_2[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
3) instance fsm_dly_2[2:0] work.decoder(verilog)-fsm_dly_2[2:0], output net "fsm_dly_2[2]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
4) instance ext_ctl_1[0] work.decoder(verilog)-ext_ctl_1[0], output net "ext_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
5) instance ext_ctl_1[1] work.decoder(verilog)-ext_ctl_1[1], output net "ext_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
6) instance ext_ctl_1[2] work.decoder(verilog)-ext_ctl_1[2], output net "ext_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
7) instance rd_sel_1[0] work.decoder(verilog)-rd_sel_1[0], output net "rd_sel_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "rd_sel_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
8) instance rd_sel_1[1] work.decoder(verilog)-rd_sel_1[1], output net "rd_sel_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "rd_sel_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_22" in work.decoder(verilog)
	net "wb_we315" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
9) instance cmp_ctl_1[0] work.decoder(verilog)-cmp_ctl_1[0], output net "cmp_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
10) instance cmp_ctl_1[1] work.decoder(verilog)-cmp_ctl_1[1], output net "cmp_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
11) instance cmp_ctl_1[2] work.decoder(verilog)-cmp_ctl_1[2], output net "cmp_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
12) instance pc_gen_ctl_1[0] work.decoder(verilog)-pc_gen_ctl_1[0], output net "pc_gen_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
13) instance pc_gen_ctl_1[1] work.decoder(verilog)-pc_gen_ctl_1[1], output net "pc_gen_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
14) instance pc_gen_ctl_1[2] work.decoder(verilog)-pc_gen_ctl_1[2], output net "pc_gen_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
15) instance muxa_ctl_1[0] work.decoder(verilog)-muxa_ctl_1[0], output net "muxa_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "muxa_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
16) instance muxa_ctl_1[1] work.decoder(verilog)-muxa_ctl_1[1], output net "muxa_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "muxa_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
17) instance muxb_ctl_1[0] work.decoder(verilog)-muxb_ctl_1[0], output net "muxb_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "muxb_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
18) instance muxb_ctl_1[1] work.decoder(verilog)-muxb_ctl_1[1], output net "muxb_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "muxb_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
19) instance alu_func_1[0] work.decoder(verilog)-alu_func_1[0], output net "alu_func_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
20) instance alu_func_1[1] work.decoder(verilog)-alu_func_1[1], output net "alu_func_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
21) instance alu_func_1[2] work.decoder(verilog)-alu_func_1[2], output net "alu_func_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
22) instance alu_func_1[3] work.decoder(verilog)-alu_func_1[3], output net "alu_func_1[3]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[3]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
23) instance alu_func_1[4] work.decoder(verilog)-alu_func_1[4], output net "alu_func_1[4]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[4]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
24) instance dmem_ctl_1[0] work.decoder(verilog)-dmem_ctl_1[0], output net "dmem_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
25) instance dmem_ctl_1[1] work.decoder(verilog)-dmem_ctl_1[1], output net "dmem_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_22" in work.decoder(verilog)
	net "wb_we315" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
26) instance dmem_ctl_1[2] work.decoder(verilog)-dmem_ctl_1[2], output net "dmem_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_24" in work.decoder(verilog)
	net "un1_ins_i_15" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
27) instance dmem_ctl_1[3] work.decoder(verilog)-dmem_ctl_1[3], output net "dmem_ctl_1[3]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[3]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
28) instance alu_we[0] work.decoder(verilog)-alu_we[0], output net "alu_we[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_we_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
29) instance wb_mux[0] work.decoder(verilog)-wb_mux[0], output net "wb_mux[0]" in work.decoder(verilog)
    input nets to instance:
	net "wb_mux_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
30) instance wb_we[0] work.decoder(verilog)-wb_we[0], output net "wb_we[0]" in work.decoder(verilog)
    input nets to instance:
	net "wb_we_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
End of loops
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
1) instance fsm_dly_2[2:0] work.decoder(verilog)-fsm_dly_2[2:0], output net "fsm_dly_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_0_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_1_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_3_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_4_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_5_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_6_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_7_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_8_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_9_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_10_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_11_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_12_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_13_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_14_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_15_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_16_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_17_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_18_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_19_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_20_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_21_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_22_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_23_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_24_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_25_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_26_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_27_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_func_28_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_2_sqmuxa" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_3_sqmuxa" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "alu_we_4_sqmuxa" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "wb_we292" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we293" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "wb_we294" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we295" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we296" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we297" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we298" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we299" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we300" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we301" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we302" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we303" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we304" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we305" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_0_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "alu_we_1_sqmuxa_1" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "VCC" in work.decoder(verilog)
	net "alu_we_2_sqmuxa_1" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "fsm_dly_1[1]" in work.decoder(verilog)
	net "fsm_dly_1[2]" in work.decoder(verilog)
	net "wb_we307" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we308" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we309" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we310" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we311" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "wb_we312" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
	net "GND" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
2) instance ext_ctl_1[0] work.decoder(verilog)-ext_ctl_1[0], output net "ext_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
3) instance ext_ctl_1[1] work.decoder(verilog)-ext_ctl_1[1], output net "ext_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
4) instance ext_ctl_1[2] work.decoder(verilog)-ext_ctl_1[2], output net "ext_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
5) instance rd_sel_1[0] work.decoder(verilog)-rd_sel_1[0], output net "rd_sel_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "rd_sel_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
6) instance rd_sel_1[1] work.decoder(verilog)-rd_sel_1[1], output net "rd_sel_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "rd_sel_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_22" in work.decoder(verilog)
	net "wb_we315" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
7) instance cmp_ctl_1[0] work.decoder(verilog)-cmp_ctl_1[0], output net "cmp_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
8) instance cmp_ctl_1[1] work.decoder(verilog)-cmp_ctl_1[1], output net "cmp_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
9) instance cmp_ctl_1[2] work.decoder(verilog)-cmp_ctl_1[2], output net "cmp_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
10) instance pc_gen_ctl_1[0] work.decoder(verilog)-pc_gen_ctl_1[0], output net "pc_gen_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
11) instance pc_gen_ctl_1[1] work.decoder(verilog)-pc_gen_ctl_1[1], output net "pc_gen_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
12) instance pc_gen_ctl_1[2] work.decoder(verilog)-pc_gen_ctl_1[2], output net "pc_gen_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
13) instance muxa_ctl_1[0] work.decoder(verilog)-muxa_ctl_1[0], output net "muxa_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "muxa_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
14) instance muxa_ctl_1[1] work.decoder(verilog)-muxa_ctl_1[1], output net "muxa_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "muxa_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
15) instance muxb_ctl_1[0] work.decoder(verilog)-muxb_ctl_1[0], output net "muxb_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "muxb_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
16) instance muxb_ctl_1[1] work.decoder(verilog)-muxb_ctl_1[1], output net "muxb_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "muxb_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
17) instance alu_func_1[0] work.decoder(verilog)-alu_func_1[0], output net "alu_func_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
18) instance alu_func_1[1] work.decoder(verilog)-alu_func_1[1], output net "alu_func_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
19) instance alu_func_1[2] work.decoder(verilog)-alu_func_1[2], output net "alu_func_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
20) instance alu_func_1[3] work.decoder(verilog)-alu_func_1[3], output net "alu_func_1[3]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[3]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
21) instance alu_func_1[4] work.decoder(verilog)-alu_func_1[4], output net "alu_func_1[4]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[4]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
22) instance dmem_ctl_1[0] work.decoder(verilog)-dmem_ctl_1[0], output net "dmem_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
23) instance dmem_ctl_1[1] work.decoder(verilog)-dmem_ctl_1[1], output net "dmem_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_22" in work.decoder(verilog)
	net "wb_we315" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
24) instance dmem_ctl_1[2] work.decoder(verilog)-dmem_ctl_1[2], output net "dmem_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_24" in work.decoder(verilog)
	net "un1_ins_i_15" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
25) instance dmem_ctl_1[3] work.decoder(verilog)-dmem_ctl_1[3], output net "dmem_ctl_1[3]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[3]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
26) instance alu_we[0] work.decoder(verilog)-alu_we[0], output net "alu_we[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_we_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
27) instance wb_mux[0] work.decoder(verilog)-wb_mux[0], output net "wb_mux[0]" in work.decoder(verilog)
    input nets to instance:
	net "wb_mux_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
28) instance wb_we[0] work.decoder(verilog)-wb_we[0], output net "wb_we[0]" in work.decoder(verilog)
    input nets to instance:
	net "wb_we_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_21" in work.decoder(verilog)
End of loops
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
1) instance fsm_dly_2[0] work.decoder(verilog)-fsm_dly_2[0], output net "fsm_dly_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "N_172" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "N_415" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
2) instance ext_ctl_1[0] work.decoder(verilog)-ext_ctl_1[0], output net "ext_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
3) instance ext_ctl_1[1] work.decoder(verilog)-ext_ctl_1[1], output net "ext_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
4) instance ext_ctl_1[2] work.decoder(verilog)-ext_ctl_1[2], output net "ext_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
5) instance rd_sel_1[0] work.decoder(verilog)-rd_sel_1[0], output net "rd_sel_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "rd_sel_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
6) instance rd_sel_1[1] work.decoder(verilog)-rd_sel_1[1], output net "rd_sel_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "rd_sel_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_438" in work.decoder(verilog)
	net "wb_we315" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
7) instance cmp_ctl_1[0] work.decoder(verilog)-cmp_ctl_1[0], output net "cmp_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
8) instance cmp_ctl_1[1] work.decoder(verilog)-cmp_ctl_1[1], output net "cmp_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
9) instance cmp_ctl_1[2] work.decoder(verilog)-cmp_ctl_1[2], output net "cmp_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
10) instance pc_gen_ctl_1[0] work.decoder(verilog)-pc_gen_ctl_1[0], output net "pc_gen_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
11) instance pc_gen_ctl_1[1] work.decoder(verilog)-pc_gen_ctl_1[1], output net "pc_gen_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
12) instance pc_gen_ctl_1[2] work.decoder(verilog)-pc_gen_ctl_1[2], output net "pc_gen_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
13) instance muxa_ctl_1[0] work.decoder(verilog)-muxa_ctl_1[0], output net "muxa_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "muxa_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
14) instance muxa_ctl_1[1] work.decoder(verilog)-muxa_ctl_1[1], output net "muxa_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "muxa_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
15) instance muxb_ctl_1[0] work.decoder(verilog)-muxb_ctl_1[0], output net "muxb_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "muxb_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
16) instance muxb_ctl_1[1] work.decoder(verilog)-muxb_ctl_1[1], output net "muxb_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "muxb_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
17) instance alu_func_1[0] work.decoder(verilog)-alu_func_1[0], output net "alu_func_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
18) instance alu_func_1[1] work.decoder(verilog)-alu_func_1[1], output net "alu_func_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
19) instance alu_func_1[2] work.decoder(verilog)-alu_func_1[2], output net "alu_func_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
20) instance alu_func_1[3] work.decoder(verilog)-alu_func_1[3], output net "alu_func_1[3]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[3]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
21) instance alu_func_1[4] work.decoder(verilog)-alu_func_1[4], output net "alu_func_1[4]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[4]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
22) instance dmem_ctl_1[0] work.decoder(verilog)-dmem_ctl_1[0], output net "dmem_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
23) instance dmem_ctl_1[1] work.decoder(verilog)-dmem_ctl_1[1], output net "dmem_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_438" in work.decoder(verilog)
	net "wb_we315" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
24) instance dmem_ctl_1[2] work.decoder(verilog)-dmem_ctl_1[2], output net "dmem_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_24" in work.decoder(verilog)
	net "un1_ins_i_15" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
25) instance dmem_ctl_1[3] work.decoder(verilog)-dmem_ctl_1[3], output net "dmem_ctl_1[3]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[3]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
26) instance alu_we[0] work.decoder(verilog)-alu_we[0], output net "alu_we[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_we_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
27) instance wb_mux[0] work.decoder(verilog)-wb_mux[0], output net "wb_mux[0]" in work.decoder(verilog)
    input nets to instance:
	net "wb_mux_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
28) instance wb_we[0] work.decoder(verilog)-wb_we[0], output net "wb_we[0]" in work.decoder(verilog)
    input nets to instance:
	net "wb_we_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
End of loops
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
1) instance fsm_dly_2[0] work.decoder(verilog)-fsm_dly_2[0], output net "fsm_dly_2[0]" in work.decoder(verilog)
    input nets to instance:
	net "N_172" in work.decoder(verilog)
	net "fsm_dly_1[0]" in work.decoder(verilog)
	net "N_415" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
2) instance ext_ctl_1[0] work.decoder(verilog)-ext_ctl_1[0], output net "ext_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
3) instance ext_ctl_1[1] work.decoder(verilog)-ext_ctl_1[1], output net "ext_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
4) instance ext_ctl_1[2] work.decoder(verilog)-ext_ctl_1[2], output net "ext_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "ext_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
5) instance rd_sel_1[0] work.decoder(verilog)-rd_sel_1[0], output net "rd_sel_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "rd_sel_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
6) instance rd_sel_1[1] work.decoder(verilog)-rd_sel_1[1], output net "rd_sel_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "rd_sel_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_438" in work.decoder(verilog)
	net "wb_we315" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
7) instance cmp_ctl_1[0] work.decoder(verilog)-cmp_ctl_1[0], output net "cmp_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
8) instance cmp_ctl_1[1] work.decoder(verilog)-cmp_ctl_1[1], output net "cmp_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
9) instance cmp_ctl_1[2] work.decoder(verilog)-cmp_ctl_1[2], output net "cmp_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "cmp_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
10) instance pc_gen_ctl_1[0] work.decoder(verilog)-pc_gen_ctl_1[0], output net "pc_gen_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
11) instance pc_gen_ctl_1[1] work.decoder(verilog)-pc_gen_ctl_1[1], output net "pc_gen_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
12) instance pc_gen_ctl_1[2] work.decoder(verilog)-pc_gen_ctl_1[2], output net "pc_gen_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "pc_gen_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
13) instance muxa_ctl_1[0] work.decoder(verilog)-muxa_ctl_1[0], output net "muxa_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "muxa_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
14) instance muxa_ctl_1[1] work.decoder(verilog)-muxa_ctl_1[1], output net "muxa_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "muxa_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
15) instance muxb_ctl_1[0] work.decoder(verilog)-muxb_ctl_1[0], output net "muxb_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "muxb_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
16) instance muxb_ctl_1[1] work.decoder(verilog)-muxb_ctl_1[1], output net "muxb_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "muxb_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
17) instance alu_func_1[0] work.decoder(verilog)-alu_func_1[0], output net "alu_func_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
18) instance alu_func_1[1] work.decoder(verilog)-alu_func_1[1], output net "alu_func_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
19) instance alu_func_1[2] work.decoder(verilog)-alu_func_1[2], output net "alu_func_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
20) instance alu_func_1[3] work.decoder(verilog)-alu_func_1[3], output net "alu_func_1[3]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[3]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
21) instance alu_func_1[4] work.decoder(verilog)-alu_func_1[4], output net "alu_func_1[4]" in work.decoder(verilog)
    input nets to instance:
	net "alu_func_2[4]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
22) instance dmem_ctl_1[0] work.decoder(verilog)-dmem_ctl_1[0], output net "dmem_ctl_1[0]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_23" in work.decoder(verilog)
	net "un1_ins_i_20" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
23) instance dmem_ctl_1[1] work.decoder(verilog)-dmem_ctl_1[1], output net "dmem_ctl_1[1]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[1]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_438" in work.decoder(verilog)
	net "wb_we315" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
24) instance dmem_ctl_1[2] work.decoder(verilog)-dmem_ctl_1[2], output net "dmem_ctl_1[2]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[2]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "un1_ins_i_24" in work.decoder(verilog)
	net "un1_ins_i_15" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
25) instance dmem_ctl_1[3] work.decoder(verilog)-dmem_ctl_1[3], output net "dmem_ctl_1[3]" in work.decoder(verilog)
    input nets to instance:
	net "dmem_ctl_2[3]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
26) instance alu_we[0] work.decoder(verilog)-alu_we[0], output net "alu_we[0]" in work.decoder(verilog)
    input nets to instance:
	net "alu_we_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
27) instance wb_mux[0] work.decoder(verilog)-wb_mux[0], output net "wb_mux[0]" in work.decoder(verilog)
    input nets to instance:
	net "wb_mux_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
28) instance wb_we[0] work.decoder(verilog)-wb_we[0], output net "wb_we[0]" in work.decoder(verilog)
    input nets to instance:
	net "wb_we_1[0]" in work.decoder(verilog)
	net "un1_wb_we312" in work.decoder(verilog)
	net "N_436" in work.decoder(verilog)
End of loops
Automatic dissolve during optimization of view:work.mips_core(verilog) of iRF_stage.reg_bank(reg_array)
Auto Dissolve of decoder_pipe (inst of view:work.decode_pipe(verilog))
Auto Dissolve of iRF_stage.i_cmp (inst of view:work.compare(verilog))
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
1) instance decoder_pipe.idecoder.fsm_dly_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.fsm_dly_1[0], output net "BUS197[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.fsm_dly_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
2) instance decoder_pipe.idecoder.ext_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[0], output net "decoder_pipe.BUS2072[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1346" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
3) instance decoder_pipe.idecoder.ext_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[1], output net "decoder_pipe.BUS2072[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1347" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
4) instance decoder_pipe.idecoder.ext_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[2], output net "decoder_pipe.BUS2072[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.ext_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
5) instance decoder_pipe.idecoder.rd_sel_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[0], output net "decoder_pipe.BUS2110[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
6) instance decoder_pipe.idecoder.rd_sel_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[1], output net "decoder_pipe.BUS2110[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
7) instance decoder_pipe.idecoder.cmp_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[0], output net "decoder_pipe.BUS2056[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
8) instance decoder_pipe.idecoder.cmp_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[1], output net "decoder_pipe.BUS2056[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
9) instance decoder_pipe.idecoder.cmp_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[2], output net "decoder_pipe.BUS2056[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
10) instance decoder_pipe.idecoder.pc_gen_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[0], output net "decoder_pipe.BUS2102[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1349" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
11) instance decoder_pipe.idecoder.pc_gen_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[1], output net "decoder_pipe.BUS2102[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.pc_gen_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
12) instance decoder_pipe.idecoder.pc_gen_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[2], output net "decoder_pipe.BUS2102[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1232_i" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
13) instance decoder_pipe.idecoder.muxa_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[0], output net "decoder_pipe.BUS2086[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
14) instance decoder_pipe.idecoder.muxa_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[1], output net "decoder_pipe.BUS2086[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
15) instance decoder_pipe.idecoder.muxb_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[0], output net "decoder_pipe.BUS2094[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
16) instance decoder_pipe.idecoder.muxb_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[1], output net "decoder_pipe.BUS2094[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
17) instance decoder_pipe.idecoder.alu_func_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[0], output net "decoder_pipe.BUS2040[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
18) instance decoder_pipe.idecoder.alu_func_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[1], output net "decoder_pipe.BUS2040[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
19) instance decoder_pipe.idecoder.alu_func_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[2], output net "decoder_pipe.BUS2040[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1345" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
20) instance decoder_pipe.idecoder.alu_func_1[3] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[3], output net "decoder_pipe.BUS2040[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
21) instance decoder_pipe.idecoder.alu_func_1[4] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[4], output net "decoder_pipe.BUS2040[4]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[4]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
22) instance decoder_pipe.idecoder.dmem_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[0], output net "decoder_pipe.BUS2064[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
23) instance decoder_pipe.idecoder.dmem_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[1], output net "decoder_pipe.BUS2064[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
24) instance decoder_pipe.idecoder.dmem_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[2], output net "decoder_pipe.BUS2064[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_24" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_15" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
25) instance decoder_pipe.idecoder.dmem_ctl_1[3] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[3], output net "decoder_pipe.BUS2064[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
26) instance decoder_pipe.idecoder.alu_we[0] work.mips_core(verilog)-decoder_pipe.idecoder.alu_we[0], output net "decoder_pipe.BUS2048[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
27) instance decoder_pipe.idecoder.wb_mux[0] work.mips_core(verilog)-decoder_pipe.idecoder.wb_mux[0], output net "decoder_pipe.BUS2118[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_mux_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
28) instance decoder_pipe.idecoder.wb_we[0] work.mips_core(verilog)-decoder_pipe.idecoder.wb_we[0], output net "decoder_pipe.BUS2126[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
End of loops
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="f:\a\rtl\verilog\tools.v:104:111:104:117:@W:BN116:@XP_MSG">tools.v(104)</a><!@TM:1190195874> | Removing sequential instance iRF_stage.ins_reg.r32_o[31] of view:PrimLib.dff(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="f:\a\rtl\verilog\tools.v:104:111:104:117:@W:BN116:@XP_MSG">tools.v(104)</a><!@TM:1190195874> | Removing sequential instance iRF_stage.ins_reg.r32_o[30] of view:PrimLib.dff(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="f:\a\rtl\verilog\tools.v:104:111:104:117:@W:BN116:@XP_MSG">tools.v(104)</a><!@TM:1190195874> | Removing sequential instance iRF_stage.ins_reg.r32_o[29] of view:PrimLib.dff(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="f:\a\rtl\verilog\tools.v:104:111:104:117:@W:BN116:@XP_MSG">tools.v(104)</a><!@TM:1190195874> | Removing sequential instance iRF_stage.ins_reg.r32_o[28] of view:PrimLib.dff(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="f:\a\rtl\verilog\tools.v:104:111:104:117:@W:BN116:@XP_MSG">tools.v(104)</a><!@TM:1190195874> | Removing sequential instance iRF_stage.ins_reg.r32_o[27] of view:PrimLib.dff(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="f:\a\rtl\verilog\tools.v:104:111:104:117:@W:BN116:@XP_MSG">tools.v(104)</a><!@TM:1190195874> | Removing sequential instance iRF_stage.ins_reg.r32_o[26] of view:PrimLib.dff(prim) because there are no references to its outputs </font>
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
1) instance decoder_pipe.idecoder.fsm_dly_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.fsm_dly_1[0], output net "BUS197[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.fsm_dly_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
2) instance decoder_pipe.idecoder.ext_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[0], output net "decoder_pipe.BUS2072[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1346" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
3) instance decoder_pipe.idecoder.ext_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[1], output net "decoder_pipe.BUS2072[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1347" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
4) instance decoder_pipe.idecoder.ext_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[2], output net "decoder_pipe.BUS2072[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.ext_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
5) instance decoder_pipe.idecoder.rd_sel_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[0], output net "decoder_pipe.BUS2110[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
6) instance decoder_pipe.idecoder.rd_sel_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[1], output net "decoder_pipe.BUS2110[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
7) instance decoder_pipe.idecoder.cmp_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[0], output net "decoder_pipe.BUS2056[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
8) instance decoder_pipe.idecoder.cmp_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[1], output net "decoder_pipe.BUS2056[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
9) instance decoder_pipe.idecoder.cmp_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[2], output net "decoder_pipe.BUS2056[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
10) instance decoder_pipe.idecoder.pc_gen_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[0], output net "decoder_pipe.BUS2102[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1349" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
11) instance decoder_pipe.idecoder.pc_gen_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[1], output net "decoder_pipe.BUS2102[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.pc_gen_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
12) instance decoder_pipe.idecoder.pc_gen_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[2], output net "decoder_pipe.BUS2102[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1232_i" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
13) instance decoder_pipe.idecoder.muxa_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[0], output net "decoder_pipe.BUS2086[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
14) instance decoder_pipe.idecoder.muxa_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[1], output net "decoder_pipe.BUS2086[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
15) instance decoder_pipe.idecoder.muxb_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[0], output net "decoder_pipe.BUS2094[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
16) instance decoder_pipe.idecoder.muxb_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[1], output net "decoder_pipe.BUS2094[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
17) instance decoder_pipe.idecoder.alu_func_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[0], output net "decoder_pipe.BUS2040[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
18) instance decoder_pipe.idecoder.alu_func_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[1], output net "decoder_pipe.BUS2040[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
19) instance decoder_pipe.idecoder.alu_func_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[2], output net "decoder_pipe.BUS2040[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1345" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
20) instance decoder_pipe.idecoder.alu_func_1[3] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[3], output net "decoder_pipe.BUS2040[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
21) instance decoder_pipe.idecoder.alu_func_1[4] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[4], output net "decoder_pipe.BUS2040[4]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[4]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
22) instance decoder_pipe.idecoder.dmem_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[0], output net "decoder_pipe.BUS2064[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
23) instance decoder_pipe.idecoder.dmem_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[1], output net "decoder_pipe.BUS2064[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
24) instance decoder_pipe.idecoder.dmem_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[2], output net "decoder_pipe.BUS2064[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_18_m" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_15" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
25) instance decoder_pipe.idecoder.dmem_ctl_1[3] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[3], output net "decoder_pipe.BUS2064[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
26) instance decoder_pipe.idecoder.alu_we[0] work.mips_core(verilog)-decoder_pipe.idecoder.alu_we[0], output net "decoder_pipe.BUS2048[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
27) instance decoder_pipe.idecoder.wb_mux[0] work.mips_core(verilog)-decoder_pipe.idecoder.wb_mux[0], output net "decoder_pipe.BUS2118[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_mux_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
28) instance decoder_pipe.idecoder.wb_we[0] work.mips_core(verilog)-decoder_pipe.idecoder.wb_we[0], output net "decoder_pipe.BUS2126[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
End of loops
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
1) instance decoder_pipe.idecoder.fsm_dly_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.fsm_dly_1[0], output net "BUS197[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.fsm_dly_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
2) instance decoder_pipe.idecoder.ext_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[0], output net "decoder_pipe.BUS2072[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1346" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
3) instance decoder_pipe.idecoder.ext_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[1], output net "decoder_pipe.BUS2072[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1347" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
4) instance decoder_pipe.idecoder.ext_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[2], output net "decoder_pipe.BUS2072[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.ext_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
5) instance decoder_pipe.idecoder.rd_sel_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[0], output net "decoder_pipe.BUS2110[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
6) instance decoder_pipe.idecoder.rd_sel_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[1], output net "decoder_pipe.BUS2110[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
7) instance decoder_pipe.idecoder.cmp_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[0], output net "decoder_pipe.BUS2056[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
8) instance decoder_pipe.idecoder.cmp_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[1], output net "decoder_pipe.BUS2056[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
9) instance decoder_pipe.idecoder.cmp_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[2], output net "decoder_pipe.BUS2056[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
10) instance decoder_pipe.idecoder.pc_gen_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[0], output net "decoder_pipe.BUS2102[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1349" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
11) instance decoder_pipe.idecoder.pc_gen_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[1], output net "decoder_pipe.BUS2102[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.pc_gen_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
12) instance decoder_pipe.idecoder.pc_gen_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[2], output net "decoder_pipe.BUS2102[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1232_i" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
13) instance decoder_pipe.idecoder.muxa_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[0], output net "decoder_pipe.BUS2086[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
14) instance decoder_pipe.idecoder.muxa_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[1], output net "decoder_pipe.BUS2086[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
15) instance decoder_pipe.idecoder.muxb_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[0], output net "decoder_pipe.BUS2094[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
16) instance decoder_pipe.idecoder.muxb_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[1], output net "decoder_pipe.BUS2094[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
17) instance decoder_pipe.idecoder.alu_func_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[0], output net "decoder_pipe.BUS2040[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
18) instance decoder_pipe.idecoder.alu_func_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[1], output net "decoder_pipe.BUS2040[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
19) instance decoder_pipe.idecoder.alu_func_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[2], output net "decoder_pipe.BUS2040[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1345" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
20) instance decoder_pipe.idecoder.alu_func_1[3] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[3], output net "decoder_pipe.BUS2040[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
21) instance decoder_pipe.idecoder.alu_func_1[4] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[4], output net "decoder_pipe.BUS2040[4]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[4]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
22) instance decoder_pipe.idecoder.dmem_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[0], output net "decoder_pipe.BUS2064[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
23) instance decoder_pipe.idecoder.dmem_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[1], output net "decoder_pipe.BUS2064[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
24) instance decoder_pipe.idecoder.dmem_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[2], output net "decoder_pipe.BUS2064[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_18_m" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_15" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
25) instance decoder_pipe.idecoder.dmem_ctl_1[3] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[3], output net "decoder_pipe.BUS2064[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
26) instance decoder_pipe.idecoder.alu_we[0] work.mips_core(verilog)-decoder_pipe.idecoder.alu_we[0], output net "decoder_pipe.BUS2048[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
27) instance decoder_pipe.idecoder.wb_mux[0] work.mips_core(verilog)-decoder_pipe.idecoder.wb_mux[0], output net "decoder_pipe.BUS2118[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_mux_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
28) instance decoder_pipe.idecoder.wb_we[0] work.mips_core(verilog)-decoder_pipe.idecoder.wb_we[0], output net "decoder_pipe.BUS2126[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
End of loops
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
1) instance decoder_pipe.idecoder.fsm_dly_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.fsm_dly_1[0], output net "BUS197[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.fsm_dly_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
2) instance decoder_pipe.idecoder.ext_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[0], output net "decoder_pipe.BUS2072[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1346" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
3) instance decoder_pipe.idecoder.ext_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[1], output net "decoder_pipe.BUS2072[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1347" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
4) instance decoder_pipe.idecoder.ext_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[2], output net "decoder_pipe.BUS2072[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.ext_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
5) instance decoder_pipe.idecoder.rd_sel_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[0], output net "decoder_pipe.BUS2110[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
6) instance decoder_pipe.idecoder.rd_sel_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[1], output net "decoder_pipe.BUS2110[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
7) instance decoder_pipe.idecoder.cmp_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[0], output net "decoder_pipe.BUS2056[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
8) instance decoder_pipe.idecoder.cmp_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[1], output net "decoder_pipe.BUS2056[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
9) instance decoder_pipe.idecoder.cmp_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[2], output net "decoder_pipe.BUS2056[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
10) instance decoder_pipe.idecoder.pc_gen_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[0], output net "decoder_pipe.BUS2102[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1349" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
11) instance decoder_pipe.idecoder.pc_gen_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[1], output net "decoder_pipe.BUS2102[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.pc_gen_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
12) instance decoder_pipe.idecoder.pc_gen_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[2], output net "decoder_pipe.BUS2102[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1232_i" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
13) instance decoder_pipe.idecoder.muxa_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[0], output net "decoder_pipe.BUS2086[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
14) instance decoder_pipe.idecoder.muxa_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[1], output net "decoder_pipe.BUS2086[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
15) instance decoder_pipe.idecoder.muxb_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[0], output net "decoder_pipe.BUS2094[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
16) instance decoder_pipe.idecoder.muxb_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[1], output net "decoder_pipe.BUS2094[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
17) instance decoder_pipe.idecoder.alu_func_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[0], output net "decoder_pipe.BUS2040[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
18) instance decoder_pipe.idecoder.alu_func_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[1], output net "decoder_pipe.BUS2040[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
19) instance decoder_pipe.idecoder.alu_func_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[2], output net "decoder_pipe.BUS2040[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1345" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
20) instance decoder_pipe.idecoder.alu_func_1[3] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[3], output net "decoder_pipe.BUS2040[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
21) instance decoder_pipe.idecoder.alu_func_1[4] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[4], output net "decoder_pipe.BUS2040[4]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[4]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
22) instance decoder_pipe.idecoder.dmem_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[0], output net "decoder_pipe.BUS2064[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
23) instance decoder_pipe.idecoder.dmem_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[1], output net "decoder_pipe.BUS2064[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
24) instance decoder_pipe.idecoder.dmem_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[2], output net "decoder_pipe.BUS2064[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_18_m" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_15" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
25) instance decoder_pipe.idecoder.dmem_ctl_1[3] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[3], output net "decoder_pipe.BUS2064[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
26) instance decoder_pipe.idecoder.alu_we[0] work.mips_core(verilog)-decoder_pipe.idecoder.alu_we[0], output net "decoder_pipe.BUS2048[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
27) instance decoder_pipe.idecoder.wb_mux[0] work.mips_core(verilog)-decoder_pipe.idecoder.wb_mux[0], output net "decoder_pipe.BUS2118[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_mux_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
28) instance decoder_pipe.idecoder.wb_we[0] work.mips_core(verilog)-decoder_pipe.idecoder.wb_we[0], output net "decoder_pipe.BUS2126[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
End of loops
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
1) instance decoder_pipe.idecoder.fsm_dly_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.fsm_dly_1[0], output net "BUS197[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.fsm_dly_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
2) instance decoder_pipe.idecoder.ext_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[0], output net "decoder_pipe.BUS2072[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1346" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
3) instance decoder_pipe.idecoder.ext_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[1], output net "decoder_pipe.BUS2072[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1347" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
4) instance decoder_pipe.idecoder.ext_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[2], output net "decoder_pipe.BUS2072[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.ext_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
5) instance decoder_pipe.idecoder.rd_sel_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[0], output net "decoder_pipe.BUS2110[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
6) instance decoder_pipe.idecoder.rd_sel_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[1], output net "decoder_pipe.BUS2110[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
7) instance decoder_pipe.idecoder.cmp_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[0], output net "decoder_pipe.BUS2056[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
8) instance decoder_pipe.idecoder.cmp_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[1], output net "decoder_pipe.BUS2056[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
9) instance decoder_pipe.idecoder.cmp_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[2], output net "decoder_pipe.BUS2056[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
10) instance decoder_pipe.idecoder.pc_gen_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[0], output net "decoder_pipe.BUS2102[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1349" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
11) instance decoder_pipe.idecoder.pc_gen_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[1], output net "decoder_pipe.BUS2102[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.pc_gen_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
12) instance decoder_pipe.idecoder.pc_gen_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[2], output net "decoder_pipe.BUS2102[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1232_i" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
13) instance decoder_pipe.idecoder.muxa_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[0], output net "decoder_pipe.BUS2086[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
14) instance decoder_pipe.idecoder.muxa_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[1], output net "decoder_pipe.BUS2086[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
15) instance decoder_pipe.idecoder.muxb_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[0], output net "decoder_pipe.BUS2094[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
16) instance decoder_pipe.idecoder.muxb_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[1], output net "decoder_pipe.BUS2094[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
17) instance decoder_pipe.idecoder.alu_func_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[0], output net "decoder_pipe.BUS2040[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
18) instance decoder_pipe.idecoder.alu_func_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[1], output net "decoder_pipe.BUS2040[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
19) instance decoder_pipe.idecoder.alu_func_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[2], output net "decoder_pipe.BUS2040[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1345" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
20) instance decoder_pipe.idecoder.alu_func_1[3] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[3], output net "decoder_pipe.BUS2040[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
21) instance decoder_pipe.idecoder.alu_func_1[4] work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[4], output net "decoder_pipe.BUS2040[4]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[4]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
22) instance decoder_pipe.idecoder.dmem_ctl_1[0] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[0], output net "decoder_pipe.BUS2064[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
23) instance decoder_pipe.idecoder.dmem_ctl_1[1] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[1], output net "decoder_pipe.BUS2064[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
24) instance decoder_pipe.idecoder.dmem_ctl_1[2] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[2], output net "decoder_pipe.BUS2064[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_18_m" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_15" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
25) instance decoder_pipe.idecoder.dmem_ctl_1[3] work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[3], output net "decoder_pipe.BUS2064[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
26) instance decoder_pipe.idecoder.alu_we[0] work.mips_core(verilog)-decoder_pipe.idecoder.alu_we[0], output net "decoder_pipe.BUS2048[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
27) instance decoder_pipe.idecoder.wb_mux[0] work.mips_core(verilog)-decoder_pipe.idecoder.wb_mux[0], output net "decoder_pipe.BUS2118[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_mux_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN134:@XP_HELP">BN134</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN134:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping</font>
28) instance decoder_pipe.idecoder.wb_we[0] work.mips_core(verilog)-decoder_pipe.idecoder.wb_we[0], output net "decoder_pipe.BUS2126[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
End of loops
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net BUS197[0]</font>
1) instance work.mips_core(verilog)-decoder_pipe.idecoder.fsm_dly_1[0], output net "BUS197[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.fsm_dly_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2072[0]</font>
2) instance work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[0], output net "decoder_pipe.BUS2072[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1346" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2072[1]</font>
3) instance work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[1], output net "decoder_pipe.BUS2072[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1347" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2072[2]</font>
4) instance work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_1[2], output net "decoder_pipe.BUS2072[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.ext_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2110[0]</font>
5) instance work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[0], output net "decoder_pipe.BUS2110[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2110[1]</font>
6) instance work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_1[1], output net "decoder_pipe.BUS2110[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.rd_sel_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2056[0]</font>
7) instance work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[0], output net "decoder_pipe.BUS2056[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2056[1]</font>
8) instance work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[1], output net "decoder_pipe.BUS2056[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2056[2]</font>
9) instance work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_1[2], output net "decoder_pipe.BUS2056[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.cmp_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2102[0]</font>
10) instance work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[0], output net "decoder_pipe.BUS2102[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1349" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2102[1]</font>
11) instance work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[1], output net "decoder_pipe.BUS2102[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.pc_gen_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2102[2]</font>
12) instance work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_1[2], output net "decoder_pipe.BUS2102[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1232_i_0" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2086[0]</font>
13) instance work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[0], output net "decoder_pipe.BUS2086[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2086[1]</font>
14) instance work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_1[1], output net "decoder_pipe.BUS2086[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxa_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2094[0]</font>
15) instance work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[0], output net "decoder_pipe.BUS2094[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2094[1]</font>
16) instance work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_1[1], output net "decoder_pipe.BUS2094[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.muxb_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2040[0]</font>
17) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[0], output net "decoder_pipe.BUS2040[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2040[1]</font>
18) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[1], output net "decoder_pipe.BUS2040[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2040[2]</font>
19) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[2], output net "decoder_pipe.BUS2040[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.N_1345" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2040[3]</font>
20) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[3], output net "decoder_pipe.BUS2040[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2040[4]</font>
21) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_1[4], output net "decoder_pipe.BUS2040[4]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2[4]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2064[0]</font>
22) instance work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[0], output net "decoder_pipe.BUS2064[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_23" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_20" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2064[1]</font>
23) instance work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[1], output net "decoder_pipe.BUS2064[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_438" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we315" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2064[2]</font>
24) instance work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[2], output net "decoder_pipe.BUS2064[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_18_m" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_ins_i_15" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2064[3]</font>
25) instance work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_1[3], output net "decoder_pipe.BUS2064[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.dmem_ctl_2[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2048[0]</font>
26) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_we[0], output net "decoder_pipe.BUS2048[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2118[0]</font>
27) instance work.mips_core(verilog)-decoder_pipe.idecoder.wb_mux[0], output net "decoder_pipe.BUS2118[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_mux_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.BUS2126[0]</font>
28) instance work.mips_core(verilog)-decoder_pipe.idecoder.wb_we[0], output net "decoder_pipe.BUS2126[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.wb_we_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.un1_wb_we312" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.N_436" in work.mips_core(verilog)
End of loops
@N:<a href="@N:MF197:@XP_HELP">MF197</a> : <!@TM:1190195874> | Retiming summary : 6 registers retimed to 0  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 6 registers retimed to 0

Original and Pipelined registers replaced by retiming :
		iRF_stage.ins_reg.r32_o[26]
		iRF_stage.ins_reg.r32_o[27]
		iRF_stage.ins_reg.r32_o[28]
		iRF_stage.ins_reg.r32_o[29]
		iRF_stage.ins_reg.r32_o[30]
		iRF_stage.ins_reg.r32_o[31]

New registers created by retiming :
		None


		#####   END RETIMING REPORT  #####

Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.fsm_dly_2_0_0_x[0]</font>
1) instance work.mips_core(verilog)-decoder_pipe.idecoder.fsm_dly_2_0_0_x[0], output net "decoder_pipe.idecoder.fsm_dly_2_0_0_x[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.fsm_dly_2_0_0_0[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.ext_ctl_2_0_0_o3[2]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.wb_mux_1_0_0[0]</font>
2) instance work.mips_core(verilog)-decoder_pipe.idecoder.wb_mux_1_0_0[0], output net "decoder_pipe.idecoder.wb_mux_1_0_0[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.BUS2118[0]" in work.mips_core(verilog)
	net "zz_ins_i_c[29]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_mux_1_0_0_a2_0[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_mux_1_0_0_a2_x[0]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.wb_we_1_0_0[0]</font>
3) instance work.mips_core(verilog)-decoder_pipe.idecoder.wb_we_1_0_0[0], output net "decoder_pipe.idecoder.wb_we_1_0_0[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.BUS2126[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.fsm_dly_2_0_0_o2_x[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_we_1_0_0_a[0]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.alu_func_2_0_0[0]</font>
4) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_2_0_0[0], output net "decoder_pipe.idecoder.alu_func_2_0_0[0]" in work.mips_core(verilog)
    input nets to instance:
	net "zz_ins_i_c[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a3_0[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a3_0_0_0_x[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_3[0]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.alu_func_2_0_0[1]</font>
5) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_2_0_0[1], output net "decoder_pipe.idecoder.alu_func_2_0_0[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2_0_0_a[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.fsm_dly_2_0_0_a2_x[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_o2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_3[1]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.alu_func_2_0_0[3]</font>
6) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_2_0_0[3], output net "decoder_pipe.idecoder.alu_func_2_0_0[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a3_1[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a3_0_0_x[3]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.alu_func_2_0_0[4]</font>
7) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_2_0_0[4], output net "decoder_pipe.idecoder.alu_func_2_0_0[4]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0[4]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a[4]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_2[4]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.alu_we_1_0_0[0]</font>
8) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_we_1_0_0[0], output net "decoder_pipe.idecoder.alu_we_1_0_0[0]" in work.mips_core(verilog)
    input nets to instance:
	net "zz_ins_i_c[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_we_1_0_0_a3_0_0[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_we_1_0_0_0[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_we_1_0_0_a[0]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.ext_ctl_2_0_0[2]</font>
9) instance work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_2_0_0[2], output net "decoder_pipe.idecoder.ext_ctl_2_0_0[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.ext_ctl_2_0_0_a3_1_x[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.ext_ctl_2_0_0_a2_0_x[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.ext_ctl_2_0_0_o3[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.ext_ctl_2_0_0_a[2]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.muxa_ctl_2_0_0[0]</font>
10) instance work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_2_0_0[0], output net "decoder_pipe.idecoder.muxa_ctl_2_0_0[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_o2_x[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.ext_ctl_2_0_0_a2_2[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.muxa_ctl_2_0_0_a[0]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.muxa_ctl_2_0_0_x[1]</font>
11) instance work.mips_core(verilog)-decoder_pipe.idecoder.muxa_ctl_2_0_0_x[1], output net "decoder_pipe.idecoder.muxa_ctl_2_0_0_x[1]" in work.mips_core(verilog)
    input nets to instance:
	net "zz_ins_i_c[29]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.muxa_ctl_2_0_0_2[1]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.muxb_ctl_2_0_0[0]</font>
12) instance work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_2_0_0[0], output net "decoder_pipe.idecoder.muxb_ctl_2_0_0[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0[1]" in work.mips_core(verilog)
	net "zz_ins_i_c[4]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.muxb_ctl_2_0_0_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.muxa_ctl_2_0_0_o2_0[1]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.muxb_ctl_2_0_0[1]</font>
13) instance work.mips_core(verilog)-decoder_pipe.idecoder.muxb_ctl_2_0_0[1], output net "decoder_pipe.idecoder.muxb_ctl_2_0_0[1]" in work.mips_core(verilog)
    input nets to instance:
	net "zz_ins_i_c[29]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_mux_1_0_0_a2_0[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_2_x[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.muxb_ctl_2_0_0_a[1]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.pc_gen_ctl_2_0_0[1]</font>
14) instance work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_2_0_0[1], output net "decoder_pipe.idecoder.pc_gen_ctl_2_0_0[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.pc_gen_ctl_2_0_0_a2_x[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_3_x[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.pc_gen_ctl_2_0_0_a[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_2[0]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.rd_sel_2_0_0[0]</font>
15) instance work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_2_0_0[0], output net "decoder_pipe.idecoder.rd_sel_2_0_0[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.fsm_dly_2_0_0_a2_x[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_o2[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.rd_sel_2_0_0_0[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.rd_sel_2_0_0_a3[0]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.rd_sel_2_0_0[1]</font>
16) instance work.mips_core(verilog)-decoder_pipe.idecoder.rd_sel_2_0_0[1], output net "decoder_pipe.idecoder.rd_sel_2_0_0[1]" in work.mips_core(verilog)
    input nets to instance:
	net "zz_ins_i_c[29]" in work.mips_core(verilog)
	net "zz_ins_i_c[31]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_mux_1_0_0_a2_0[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.rd_sel_2_0_0_a[1]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.cmp_ctl_2_0_0[0]</font>
17) instance work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_2_0_0[0], output net "decoder_pipe.idecoder.cmp_ctl_2_0_0[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.cmp_ctl_2_0_0_a2_1[0]" in work.mips_core(verilog)
	net "decoder_pipe.BUS2056[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.cmp_ctl_2_0_0_1[0]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.cmp_ctl_2_0_0[1]</font>
18) instance work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_2_0_0[1], output net "decoder_pipe.idecoder.cmp_ctl_2_0_0[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.BUS2056[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.cmp_ctl_2_0_0_a2_0_x[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.cmp_ctl_2_0_0_a[1]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.cmp_ctl_2_0_0[2]</font>
19) instance work.mips_core(verilog)-decoder_pipe.idecoder.cmp_ctl_2_0_0[2], output net "decoder_pipe.idecoder.cmp_ctl_2_0_0[2]" in work.mips_core(verilog)
    input nets to instance:
	net "zz_ins_i_c[27]" in work.mips_core(verilog)
	net "zz_ins_i_c[26]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.cmp_ctl_2_0_0_a2_x[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.cmp_ctl_2_0_0_a[2]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.dmem_ctl_2_0_0[0]</font>
20) instance work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_2_0_0[0], output net "decoder_pipe.idecoder.dmem_ctl_2_0_0[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0[1]" in work.mips_core(verilog)
	net "decoder_pipe.BUS2064[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.fsm_dly_2_0_0_o2_x[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a3_1_x[4]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.dmem_ctl_2_0_0[1]</font>
21) instance work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_2_0_0[1], output net "decoder_pipe.idecoder.dmem_ctl_2_0_0[1]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0[1]" in work.mips_core(verilog)
	net "decoder_pipe.BUS2064[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.fsm_dly_2_0_0_o2_x[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.dmem_ctl_2_0_0_1[1]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.dmem_ctl_2_0_0[2]</font>
22) instance work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_2_0_0[2], output net "decoder_pipe.idecoder.dmem_ctl_2_0_0[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.BUS2064[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.wb_mux_1_0_0_a2_x[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.dmem_ctl_2_0_0_a[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.dmem_ctl_2_0_0_a3_1[2]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.dmem_ctl_2_0_0[3]</font>
23) instance work.mips_core(verilog)-decoder_pipe.idecoder.dmem_ctl_2_0_0[3], output net "decoder_pipe.idecoder.dmem_ctl_2_0_0[3]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.BUS2064[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0[1]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.fsm_dly_2_0_0_o2_x[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.dmem_ctl_2_0_0_a[3]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.pc_gen_ctl_2_i_0[2]</font>
24) instance work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_2_i_0[2], output net "decoder_pipe.idecoder.pc_gen_ctl_2_i_0[2]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.BUS2102[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.fsm_dly_2_0_0_a3_0[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.pc_gen_ctl_2_i_0_a[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.pc_gen_ctl_2_i_0_5[2]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.alu_func_2_i_m3_0[2]</font>
25) instance work.mips_core(verilog)-decoder_pipe.idecoder.alu_func_2_i_m3_0[2], output net "decoder_pipe.idecoder.alu_func_2_i_m3_0[2]" in work.mips_core(verilog)
    input nets to instance:
	net "zz_ins_i_c[28]" in work.mips_core(verilog)
	net "zz_ins_i_c[27]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0[4]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_i_m3_0_a[2]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.ext_ctl_2_i_m3_0[0]</font>
26) instance work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_2_i_m3_0[0], output net "decoder_pipe.idecoder.ext_ctl_2_i_m3_0[0]" in work.mips_core(verilog)
    input nets to instance:
	net "decoder_pipe.idecoder.fsm_dly_2_0_0_a3_0[2]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_o3[3]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.ext_ctl_2_i_m3_0_a[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.ext_ctl_2_i_m3_0_2[0]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.ext_ctl_2_i_m3_0[1]</font>
27) instance work.mips_core(verilog)-decoder_pipe.idecoder.ext_ctl_2_i_m3_0[1], output net "decoder_pipe.idecoder.ext_ctl_2_i_m3_0[1]" in work.mips_core(verilog)
    input nets to instance:
	net "zz_ins_i_c[29]" in work.mips_core(verilog)
	net "zz_ins_i_c[28]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.alu_func_2_0_0_a2_0_x[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.ext_ctl_2_i_m3_0_a[1]" in work.mips_core(verilog)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net decoder_pipe.idecoder.pc_gen_ctl_2_i_m3_0[0]</font>
28) instance work.mips_core(verilog)-decoder_pipe.idecoder.pc_gen_ctl_2_i_m3_0[0], output net "decoder_pipe.idecoder.pc_gen_ctl_2_i_m3_0[0]" in work.mips_core(verilog)
    input nets to instance:
	net "zz_ins_i_c[28]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.pc_gen_ctl_2_i_m3_0_o2_0_x[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.pc_gen_ctl_2_i_m3_0_3[0]" in work.mips_core(verilog)
	net "decoder_pipe.idecoder.pc_gen_ctl_2_i_m3_0_a[0]" in work.mips_core(verilog)
End of loops

Writing Analyst data base F:\a\syn\mips_core\mips_core.srm
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net BUS197_0</font>
1) instance work.decoder(netlist)-fsm_dly_1[0], output net "BUS197_0" in work.decoder(netlist)
    input nets to instance:
	net "G_1707" in work.decoder(netlist)
	net "un1_wb_we312_x" in work.decoder(netlist)
	net "un1_ins_i_22_1" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxa_ctl_2_0_0_x_0</font>
2) instance work.decoder(netlist)-muxa_ctl_2_0_0_x[1], output net "muxa_ctl_2_0_0_x_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "muxa_ctl_2_0_0_2[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2_i_0_0</font>
3) instance work.decoder(netlist)-pc_gen_ctl_2_i_0[2], output net "pc_gen_ctl_2_i_0_0" in work.decoder(netlist)
    input nets to instance:
	net "BUS2102_2" in work.decoder(netlist)
	net "fsm_dly_2_0_0_a3_0[2]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_0_a[2]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_0_5[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2_i_m3_0_0</font>
4) instance work.decoder(netlist)-ext_ctl_2_i_m3_0[0], output net "ext_ctl_2_i_m3_0_0" in work.decoder(netlist)
    input nets to instance:
	net "fsm_dly_2_0_0_a3_0[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_o3[3]" in work.decoder(netlist)
	net "ext_ctl_2_i_m3_0_a[0]" in work.decoder(netlist)
	net "ext_ctl_2_i_m3_0_2[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2_i_m3_0_1</font>
5) instance work.decoder(netlist)-ext_ctl_2_i_m3_0[1], output net "ext_ctl_2_i_m3_0_1" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "zz_ins_i_c_28" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0_x[0]" in work.decoder(netlist)
	net "ext_ctl_2_i_m3_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_0</font>
6) instance work.decoder(netlist)-alu_func_2_0_0[0], output net "alu_func_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_0" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_0[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_0_0_0_x[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_3[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_1</font>
7) instance work.decoder(netlist)-alu_func_2_0_0[1], output net "alu_func_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a[1]" in work.decoder(netlist)
	net "fsm_dly_2_0_0_a2_x[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_o2[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_3[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_4</font>
8) instance work.decoder(netlist)-alu_func_2_0_0[4], output net "alu_func_2_0_0_4" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[4]" in work.decoder(netlist)
	net "alu_func_2_0_0_a[4]" in work.decoder(netlist)
	net "alu_func_2_0_0_2[4]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_3</font>
9) instance work.decoder(netlist)-alu_func_2_0_0[3], output net "alu_func_2_0_0_3" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_2[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_1[3]" in work.decoder(netlist)
	net "alu_func_2_0_0_a[3]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_0_0_x[3]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2_i_m3_0_0</font>
10) instance work.decoder(netlist)-pc_gen_ctl_2_i_m3_0[0], output net "pc_gen_ctl_2_i_m3_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_28" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_m3_0_o2_0_x[0]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_m3_0_3[0]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_m3_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_we_1_0_0_0</font>
11) instance work.decoder(netlist)-alu_we_1_0_0[0], output net "alu_we_1_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_3" in work.decoder(netlist)
	net "alu_we_1_0_0_a3_0_0[0]" in work.decoder(netlist)
	net "alu_we_1_0_0_0[0]" in work.decoder(netlist)
	net "alu_we_1_0_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2_0_0_1</font>
12) instance work.decoder(netlist)-cmp_ctl_2_0_0[1], output net "cmp_ctl_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "BUS2056_1" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a2_0_x[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2_0_0_2</font>
13) instance work.decoder(netlist)-cmp_ctl_2_0_0[2], output net "cmp_ctl_2_0_0_2" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_27" in work.decoder(netlist)
	net "zz_ins_i_c_26" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a2_x[0]" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2_0_0_0</font>
14) instance work.decoder(netlist)-cmp_ctl_2_0_0[0], output net "cmp_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a2_1[0]" in work.decoder(netlist)
	net "BUS2056_0" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_1[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_i_m3_0_0</font>
15) instance work.decoder(netlist)-alu_func_2_i_m3_0[2], output net "alu_func_2_i_m3_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_28" in work.decoder(netlist)
	net "zz_ins_i_c_27" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[4]" in work.decoder(netlist)
	net "alu_func_2_i_m3_0_a[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2_0_0_0</font>
16) instance work.decoder(netlist)-ext_ctl_2_0_0[2], output net "ext_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "ext_ctl_2_0_0_a3_1_x[2]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_a2_0_x[2]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_o3[2]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_a[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_1</font>
17) instance work.decoder(netlist)-dmem_ctl_2_0_0[1], output net "dmem_ctl_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "BUS2064_1" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_1[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_0</font>
18) instance work.decoder(netlist)-dmem_ctl_2_0_0[0], output net "dmem_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "BUS2064_0" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_1_x[4]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_2</font>
19) instance work.decoder(netlist)-dmem_ctl_2_0_0[2], output net "dmem_ctl_2_0_0_2" in work.decoder(netlist)
    input nets to instance:
	net "BUS2064_2" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_x[0]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_a[2]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_a3_1[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_3</font>
20) instance work.decoder(netlist)-dmem_ctl_2_0_0[3], output net "dmem_ctl_2_0_0_3" in work.decoder(netlist)
    input nets to instance:
	net "BUS2064_3" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_a[3]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxb_ctl_2_0_0_0</font>
21) instance work.decoder(netlist)-muxb_ctl_2_0_0[0], output net "muxb_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "zz_ins_i_c_4" in work.decoder(netlist)
	net "muxb_ctl_2_0_0_1[0]" in work.decoder(netlist)
	net "muxa_ctl_2_0_0_o2_0[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxb_ctl_2_0_0_1</font>
22) instance work.decoder(netlist)-muxb_ctl_2_0_0[1], output net "muxb_ctl_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_0[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_2_x[3]" in work.decoder(netlist)
	net "muxb_ctl_2_0_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2_0_0_0</font>
23) instance work.decoder(netlist)-pc_gen_ctl_2_0_0[1], output net "pc_gen_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "pc_gen_ctl_2_0_0_a2_x[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_3_x[0]" in work.decoder(netlist)
	net "pc_gen_ctl_2_0_0_a[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_2[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net rd_sel_2_0_0_0</font>
24) instance work.decoder(netlist)-rd_sel_2_0_0[0], output net "rd_sel_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "fsm_dly_2_0_0_a2_x[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_o2[1]" in work.decoder(netlist)
	net "rd_sel_2_0_0_0[0]" in work.decoder(netlist)
	net "rd_sel_2_0_0_a3[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net rd_sel_2_0_0_1</font>
25) instance work.decoder(netlist)-rd_sel_2_0_0[1], output net "rd_sel_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "zz_ins_i_c_31" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_0[0]" in work.decoder(netlist)
	net "rd_sel_2_0_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxa_ctl_2_0_0_0</font>
26) instance work.decoder(netlist)-muxa_ctl_2_0_0[0], output net "muxa_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_o2_x[3]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_a2_2[2]" in work.decoder(netlist)
	net "muxa_ctl_2_0_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net wb_we_1_0_0_0</font>
27) instance work.decoder(netlist)-wb_we_1_0_0[0], output net "wb_we_1_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "BUS2126_0" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "wb_we_1_0_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net wb_mux_1_0_0_0</font>
28) instance work.decoder(netlist)-wb_mux_1_0_0[0], output net "wb_mux_1_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "BUS2118_0" in work.decoder(netlist)
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_0[0]" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_x[0]" in work.decoder(netlist)
End of loops
Writing Verilog Netlist and constraint files
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net BUS197_0</font>
1) instance work.decoder(netlist)-fsm_dly_1[0], output net "BUS197_0" in work.decoder(netlist)
    input nets to instance:
	net "G_1707" in work.decoder(netlist)
	net "un1_wb_we312_x" in work.decoder(netlist)
	net "un1_ins_i_22_1" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxa_ctl_2_0_0_x_0</font>
2) instance work.decoder(netlist)-muxa_ctl_2_0_0_x[1], output net "muxa_ctl_2_0_0_x_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "muxa_ctl_2_0_0_2[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2_i_0_0</font>
3) instance work.decoder(netlist)-pc_gen_ctl_2_i_0[2], output net "pc_gen_ctl_2_i_0_0" in work.decoder(netlist)
    input nets to instance:
	net "BUS2102_2" in work.decoder(netlist)
	net "fsm_dly_2_0_0_a3_0[2]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_0_a[2]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_0_5[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2_i_m3_0_0</font>
4) instance work.decoder(netlist)-ext_ctl_2_i_m3_0[0], output net "ext_ctl_2_i_m3_0_0" in work.decoder(netlist)
    input nets to instance:
	net "fsm_dly_2_0_0_a3_0[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_o3[3]" in work.decoder(netlist)
	net "ext_ctl_2_i_m3_0_a[0]" in work.decoder(netlist)
	net "ext_ctl_2_i_m3_0_2[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2_i_m3_0_1</font>
5) instance work.decoder(netlist)-ext_ctl_2_i_m3_0[1], output net "ext_ctl_2_i_m3_0_1" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "zz_ins_i_c_28" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0_x[0]" in work.decoder(netlist)
	net "ext_ctl_2_i_m3_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_0</font>
6) instance work.decoder(netlist)-alu_func_2_0_0[0], output net "alu_func_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_0" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_0[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_0_0_0_x[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_3[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_1</font>
7) instance work.decoder(netlist)-alu_func_2_0_0[1], output net "alu_func_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a[1]" in work.decoder(netlist)
	net "fsm_dly_2_0_0_a2_x[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_o2[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_3[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_4</font>
8) instance work.decoder(netlist)-alu_func_2_0_0[4], output net "alu_func_2_0_0_4" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[4]" in work.decoder(netlist)
	net "alu_func_2_0_0_a[4]" in work.decoder(netlist)
	net "alu_func_2_0_0_2[4]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_3</font>
9) instance work.decoder(netlist)-alu_func_2_0_0[3], output net "alu_func_2_0_0_3" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_2[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_1[3]" in work.decoder(netlist)
	net "alu_func_2_0_0_a[3]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_0_0_x[3]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2_i_m3_0_0</font>
10) instance work.decoder(netlist)-pc_gen_ctl_2_i_m3_0[0], output net "pc_gen_ctl_2_i_m3_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_28" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_m3_0_o2_0_x[0]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_m3_0_3[0]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_m3_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_we_1_0_0_0</font>
11) instance work.decoder(netlist)-alu_we_1_0_0[0], output net "alu_we_1_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_3" in work.decoder(netlist)
	net "alu_we_1_0_0_a3_0_0[0]" in work.decoder(netlist)
	net "alu_we_1_0_0_0[0]" in work.decoder(netlist)
	net "alu_we_1_0_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2_0_0_1</font>
12) instance work.decoder(netlist)-cmp_ctl_2_0_0[1], output net "cmp_ctl_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "BUS2056_1" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a2_0_x[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2_0_0_2</font>
13) instance work.decoder(netlist)-cmp_ctl_2_0_0[2], output net "cmp_ctl_2_0_0_2" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_27" in work.decoder(netlist)
	net "zz_ins_i_c_26" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a2_x[0]" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2_0_0_0</font>
14) instance work.decoder(netlist)-cmp_ctl_2_0_0[0], output net "cmp_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a2_1[0]" in work.decoder(netlist)
	net "BUS2056_0" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_1[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_i_m3_0_0</font>
15) instance work.decoder(netlist)-alu_func_2_i_m3_0[2], output net "alu_func_2_i_m3_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_28" in work.decoder(netlist)
	net "zz_ins_i_c_27" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[4]" in work.decoder(netlist)
	net "alu_func_2_i_m3_0_a[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2_0_0_0</font>
16) instance work.decoder(netlist)-ext_ctl_2_0_0[2], output net "ext_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "ext_ctl_2_0_0_a3_1_x[2]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_a2_0_x[2]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_o3[2]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_a[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_1</font>
17) instance work.decoder(netlist)-dmem_ctl_2_0_0[1], output net "dmem_ctl_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "BUS2064_1" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_1[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_0</font>
18) instance work.decoder(netlist)-dmem_ctl_2_0_0[0], output net "dmem_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "BUS2064_0" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_1_x[4]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_2</font>
19) instance work.decoder(netlist)-dmem_ctl_2_0_0[2], output net "dmem_ctl_2_0_0_2" in work.decoder(netlist)
    input nets to instance:
	net "BUS2064_2" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_x[0]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_a[2]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_a3_1[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_3</font>
20) instance work.decoder(netlist)-dmem_ctl_2_0_0[3], output net "dmem_ctl_2_0_0_3" in work.decoder(netlist)
    input nets to instance:
	net "BUS2064_3" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_a[3]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxb_ctl_2_0_0_0</font>
21) instance work.decoder(netlist)-muxb_ctl_2_0_0[0], output net "muxb_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "zz_ins_i_c_4" in work.decoder(netlist)
	net "muxb_ctl_2_0_0_1[0]" in work.decoder(netlist)
	net "muxa_ctl_2_0_0_o2_0[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxb_ctl_2_0_0_1</font>
22) instance work.decoder(netlist)-muxb_ctl_2_0_0[1], output net "muxb_ctl_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_0[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_2_x[3]" in work.decoder(netlist)
	net "muxb_ctl_2_0_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2_0_0_0</font>
23) instance work.decoder(netlist)-pc_gen_ctl_2_0_0[1], output net "pc_gen_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "pc_gen_ctl_2_0_0_a2_x[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_3_x[0]" in work.decoder(netlist)
	net "pc_gen_ctl_2_0_0_a[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_2[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net rd_sel_2_0_0_0</font>
24) instance work.decoder(netlist)-rd_sel_2_0_0[0], output net "rd_sel_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "fsm_dly_2_0_0_a2_x[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_o2[1]" in work.decoder(netlist)
	net "rd_sel_2_0_0_0[0]" in work.decoder(netlist)
	net "rd_sel_2_0_0_a3[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net rd_sel_2_0_0_1</font>
25) instance work.decoder(netlist)-rd_sel_2_0_0[1], output net "rd_sel_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "zz_ins_i_c_31" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_0[0]" in work.decoder(netlist)
	net "rd_sel_2_0_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxa_ctl_2_0_0_0</font>
26) instance work.decoder(netlist)-muxa_ctl_2_0_0[0], output net "muxa_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_o2_x[3]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_a2_2[2]" in work.decoder(netlist)
	net "muxa_ctl_2_0_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net wb_we_1_0_0_0</font>
27) instance work.decoder(netlist)-wb_we_1_0_0[0], output net "wb_we_1_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "BUS2126_0" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "wb_we_1_0_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net wb_mux_1_0_0_0</font>
28) instance work.decoder(netlist)-wb_mux_1_0_0[0], output net "wb_mux_1_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "BUS2118_0" in work.decoder(netlist)
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_0[0]" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_x[0]" in work.decoder(netlist)
End of loops
Writing .vqm output for Quartus
Writing Cross reference file for Quartus to F:\a\syn\mips_core\mips_core.xrf
Warning: Found 28 combinational loops!
         Each loop is reported with an instance in the loop
         and nets connected to that instance.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net BUS197_0</font>
1) instance work.decoder(netlist)-fsm_dly_1[0], output net "BUS197_0" in work.decoder(netlist)
    input nets to instance:
	net "G_1707" in work.decoder(netlist)
	net "un1_wb_we312_x" in work.decoder(netlist)
	net "un1_ins_i_22_1" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxa_ctl_2_0_0_x_0</font>
2) instance work.decoder(netlist)-muxa_ctl_2_0_0_x[1], output net "muxa_ctl_2_0_0_x_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "muxa_ctl_2_0_0_2[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2_i_0_0</font>
3) instance work.decoder(netlist)-pc_gen_ctl_2_i_0[2], output net "pc_gen_ctl_2_i_0_0" in work.decoder(netlist)
    input nets to instance:
	net "BUS2102_2" in work.decoder(netlist)
	net "fsm_dly_2_0_0_a3_0[2]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_0_a[2]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_0_5[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2_i_m3_0_0</font>
4) instance work.decoder(netlist)-ext_ctl_2_i_m3_0[0], output net "ext_ctl_2_i_m3_0_0" in work.decoder(netlist)
    input nets to instance:
	net "fsm_dly_2_0_0_a3_0[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_o3[3]" in work.decoder(netlist)
	net "ext_ctl_2_i_m3_0_a[0]" in work.decoder(netlist)
	net "ext_ctl_2_i_m3_0_2[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2_i_m3_0_1</font>
5) instance work.decoder(netlist)-ext_ctl_2_i_m3_0[1], output net "ext_ctl_2_i_m3_0_1" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "zz_ins_i_c_28" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0_x[0]" in work.decoder(netlist)
	net "ext_ctl_2_i_m3_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_0</font>
6) instance work.decoder(netlist)-alu_func_2_0_0[0], output net "alu_func_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_0" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_0[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_0_0_0_x[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_3[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_1</font>
7) instance work.decoder(netlist)-alu_func_2_0_0[1], output net "alu_func_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a[1]" in work.decoder(netlist)
	net "fsm_dly_2_0_0_a2_x[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_o2[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_3[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_4</font>
8) instance work.decoder(netlist)-alu_func_2_0_0[4], output net "alu_func_2_0_0_4" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[4]" in work.decoder(netlist)
	net "alu_func_2_0_0_a[4]" in work.decoder(netlist)
	net "alu_func_2_0_0_2[4]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_0_0_3</font>
9) instance work.decoder(netlist)-alu_func_2_0_0[3], output net "alu_func_2_0_0_3" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_2[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_1[3]" in work.decoder(netlist)
	net "alu_func_2_0_0_a[3]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_0_0_x[3]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2_i_m3_0_0</font>
10) instance work.decoder(netlist)-pc_gen_ctl_2_i_m3_0[0], output net "pc_gen_ctl_2_i_m3_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_28" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_m3_0_o2_0_x[0]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_m3_0_3[0]" in work.decoder(netlist)
	net "pc_gen_ctl_2_i_m3_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_we_1_0_0_0</font>
11) instance work.decoder(netlist)-alu_we_1_0_0[0], output net "alu_we_1_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_3" in work.decoder(netlist)
	net "alu_we_1_0_0_a3_0_0[0]" in work.decoder(netlist)
	net "alu_we_1_0_0_0[0]" in work.decoder(netlist)
	net "alu_we_1_0_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2_0_0_1</font>
12) instance work.decoder(netlist)-cmp_ctl_2_0_0[1], output net "cmp_ctl_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "BUS2056_1" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a2_0_x[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2_0_0_2</font>
13) instance work.decoder(netlist)-cmp_ctl_2_0_0[2], output net "cmp_ctl_2_0_0_2" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_27" in work.decoder(netlist)
	net "zz_ins_i_c_26" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a2_x[0]" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net cmp_ctl_2_0_0_0</font>
14) instance work.decoder(netlist)-cmp_ctl_2_0_0[0], output net "cmp_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_a2_1[0]" in work.decoder(netlist)
	net "BUS2056_0" in work.decoder(netlist)
	net "cmp_ctl_2_0_0_1[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net alu_func_2_i_m3_0_0</font>
15) instance work.decoder(netlist)-alu_func_2_i_m3_0[2], output net "alu_func_2_i_m3_0_0" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_28" in work.decoder(netlist)
	net "zz_ins_i_c_27" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[4]" in work.decoder(netlist)
	net "alu_func_2_i_m3_0_a[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net ext_ctl_2_0_0_0</font>
16) instance work.decoder(netlist)-ext_ctl_2_0_0[2], output net "ext_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "ext_ctl_2_0_0_a3_1_x[2]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_a2_0_x[2]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_o3[2]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_a[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_1</font>
17) instance work.decoder(netlist)-dmem_ctl_2_0_0[1], output net "dmem_ctl_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "BUS2064_1" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_1[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_0</font>
18) instance work.decoder(netlist)-dmem_ctl_2_0_0[0], output net "dmem_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "BUS2064_0" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_a3_1_x[4]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_2</font>
19) instance work.decoder(netlist)-dmem_ctl_2_0_0[2], output net "dmem_ctl_2_0_0_2" in work.decoder(netlist)
    input nets to instance:
	net "BUS2064_2" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_x[0]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_a[2]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_a3_1[2]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net dmem_ctl_2_0_0_3</font>
20) instance work.decoder(netlist)-dmem_ctl_2_0_0[3], output net "dmem_ctl_2_0_0_3" in work.decoder(netlist)
    input nets to instance:
	net "BUS2064_3" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "dmem_ctl_2_0_0_a[3]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxb_ctl_2_0_0_0</font>
21) instance work.decoder(netlist)-muxb_ctl_2_0_0[0], output net "muxb_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "zz_ins_i_c_4" in work.decoder(netlist)
	net "muxb_ctl_2_0_0_1[0]" in work.decoder(netlist)
	net "muxa_ctl_2_0_0_o2_0[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxb_ctl_2_0_0_1</font>
22) instance work.decoder(netlist)-muxb_ctl_2_0_0[1], output net "muxb_ctl_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_0[0]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_2_x[3]" in work.decoder(netlist)
	net "muxb_ctl_2_0_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net pc_gen_ctl_2_0_0_0</font>
23) instance work.decoder(netlist)-pc_gen_ctl_2_0_0[1], output net "pc_gen_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "pc_gen_ctl_2_0_0_a2_x[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_3_x[0]" in work.decoder(netlist)
	net "pc_gen_ctl_2_0_0_a[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_2[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net rd_sel_2_0_0_0</font>
24) instance work.decoder(netlist)-rd_sel_2_0_0[0], output net "rd_sel_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "fsm_dly_2_0_0_a2_x[2]" in work.decoder(netlist)
	net "alu_func_2_0_0_o2[1]" in work.decoder(netlist)
	net "rd_sel_2_0_0_0[0]" in work.decoder(netlist)
	net "rd_sel_2_0_0_a3[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net rd_sel_2_0_0_1</font>
25) instance work.decoder(netlist)-rd_sel_2_0_0[1], output net "rd_sel_2_0_0_1" in work.decoder(netlist)
    input nets to instance:
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "zz_ins_i_c_31" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_0[0]" in work.decoder(netlist)
	net "rd_sel_2_0_0_a[1]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net muxa_ctl_2_0_0_0</font>
26) instance work.decoder(netlist)-muxa_ctl_2_0_0[0], output net "muxa_ctl_2_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "alu_func_2_0_0_o2_x[3]" in work.decoder(netlist)
	net "ext_ctl_2_0_0_a2_2[2]" in work.decoder(netlist)
	net "muxa_ctl_2_0_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net wb_we_1_0_0_0</font>
27) instance work.decoder(netlist)-wb_we_1_0_0[0], output net "wb_we_1_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "BUS2126_0" in work.decoder(netlist)
	net "alu_func_2_0_0_a2_0[1]" in work.decoder(netlist)
	net "fsm_dly_2_0_0_o2_x[2]" in work.decoder(netlist)
	net "wb_we_1_0_0_a[0]" in work.decoder(netlist)
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="f:\a\rtl\verilog\decode_pipe.v:31:8:31:12:@W:BN137:@XP_MSG">decode_pipe.v(31)</a><!@TM:1190195874> | Found combinational loop during mapping at net wb_mux_1_0_0_0</font>
28) instance work.decoder(netlist)-wb_mux_1_0_0[0], output net "wb_mux_1_0_0_0" in work.decoder(netlist)
    input nets to instance:
	net "BUS2118_0" in work.decoder(netlist)
	net "zz_ins_i_c_29" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_0[0]" in work.decoder(netlist)
	net "wb_mux_1_0_0_a2_x[0]" in work.decoder(netlist)
End of loops
Found clock mips_core|clk with period 10.88ns 
<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\mem_module.v:161:4:161:8:@W::@XP_MSG">mem_module.v(161)</a><!@TM:1190195874> | Net un1_byte_addr_2_combout appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\ctl_fsm.v:58:8:58:12:@W::@XP_MSG">ctl_fsm.v(58)</a><!@TM:1190195874> | Net un1_NextState_Sreg0_6 appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="f:\a\rtl\verilog\decode_pipe.v:1:1:961:16:@W::@XP_MSG">decode_pipe.v(1)</a><!@TM:1190195874> | Net un1_wb_we312_x appears to be a clock source which was not identified. Assuming default frequency. </font>


<a name=timingReport20>##### START OF TIMING REPORT #####[
# Timing Report written on Wed Sep 19 17:57:51 2007
#


Top view:               mips_core
Requested Frequency:    91.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT195:@XP_HELP">MT195</a> : <!@TM:1190195874> | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. 

@N:<a href="@N:MT197:@XP_HELP">MT197</a> : <!@TM:1190195874> | Clock constraints cover only FF-to-FF paths associated with the clock.. 



<a name=performanceSummary21>Performance Summary 
*******************


Worst slack in design: -1.920

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
mips_core|clk      91.9 MHz      78.1 MHz      10.881        12.802        -1.920     inferred     Autoconstr_clkgroup_0
System             985.6 MHz     837.8 MHz     1.015         1.194         -0.179     system       default_clkgroup     
========================================================================================================================





<a name=clockRelationships22>Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
mips_core|clk  mips_core|clk  |  10.881      -1.920  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo23>Interface Information 
*********************

		No IO constraint found 



====================================
<a name=clockReport24>Detailed Report for Clock: mips_core|clk
====================================



<a name=startingSlack25>Starting Points with Worst Slack
********************************

                                Starting                                                       Arrival           
Instance                        Reference         Type                 Pin        Net          Time        Slack 
                                Clock                                                                            
-----------------------------------------------------------------------------------------------------------------
rnd_pass1.r5_o[3]               mips_core|clk     cyclone_lcell_ff     regout     r5_o_3       0.173       -1.920
rnd_pass1.r5_o[2]               mips_core|clk     cyclone_lcell_ff     regout     r5_o_2       0.173       -1.898
rnd_pass1.r5_o[0]               mips_core|clk     cyclone_lcell_ff     regout     r5_o_0       0.173       -1.783
rnd_pass1.r5_o[4]               mips_core|clk     cyclone_lcell_ff     regout     r5_o_4       0.173       -1.783
iRF_stage.ins_reg.r32_o[24]     mips_core|clk     cyclone_lcell_ff     regout     r32_o_24     0.173       -1.722
rnd_pass1.r5_o[1]               mips_core|clk     cyclone_lcell_ff     regout     r5_o_1       0.173       -1.646
iRF_stage.ins_reg.r32_o[22]     mips_core|clk     cyclone_lcell_ff     regout     r32_o_22     0.173       -1.607
iRF_stage.ins_reg.r32_o[23]     mips_core|clk     cyclone_lcell_ff     regout     r32_o_23     0.173       -1.492
iRF_stage.ins_reg.r32_o[25]     mips_core|clk     cyclone_lcell_ff     regout     r32_o_25     0.173       -1.470
iRF_stage.ins_reg.r32_o[21]     mips_core|clk     cyclone_lcell_ff     regout     r32_o_21     0.173       -1.377
=================================================================================================================


<a name=endingSlack26>Ending Points with Worst Slack
******************************

                 Starting                                                          Required           
Instance         Reference         Type                 Pin       Net              Time         Slack 
                 Clock                                                                                
------------------------------------------------------------------------------------------------------
pc.r32_o[31]     mips_core|clk     cyclone_lcell_ff     datad     un1_pc_add31     10.852       -1.920
pc.r32_o[30]     mips_core|clk     cyclone_lcell_ff     datad     un1_pc_add30     10.852       -1.893
pc.r32_o[29]     mips_core|clk     cyclone_lcell_ff     datad     un1_pc_add29     10.852       -1.866
pc.r32_o[28]     mips_core|clk     cyclone_lcell_ff     datad     un1_pc_add28     10.852       -1.839
pc.r32_o[27]     mips_core|clk     cyclone_lcell_ff     datad     un1_pc_add27     10.852       -1.812
pc.r32_o[26]     mips_core|clk     cyclone_lcell_ff     datad     un1_pc_add26     10.852       -1.785
pc.r32_o[25]     mips_core|clk     cyclone_lcell_ff     datad     un1_pc_add25     10.852       -1.758
pc.r32_o[24]     mips_core|clk     cyclone_lcell_ff     datad     un1_pc_add24     10.852       -1.731
pc.r32_o[23]     mips_core|clk     cyclone_lcell_ff     datad     un1_pc_add23     10.852       -1.704
pc.r32_o[22]     mips_core|clk     cyclone_lcell_ff     datad     un1_pc_add22     10.852       -1.677
======================================================================================================



<a name=worstPaths27>Worst Path Information
<a href="F:\a\syn\mips_core\mips_core.srr:fp:469563:486327:@XP_NAMES">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
    Requested Period:                        10.881
    - Setup time:                            0.029
    = Required time:                         10.852

    - Propagation time:                      12.773
    = Slack (critical) :                     -1.920

    Number of logic level(s):                43
    Starting point:                          rnd_pass1.r5_o[3] / regout
    Ending point:                            pc.r32_o[31] / datad
    The start point is clocked by            mips_core|clk [rising] on pin clk
    The end   point is clocked by            mips_core|clk [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                                Type                 Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
rnd_pass1.r5_o[3]                                   cyclone_lcell_ff     regout      Out     0.173     0.173       -         
r5_o_3                                              Net                  -           -       0.635     -           6         
iforward.fw_alu_rs.un14_mux_fw_0                    cyclone_lcell        datac       In      -         0.808       -         
iforward.fw_alu_rs.un14_mux_fw_0                    cyclone_lcell        combout     Out     0.225     1.033       -         
un14_mux_fw_0                                       Net                  -           -       0.455     -           4         
iforward.fw_cmp_rs.mux_fw_1_a                       cyclone_lcell        datac       In      -         1.488       -         
iforward.fw_cmp_rs.mux_fw_1_a                       cyclone_lcell        combout     Out     0.225     1.713       -         
mux_fw_1_a                                          Net                  -           -       0.245     -           1         
iforward.fw_cmp_rs.mux_fw_1                         cyclone_lcell        datad       In      -         1.958       -         
iforward.fw_cmp_rs.mux_fw_1                         cyclone_lcell        combout     Out     0.088     2.046       -         
mux_fw_1                                            Net                  -           -       1.253     -           34        
iforward.fw_cmp_rs.un32_mux_fw                      cyclone_lcell        datad       In      -         3.300       -         
iforward.fw_cmp_rs.un32_mux_fw                      cyclone_lcell        combout     Out     0.088     3.388       -         
un32_mux_fw                                         Net                  -           -       0.274     -           2         
iRF_stage.reg_bank.N_30_i_0_s2                      cyclone_lcell        datad       In      -         3.662       -         
iRF_stage.reg_bank.N_30_i_0_s2                      cyclone_lcell        combout     Out     0.088     3.750       -         
N_30_i_0_s2                                         Net                  -           -       1.218     -           32        
iRF_stage.rs_fwd_rs.dout_iv_a[4]                    cyclone_lcell        datac       In      -         4.968       -         
iRF_stage.rs_fwd_rs.dout_iv_a[4]                    cyclone_lcell        combout     Out     0.225     5.193       -         
dout_iv_a_2                                         Net                  -           -       0.274     -           2         
retiRF_stage.rs_fwd_rs.dout_iv[4]                   cyclone_lcell        datad       In      -         5.467       -         
retiRF_stage.rs_fwd_rs.dout_iv[4]                   cyclone_lcell        combout     Out     0.088     5.555       -         
iRF_stage.rs_fwd_rs.dout_iv[4]                      Net                  -           -       0.364     -           3         
iRF_stage.i_cmp.res_2_NE_6                          cyclone_lcell        dataa       In      -         5.920       -         
iRF_stage.i_cmp.res_2_NE_6                          cyclone_lcell        combout     Out     0.454     6.374       -         
res_2_NE_6                                          Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_2_NE_10_0                       cyclone_lcell        dataa       In      -         6.619       -         
iRF_stage.i_cmp.res_2_NE_10_0                       cyclone_lcell        combout     Out     0.454     7.073       -         
res_2_NE_10_0                                       Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_2_NE                            cyclone_lcell        dataa       In      -         7.318       -         
iRF_stage.i_cmp.res_2_NE                            cyclone_lcell        combout     Out     0.454     7.772       -         
res_2_NE                                            Net                  -           -       0.274     -           2         
iRF_stage.i_cmp.res_3_0                             cyclone_lcell        datad       In      -         8.047       -         
iRF_stage.i_cmp.res_3_0                             cyclone_lcell        combout     Out     0.088     8.135       -         
res_3_0                                             Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_7_0                             cyclone_lcell        datac       In      -         8.380       -         
iRF_stage.i_cmp.res_7_0                             cyclone_lcell        combout     Out     0.225     8.605       -         
res_7_0                                             Net                  -           -       1.166     -           29        
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a4[0]          cyclone_lcell        datad       In      -         9.770       -         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a4[0]          cyclone_lcell        combout     Out     0.088     9.858       -         
un1_pc_prectl_1_0_a4[0]                             Net                  -           -       0.455     -           4         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a2_0_a2[3]     cyclone_lcell        datad       In      -         10.313      -         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a2_0_a2[3]     cyclone_lcell        combout     Out     0.088     10.401      -         
un1_pc_prectl_1_0_a2_0_a2[3]                        Net                  -           -       0.245     -           1         
iRF_stage.i_pc_gen.un1_pc_add3                      cyclone_lcell        datab       In      -         10.646      -         
iRF_stage.i_pc_gen.un1_pc_add3                      cyclone_lcell        cout        Out     0.645     11.291      -         
un1_pc_carry_3                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add4                      cyclone_lcell        cin         In      -         11.291      -         
iRF_stage.i_pc_gen.un1_pc_add4                      cyclone_lcell        cout        Out     0.027     11.318      -         
un1_pc_carry_4                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add5                      cyclone_lcell        cin         In      -         11.318      -         
iRF_stage.i_pc_gen.un1_pc_add5                      cyclone_lcell        cout        Out     0.027     11.345      -         
un1_pc_carry_5                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add6                      cyclone_lcell        cin         In      -         11.345      -         
iRF_stage.i_pc_gen.un1_pc_add6                      cyclone_lcell        cout        Out     0.027     11.372      -         
un1_pc_carry_6                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add7                      cyclone_lcell        cin         In      -         11.372      -         
iRF_stage.i_pc_gen.un1_pc_add7                      cyclone_lcell        cout        Out     0.027     11.399      -         
un1_pc_carry_7                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add8                      cyclone_lcell        cin         In      -         11.399      -         
iRF_stage.i_pc_gen.un1_pc_add8                      cyclone_lcell        cout        Out     0.027     11.426      -         
un1_pc_carry_8                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add9                      cyclone_lcell        cin         In      -         11.426      -         
iRF_stage.i_pc_gen.un1_pc_add9                      cyclone_lcell        cout        Out     0.027     11.453      -         
un1_pc_carry_9                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add10                     cyclone_lcell        cin         In      -         11.453      -         
iRF_stage.i_pc_gen.un1_pc_add10                     cyclone_lcell        cout        Out     0.027     11.480      -         
un1_pc_carry_10                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add11                     cyclone_lcell        cin         In      -         11.480      -         
iRF_stage.i_pc_gen.un1_pc_add11                     cyclone_lcell        cout        Out     0.027     11.507      -         
un1_pc_carry_11                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add12                     cyclone_lcell        cin         In      -         11.507      -         
iRF_stage.i_pc_gen.un1_pc_add12                     cyclone_lcell        cout        Out     0.027     11.534      -         
un1_pc_carry_12                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add13                     cyclone_lcell        cin         In      -         11.534      -         
iRF_stage.i_pc_gen.un1_pc_add13                     cyclone_lcell        cout        Out     0.027     11.561      -         
un1_pc_carry_13                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add14                     cyclone_lcell        cin         In      -         11.561      -         
iRF_stage.i_pc_gen.un1_pc_add14                     cyclone_lcell        cout        Out     0.027     11.588      -         
un1_pc_carry_14                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add15                     cyclone_lcell        cin         In      -         11.588      -         
iRF_stage.i_pc_gen.un1_pc_add15                     cyclone_lcell        cout        Out     0.027     11.615      -         
un1_pc_carry_15                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add16                     cyclone_lcell        cin         In      -         11.615      -         
iRF_stage.i_pc_gen.un1_pc_add16                     cyclone_lcell        cout        Out     0.027     11.642      -         
un1_pc_carry_16                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add17                     cyclone_lcell        cin         In      -         11.642      -         
iRF_stage.i_pc_gen.un1_pc_add17                     cyclone_lcell        cout        Out     0.027     11.669      -         
un1_pc_carry_17                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add18                     cyclone_lcell        cin         In      -         11.669      -         
iRF_stage.i_pc_gen.un1_pc_add18                     cyclone_lcell        cout        Out     0.027     11.696      -         
un1_pc_carry_18                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add19                     cyclone_lcell        cin         In      -         11.696      -         
iRF_stage.i_pc_gen.un1_pc_add19                     cyclone_lcell        cout        Out     0.027     11.723      -         
un1_pc_carry_19                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add20                     cyclone_lcell        cin         In      -         11.723      -         
iRF_stage.i_pc_gen.un1_pc_add20                     cyclone_lcell        cout        Out     0.027     11.750      -         
un1_pc_carry_20                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add21                     cyclone_lcell        cin         In      -         11.750      -         
iRF_stage.i_pc_gen.un1_pc_add21                     cyclone_lcell        cout        Out     0.027     11.777      -         
un1_pc_carry_21                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add22                     cyclone_lcell        cin         In      -         11.777      -         
iRF_stage.i_pc_gen.un1_pc_add22                     cyclone_lcell        cout        Out     0.027     11.804      -         
un1_pc_carry_22                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add23                     cyclone_lcell        cin         In      -         11.804      -         
iRF_stage.i_pc_gen.un1_pc_add23                     cyclone_lcell        cout        Out     0.027     11.831      -         
un1_pc_carry_23                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add24                     cyclone_lcell        cin         In      -         11.831      -         
iRF_stage.i_pc_gen.un1_pc_add24                     cyclone_lcell        cout        Out     0.027     11.858      -         
un1_pc_carry_24                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add25                     cyclone_lcell        cin         In      -         11.858      -         
iRF_stage.i_pc_gen.un1_pc_add25                     cyclone_lcell        cout        Out     0.027     11.885      -         
un1_pc_carry_25                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add26                     cyclone_lcell        cin         In      -         11.885      -         
iRF_stage.i_pc_gen.un1_pc_add26                     cyclone_lcell        cout        Out     0.027     11.912      -         
un1_pc_carry_26                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add27                     cyclone_lcell        cin         In      -         11.912      -         
iRF_stage.i_pc_gen.un1_pc_add27                     cyclone_lcell        cout        Out     0.027     11.939      -         
un1_pc_carry_27                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add28                     cyclone_lcell        cin         In      -         11.939      -         
iRF_stage.i_pc_gen.un1_pc_add28                     cyclone_lcell        cout        Out     0.027     11.966      -         
un1_pc_carry_28                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add29                     cyclone_lcell        cin         In      -         11.966      -         
iRF_stage.i_pc_gen.un1_pc_add29                     cyclone_lcell        cout        Out     0.027     11.993      -         
un1_pc_carry_29                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add30                     cyclone_lcell        cin         In      -         11.993      -         
iRF_stage.i_pc_gen.un1_pc_add30                     cyclone_lcell        cout        Out     0.027     12.020      -         
un1_pc_carry_30                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add31                     cyclone_lcell        cin         In      -         12.020      -         
iRF_stage.i_pc_gen.un1_pc_add31                     cyclone_lcell        combout     Out     0.478     12.498      -         
un1_pc_add31                                        Net                  -           -       0.274     -           2         
pc.r32_o[31]                                        cyclone_lcell_ff     datad       In      -         12.773      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 12.802 is 4.932(38.5%) logic and 7.870(61.5%) route.


Path information for path number 2: 
    Requested Period:                        10.881
    - Setup time:                            0.029
    = Required time:                         10.852

    - Propagation time:                      12.773
    = Slack (critical) :                     -1.920

    Number of logic level(s):                43
    Starting point:                          rnd_pass1.r5_o[3] / regout
    Ending point:                            pc.r32_o[31] / datad
    The start point is clocked by            mips_core|clk [rising] on pin clk
    The end   point is clocked by            mips_core|clk [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                                Type                 Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
rnd_pass1.r5_o[3]                                   cyclone_lcell_ff     regout      Out     0.173     0.173       -         
r5_o_3                                              Net                  -           -       0.635     -           6         
iforward.fw_alu_rs.un14_mux_fw_0                    cyclone_lcell        datac       In      -         0.808       -         
iforward.fw_alu_rs.un14_mux_fw_0                    cyclone_lcell        combout     Out     0.225     1.033       -         
un14_mux_fw_0                                       Net                  -           -       0.455     -           4         
iforward.fw_cmp_rs.mux_fw_1_a                       cyclone_lcell        datac       In      -         1.488       -         
iforward.fw_cmp_rs.mux_fw_1_a                       cyclone_lcell        combout     Out     0.225     1.713       -         
mux_fw_1_a                                          Net                  -           -       0.245     -           1         
iforward.fw_cmp_rs.mux_fw_1                         cyclone_lcell        datad       In      -         1.958       -         
iforward.fw_cmp_rs.mux_fw_1                         cyclone_lcell        combout     Out     0.088     2.046       -         
mux_fw_1                                            Net                  -           -       1.253     -           34        
iforward.fw_cmp_rs.un32_mux_fw                      cyclone_lcell        datad       In      -         3.300       -         
iforward.fw_cmp_rs.un32_mux_fw                      cyclone_lcell        combout     Out     0.088     3.388       -         
un32_mux_fw                                         Net                  -           -       0.274     -           2         
iRF_stage.reg_bank.N_30_i_0_s2                      cyclone_lcell        datad       In      -         3.662       -         
iRF_stage.reg_bank.N_30_i_0_s2                      cyclone_lcell        combout     Out     0.088     3.750       -         
N_30_i_0_s2                                         Net                  -           -       1.218     -           32        
iRF_stage.rs_fwd_rs.dout_iv_a[4]                    cyclone_lcell        datac       In      -         4.968       -         
iRF_stage.rs_fwd_rs.dout_iv_a[4]                    cyclone_lcell        combout     Out     0.225     5.193       -         
dout_iv_a_2                                         Net                  -           -       0.274     -           2         
retiRF_stage.rs_fwd_rs.dout_iv[4]                   cyclone_lcell        datad       In      -         5.467       -         
retiRF_stage.rs_fwd_rs.dout_iv[4]                   cyclone_lcell        combout     Out     0.088     5.555       -         
iRF_stage.rs_fwd_rs.dout_iv[4]                      Net                  -           -       0.364     -           3         
iRF_stage.i_cmp.res_2_NE_6                          cyclone_lcell        dataa       In      -         5.920       -         
iRF_stage.i_cmp.res_2_NE_6                          cyclone_lcell        combout     Out     0.454     6.374       -         
res_2_NE_6                                          Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_2_NE_10_0                       cyclone_lcell        dataa       In      -         6.619       -         
iRF_stage.i_cmp.res_2_NE_10_0                       cyclone_lcell        combout     Out     0.454     7.073       -         
res_2_NE_10_0                                       Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_2_NE                            cyclone_lcell        dataa       In      -         7.318       -         
iRF_stage.i_cmp.res_2_NE                            cyclone_lcell        combout     Out     0.454     7.772       -         
res_2_NE                                            Net                  -           -       0.274     -           2         
iRF_stage.i_cmp.res_6_0                             cyclone_lcell        datac       In      -         8.047       -         
iRF_stage.i_cmp.res_6_0                             cyclone_lcell        combout     Out     0.225     8.272       -         
res_6_0                                             Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_7_0                             cyclone_lcell        datad       In      -         8.517       -         
iRF_stage.i_cmp.res_7_0                             cyclone_lcell        combout     Out     0.088     8.605       -         
res_7_0                                             Net                  -           -       1.166     -           29        
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a4[0]          cyclone_lcell        datad       In      -         9.770       -         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a4[0]          cyclone_lcell        combout     Out     0.088     9.858       -         
un1_pc_prectl_1_0_a4[0]                             Net                  -           -       0.455     -           4         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a2_0_a2[3]     cyclone_lcell        datad       In      -         10.313      -         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a2_0_a2[3]     cyclone_lcell        combout     Out     0.088     10.401      -         
un1_pc_prectl_1_0_a2_0_a2[3]                        Net                  -           -       0.245     -           1         
iRF_stage.i_pc_gen.un1_pc_add3                      cyclone_lcell        datab       In      -         10.646      -         
iRF_stage.i_pc_gen.un1_pc_add3                      cyclone_lcell        cout        Out     0.645     11.291      -         
un1_pc_carry_3                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add4                      cyclone_lcell        cin         In      -         11.291      -         
iRF_stage.i_pc_gen.un1_pc_add4                      cyclone_lcell        cout        Out     0.027     11.318      -         
un1_pc_carry_4                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add5                      cyclone_lcell        cin         In      -         11.318      -         
iRF_stage.i_pc_gen.un1_pc_add5                      cyclone_lcell        cout        Out     0.027     11.345      -         
un1_pc_carry_5                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add6                      cyclone_lcell        cin         In      -         11.345      -         
iRF_stage.i_pc_gen.un1_pc_add6                      cyclone_lcell        cout        Out     0.027     11.372      -         
un1_pc_carry_6                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add7                      cyclone_lcell        cin         In      -         11.372      -         
iRF_stage.i_pc_gen.un1_pc_add7                      cyclone_lcell        cout        Out     0.027     11.399      -         
un1_pc_carry_7                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add8                      cyclone_lcell        cin         In      -         11.399      -         
iRF_stage.i_pc_gen.un1_pc_add8                      cyclone_lcell        cout        Out     0.027     11.426      -         
un1_pc_carry_8                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add9                      cyclone_lcell        cin         In      -         11.426      -         
iRF_stage.i_pc_gen.un1_pc_add9                      cyclone_lcell        cout        Out     0.027     11.453      -         
un1_pc_carry_9                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add10                     cyclone_lcell        cin         In      -         11.453      -         
iRF_stage.i_pc_gen.un1_pc_add10                     cyclone_lcell        cout        Out     0.027     11.480      -         
un1_pc_carry_10                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add11                     cyclone_lcell        cin         In      -         11.480      -         
iRF_stage.i_pc_gen.un1_pc_add11                     cyclone_lcell        cout        Out     0.027     11.507      -         
un1_pc_carry_11                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add12                     cyclone_lcell        cin         In      -         11.507      -         
iRF_stage.i_pc_gen.un1_pc_add12                     cyclone_lcell        cout        Out     0.027     11.534      -         
un1_pc_carry_12                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add13                     cyclone_lcell        cin         In      -         11.534      -         
iRF_stage.i_pc_gen.un1_pc_add13                     cyclone_lcell        cout        Out     0.027     11.561      -         
un1_pc_carry_13                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add14                     cyclone_lcell        cin         In      -         11.561      -         
iRF_stage.i_pc_gen.un1_pc_add14                     cyclone_lcell        cout        Out     0.027     11.588      -         
un1_pc_carry_14                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add15                     cyclone_lcell        cin         In      -         11.588      -         
iRF_stage.i_pc_gen.un1_pc_add15                     cyclone_lcell        cout        Out     0.027     11.615      -         
un1_pc_carry_15                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add16                     cyclone_lcell        cin         In      -         11.615      -         
iRF_stage.i_pc_gen.un1_pc_add16                     cyclone_lcell        cout        Out     0.027     11.642      -         
un1_pc_carry_16                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add17                     cyclone_lcell        cin         In      -         11.642      -         
iRF_stage.i_pc_gen.un1_pc_add17                     cyclone_lcell        cout        Out     0.027     11.669      -         
un1_pc_carry_17                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add18                     cyclone_lcell        cin         In      -         11.669      -         
iRF_stage.i_pc_gen.un1_pc_add18                     cyclone_lcell        cout        Out     0.027     11.696      -         
un1_pc_carry_18                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add19                     cyclone_lcell        cin         In      -         11.696      -         
iRF_stage.i_pc_gen.un1_pc_add19                     cyclone_lcell        cout        Out     0.027     11.723      -         
un1_pc_carry_19                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add20                     cyclone_lcell        cin         In      -         11.723      -         
iRF_stage.i_pc_gen.un1_pc_add20                     cyclone_lcell        cout        Out     0.027     11.750      -         
un1_pc_carry_20                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add21                     cyclone_lcell        cin         In      -         11.750      -         
iRF_stage.i_pc_gen.un1_pc_add21                     cyclone_lcell        cout        Out     0.027     11.777      -         
un1_pc_carry_21                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add22                     cyclone_lcell        cin         In      -         11.777      -         
iRF_stage.i_pc_gen.un1_pc_add22                     cyclone_lcell        cout        Out     0.027     11.804      -         
un1_pc_carry_22                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add23                     cyclone_lcell        cin         In      -         11.804      -         
iRF_stage.i_pc_gen.un1_pc_add23                     cyclone_lcell        cout        Out     0.027     11.831      -         
un1_pc_carry_23                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add24                     cyclone_lcell        cin         In      -         11.831      -         
iRF_stage.i_pc_gen.un1_pc_add24                     cyclone_lcell        cout        Out     0.027     11.858      -         
un1_pc_carry_24                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add25                     cyclone_lcell        cin         In      -         11.858      -         
iRF_stage.i_pc_gen.un1_pc_add25                     cyclone_lcell        cout        Out     0.027     11.885      -         
un1_pc_carry_25                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add26                     cyclone_lcell        cin         In      -         11.885      -         
iRF_stage.i_pc_gen.un1_pc_add26                     cyclone_lcell        cout        Out     0.027     11.912      -         
un1_pc_carry_26                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add27                     cyclone_lcell        cin         In      -         11.912      -         
iRF_stage.i_pc_gen.un1_pc_add27                     cyclone_lcell        cout        Out     0.027     11.939      -         
un1_pc_carry_27                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add28                     cyclone_lcell        cin         In      -         11.939      -         
iRF_stage.i_pc_gen.un1_pc_add28                     cyclone_lcell        cout        Out     0.027     11.966      -         
un1_pc_carry_28                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add29                     cyclone_lcell        cin         In      -         11.966      -         
iRF_stage.i_pc_gen.un1_pc_add29                     cyclone_lcell        cout        Out     0.027     11.993      -         
un1_pc_carry_29                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add30                     cyclone_lcell        cin         In      -         11.993      -         
iRF_stage.i_pc_gen.un1_pc_add30                     cyclone_lcell        cout        Out     0.027     12.020      -         
un1_pc_carry_30                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add31                     cyclone_lcell        cin         In      -         12.020      -         
iRF_stage.i_pc_gen.un1_pc_add31                     cyclone_lcell        combout     Out     0.478     12.498      -         
un1_pc_add31                                        Net                  -           -       0.274     -           2         
pc.r32_o[31]                                        cyclone_lcell_ff     datad       In      -         12.773      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 12.802 is 4.932(38.5%) logic and 7.870(61.5%) route.


Path information for path number 3: 
    Requested Period:                        10.881
    - Setup time:                            0.029
    = Required time:                         10.852

    - Propagation time:                      12.751
    = Slack (non-critical) :                 -1.898

    Number of logic level(s):                43
    Starting point:                          rnd_pass1.r5_o[2] / regout
    Ending point:                            pc.r32_o[31] / datad
    The start point is clocked by            mips_core|clk [rising] on pin clk
    The end   point is clocked by            mips_core|clk [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                                Type                 Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
rnd_pass1.r5_o[2]                                   cyclone_lcell_ff     regout      Out     0.173     0.173       -         
r5_o_2                                              Net                  -           -       0.635     -           6         
iforward.fw_alu_rs.un14_mux_fw_2                    cyclone_lcell        datab       In      -         0.808       -         
iforward.fw_alu_rs.un14_mux_fw_2                    cyclone_lcell        combout     Out     0.340     1.148       -         
un14_mux_fw_2                                       Net                  -           -       0.455     -           4         
iforward.fw_cmp_rs.mux_fw_1_a                       cyclone_lcell        datad       In      -         1.603       -         
iforward.fw_cmp_rs.mux_fw_1_a                       cyclone_lcell        combout     Out     0.088     1.691       -         
mux_fw_1_a                                          Net                  -           -       0.245     -           1         
iforward.fw_cmp_rs.mux_fw_1                         cyclone_lcell        datad       In      -         1.936       -         
iforward.fw_cmp_rs.mux_fw_1                         cyclone_lcell        combout     Out     0.088     2.024       -         
mux_fw_1                                            Net                  -           -       1.253     -           34        
iforward.fw_cmp_rs.un32_mux_fw                      cyclone_lcell        datad       In      -         3.278       -         
iforward.fw_cmp_rs.un32_mux_fw                      cyclone_lcell        combout     Out     0.088     3.366       -         
un32_mux_fw                                         Net                  -           -       0.274     -           2         
iRF_stage.reg_bank.N_30_i_0_s2                      cyclone_lcell        datad       In      -         3.640       -         
iRF_stage.reg_bank.N_30_i_0_s2                      cyclone_lcell        combout     Out     0.088     3.728       -         
N_30_i_0_s2                                         Net                  -           -       1.218     -           32        
iRF_stage.rs_fwd_rs.dout_iv_a[4]                    cyclone_lcell        datac       In      -         4.946       -         
iRF_stage.rs_fwd_rs.dout_iv_a[4]                    cyclone_lcell        combout     Out     0.225     5.171       -         
dout_iv_a_2                                         Net                  -           -       0.274     -           2         
retiRF_stage.rs_fwd_rs.dout_iv[4]                   cyclone_lcell        datad       In      -         5.445       -         
retiRF_stage.rs_fwd_rs.dout_iv[4]                   cyclone_lcell        combout     Out     0.088     5.533       -         
iRF_stage.rs_fwd_rs.dout_iv[4]                      Net                  -           -       0.364     -           3         
iRF_stage.i_cmp.res_2_NE_6                          cyclone_lcell        dataa       In      -         5.898       -         
iRF_stage.i_cmp.res_2_NE_6                          cyclone_lcell        combout     Out     0.454     6.352       -         
res_2_NE_6                                          Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_2_NE_10_0                       cyclone_lcell        dataa       In      -         6.597       -         
iRF_stage.i_cmp.res_2_NE_10_0                       cyclone_lcell        combout     Out     0.454     7.051       -         
res_2_NE_10_0                                       Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_2_NE                            cyclone_lcell        dataa       In      -         7.296       -         
iRF_stage.i_cmp.res_2_NE                            cyclone_lcell        combout     Out     0.454     7.750       -         
res_2_NE                                            Net                  -           -       0.274     -           2         
iRF_stage.i_cmp.res_3_0                             cyclone_lcell        datad       In      -         8.025       -         
iRF_stage.i_cmp.res_3_0                             cyclone_lcell        combout     Out     0.088     8.113       -         
res_3_0                                             Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_7_0                             cyclone_lcell        datac       In      -         8.358       -         
iRF_stage.i_cmp.res_7_0                             cyclone_lcell        combout     Out     0.225     8.583       -         
res_7_0                                             Net                  -           -       1.166     -           29        
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a4[0]          cyclone_lcell        datad       In      -         9.748       -         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a4[0]          cyclone_lcell        combout     Out     0.088     9.836       -         
un1_pc_prectl_1_0_a4[0]                             Net                  -           -       0.455     -           4         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a2_0_a2[3]     cyclone_lcell        datad       In      -         10.291      -         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a2_0_a2[3]     cyclone_lcell        combout     Out     0.088     10.379      -         
un1_pc_prectl_1_0_a2_0_a2[3]                        Net                  -           -       0.245     -           1         
iRF_stage.i_pc_gen.un1_pc_add3                      cyclone_lcell        datab       In      -         10.624      -         
iRF_stage.i_pc_gen.un1_pc_add3                      cyclone_lcell        cout        Out     0.645     11.269      -         
un1_pc_carry_3                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add4                      cyclone_lcell        cin         In      -         11.269      -         
iRF_stage.i_pc_gen.un1_pc_add4                      cyclone_lcell        cout        Out     0.027     11.296      -         
un1_pc_carry_4                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add5                      cyclone_lcell        cin         In      -         11.296      -         
iRF_stage.i_pc_gen.un1_pc_add5                      cyclone_lcell        cout        Out     0.027     11.323      -         
un1_pc_carry_5                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add6                      cyclone_lcell        cin         In      -         11.323      -         
iRF_stage.i_pc_gen.un1_pc_add6                      cyclone_lcell        cout        Out     0.027     11.350      -         
un1_pc_carry_6                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add7                      cyclone_lcell        cin         In      -         11.350      -         
iRF_stage.i_pc_gen.un1_pc_add7                      cyclone_lcell        cout        Out     0.027     11.377      -         
un1_pc_carry_7                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add8                      cyclone_lcell        cin         In      -         11.377      -         
iRF_stage.i_pc_gen.un1_pc_add8                      cyclone_lcell        cout        Out     0.027     11.404      -         
un1_pc_carry_8                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add9                      cyclone_lcell        cin         In      -         11.404      -         
iRF_stage.i_pc_gen.un1_pc_add9                      cyclone_lcell        cout        Out     0.027     11.431      -         
un1_pc_carry_9                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add10                     cyclone_lcell        cin         In      -         11.431      -         
iRF_stage.i_pc_gen.un1_pc_add10                     cyclone_lcell        cout        Out     0.027     11.458      -         
un1_pc_carry_10                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add11                     cyclone_lcell        cin         In      -         11.458      -         
iRF_stage.i_pc_gen.un1_pc_add11                     cyclone_lcell        cout        Out     0.027     11.485      -         
un1_pc_carry_11                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add12                     cyclone_lcell        cin         In      -         11.485      -         
iRF_stage.i_pc_gen.un1_pc_add12                     cyclone_lcell        cout        Out     0.027     11.512      -         
un1_pc_carry_12                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add13                     cyclone_lcell        cin         In      -         11.512      -         
iRF_stage.i_pc_gen.un1_pc_add13                     cyclone_lcell        cout        Out     0.027     11.539      -         
un1_pc_carry_13                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add14                     cyclone_lcell        cin         In      -         11.539      -         
iRF_stage.i_pc_gen.un1_pc_add14                     cyclone_lcell        cout        Out     0.027     11.566      -         
un1_pc_carry_14                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add15                     cyclone_lcell        cin         In      -         11.566      -         
iRF_stage.i_pc_gen.un1_pc_add15                     cyclone_lcell        cout        Out     0.027     11.593      -         
un1_pc_carry_15                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add16                     cyclone_lcell        cin         In      -         11.593      -         
iRF_stage.i_pc_gen.un1_pc_add16                     cyclone_lcell        cout        Out     0.027     11.620      -         
un1_pc_carry_16                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add17                     cyclone_lcell        cin         In      -         11.620      -         
iRF_stage.i_pc_gen.un1_pc_add17                     cyclone_lcell        cout        Out     0.027     11.647      -         
un1_pc_carry_17                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add18                     cyclone_lcell        cin         In      -         11.647      -         
iRF_stage.i_pc_gen.un1_pc_add18                     cyclone_lcell        cout        Out     0.027     11.674      -         
un1_pc_carry_18                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add19                     cyclone_lcell        cin         In      -         11.674      -         
iRF_stage.i_pc_gen.un1_pc_add19                     cyclone_lcell        cout        Out     0.027     11.701      -         
un1_pc_carry_19                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add20                     cyclone_lcell        cin         In      -         11.701      -         
iRF_stage.i_pc_gen.un1_pc_add20                     cyclone_lcell        cout        Out     0.027     11.728      -         
un1_pc_carry_20                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add21                     cyclone_lcell        cin         In      -         11.728      -         
iRF_stage.i_pc_gen.un1_pc_add21                     cyclone_lcell        cout        Out     0.027     11.755      -         
un1_pc_carry_21                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add22                     cyclone_lcell        cin         In      -         11.755      -         
iRF_stage.i_pc_gen.un1_pc_add22                     cyclone_lcell        cout        Out     0.027     11.782      -         
un1_pc_carry_22                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add23                     cyclone_lcell        cin         In      -         11.782      -         
iRF_stage.i_pc_gen.un1_pc_add23                     cyclone_lcell        cout        Out     0.027     11.809      -         
un1_pc_carry_23                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add24                     cyclone_lcell        cin         In      -         11.809      -         
iRF_stage.i_pc_gen.un1_pc_add24                     cyclone_lcell        cout        Out     0.027     11.836      -         
un1_pc_carry_24                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add25                     cyclone_lcell        cin         In      -         11.836      -         
iRF_stage.i_pc_gen.un1_pc_add25                     cyclone_lcell        cout        Out     0.027     11.863      -         
un1_pc_carry_25                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add26                     cyclone_lcell        cin         In      -         11.863      -         
iRF_stage.i_pc_gen.un1_pc_add26                     cyclone_lcell        cout        Out     0.027     11.890      -         
un1_pc_carry_26                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add27                     cyclone_lcell        cin         In      -         11.890      -         
iRF_stage.i_pc_gen.un1_pc_add27                     cyclone_lcell        cout        Out     0.027     11.917      -         
un1_pc_carry_27                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add28                     cyclone_lcell        cin         In      -         11.917      -         
iRF_stage.i_pc_gen.un1_pc_add28                     cyclone_lcell        cout        Out     0.027     11.944      -         
un1_pc_carry_28                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add29                     cyclone_lcell        cin         In      -         11.944      -         
iRF_stage.i_pc_gen.un1_pc_add29                     cyclone_lcell        cout        Out     0.027     11.971      -         
un1_pc_carry_29                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add30                     cyclone_lcell        cin         In      -         11.971      -         
iRF_stage.i_pc_gen.un1_pc_add30                     cyclone_lcell        cout        Out     0.027     11.998      -         
un1_pc_carry_30                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add31                     cyclone_lcell        cin         In      -         11.998      -         
iRF_stage.i_pc_gen.un1_pc_add31                     cyclone_lcell        combout     Out     0.478     12.476      -         
un1_pc_add31                                        Net                  -           -       0.274     -           2         
pc.r32_o[31]                                        cyclone_lcell_ff     datad       In      -         12.751      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 12.780 is 4.910(38.4%) logic and 7.870(61.6%) route.


Path information for path number 4: 
    Requested Period:                        10.881
    - Setup time:                            0.029
    = Required time:                         10.852

    - Propagation time:                      12.751
    = Slack (non-critical) :                 -1.898

    Number of logic level(s):                43
    Starting point:                          rnd_pass1.r5_o[2] / regout
    Ending point:                            pc.r32_o[31] / datad
    The start point is clocked by            mips_core|clk [rising] on pin clk
    The end   point is clocked by            mips_core|clk [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                                Type                 Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
rnd_pass1.r5_o[2]                                   cyclone_lcell_ff     regout      Out     0.173     0.173       -         
r5_o_2                                              Net                  -           -       0.635     -           6         
iforward.fw_alu_rs.un14_mux_fw_2                    cyclone_lcell        datab       In      -         0.808       -         
iforward.fw_alu_rs.un14_mux_fw_2                    cyclone_lcell        combout     Out     0.340     1.148       -         
un14_mux_fw_2                                       Net                  -           -       0.455     -           4         
iforward.fw_cmp_rs.mux_fw_1_a                       cyclone_lcell        datad       In      -         1.603       -         
iforward.fw_cmp_rs.mux_fw_1_a                       cyclone_lcell        combout     Out     0.088     1.691       -         
mux_fw_1_a                                          Net                  -           -       0.245     -           1         
iforward.fw_cmp_rs.mux_fw_1                         cyclone_lcell        datad       In      -         1.936       -         
iforward.fw_cmp_rs.mux_fw_1                         cyclone_lcell        combout     Out     0.088     2.024       -         
mux_fw_1                                            Net                  -           -       1.253     -           34        
iforward.fw_cmp_rs.un32_mux_fw                      cyclone_lcell        datad       In      -         3.278       -         
iforward.fw_cmp_rs.un32_mux_fw                      cyclone_lcell        combout     Out     0.088     3.366       -         
un32_mux_fw                                         Net                  -           -       0.274     -           2         
iRF_stage.reg_bank.N_30_i_0_s2                      cyclone_lcell        datad       In      -         3.640       -         
iRF_stage.reg_bank.N_30_i_0_s2                      cyclone_lcell        combout     Out     0.088     3.728       -         
N_30_i_0_s2                                         Net                  -           -       1.218     -           32        
iRF_stage.rs_fwd_rs.dout_iv_a[4]                    cyclone_lcell        datac       In      -         4.946       -         
iRF_stage.rs_fwd_rs.dout_iv_a[4]                    cyclone_lcell        combout     Out     0.225     5.171       -         
dout_iv_a_2                                         Net                  -           -       0.274     -           2         
retiRF_stage.rs_fwd_rs.dout_iv[4]                   cyclone_lcell        datad       In      -         5.445       -         
retiRF_stage.rs_fwd_rs.dout_iv[4]                   cyclone_lcell        combout     Out     0.088     5.533       -         
iRF_stage.rs_fwd_rs.dout_iv[4]                      Net                  -           -       0.364     -           3         
iRF_stage.i_cmp.res_2_NE_6                          cyclone_lcell        dataa       In      -         5.898       -         
iRF_stage.i_cmp.res_2_NE_6                          cyclone_lcell        combout     Out     0.454     6.352       -         
res_2_NE_6                                          Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_2_NE_10_0                       cyclone_lcell        dataa       In      -         6.597       -         
iRF_stage.i_cmp.res_2_NE_10_0                       cyclone_lcell        combout     Out     0.454     7.051       -         
res_2_NE_10_0                                       Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_2_NE                            cyclone_lcell        dataa       In      -         7.296       -         
iRF_stage.i_cmp.res_2_NE                            cyclone_lcell        combout     Out     0.454     7.750       -         
res_2_NE                                            Net                  -           -       0.274     -           2         
iRF_stage.i_cmp.res_6_0                             cyclone_lcell        datac       In      -         8.025       -         
iRF_stage.i_cmp.res_6_0                             cyclone_lcell        combout     Out     0.225     8.250       -         
res_6_0                                             Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_7_0                             cyclone_lcell        datad       In      -         8.495       -         
iRF_stage.i_cmp.res_7_0                             cyclone_lcell        combout     Out     0.088     8.583       -         
res_7_0                                             Net                  -           -       1.166     -           29        
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a4[0]          cyclone_lcell        datad       In      -         9.748       -         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a4[0]          cyclone_lcell        combout     Out     0.088     9.836       -         
un1_pc_prectl_1_0_a4[0]                             Net                  -           -       0.455     -           4         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a2_0_a2[3]     cyclone_lcell        datad       In      -         10.291      -         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a2_0_a2[3]     cyclone_lcell        combout     Out     0.088     10.379      -         
un1_pc_prectl_1_0_a2_0_a2[3]                        Net                  -           -       0.245     -           1         
iRF_stage.i_pc_gen.un1_pc_add3                      cyclone_lcell        datab       In      -         10.624      -         
iRF_stage.i_pc_gen.un1_pc_add3                      cyclone_lcell        cout        Out     0.645     11.269      -         
un1_pc_carry_3                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add4                      cyclone_lcell        cin         In      -         11.269      -         
iRF_stage.i_pc_gen.un1_pc_add4                      cyclone_lcell        cout        Out     0.027     11.296      -         
un1_pc_carry_4                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add5                      cyclone_lcell        cin         In      -         11.296      -         
iRF_stage.i_pc_gen.un1_pc_add5                      cyclone_lcell        cout        Out     0.027     11.323      -         
un1_pc_carry_5                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add6                      cyclone_lcell        cin         In      -         11.323      -         
iRF_stage.i_pc_gen.un1_pc_add6                      cyclone_lcell        cout        Out     0.027     11.350      -         
un1_pc_carry_6                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add7                      cyclone_lcell        cin         In      -         11.350      -         
iRF_stage.i_pc_gen.un1_pc_add7                      cyclone_lcell        cout        Out     0.027     11.377      -         
un1_pc_carry_7                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add8                      cyclone_lcell        cin         In      -         11.377      -         
iRF_stage.i_pc_gen.un1_pc_add8                      cyclone_lcell        cout        Out     0.027     11.404      -         
un1_pc_carry_8                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add9                      cyclone_lcell        cin         In      -         11.404      -         
iRF_stage.i_pc_gen.un1_pc_add9                      cyclone_lcell        cout        Out     0.027     11.431      -         
un1_pc_carry_9                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add10                     cyclone_lcell        cin         In      -         11.431      -         
iRF_stage.i_pc_gen.un1_pc_add10                     cyclone_lcell        cout        Out     0.027     11.458      -         
un1_pc_carry_10                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add11                     cyclone_lcell        cin         In      -         11.458      -         
iRF_stage.i_pc_gen.un1_pc_add11                     cyclone_lcell        cout        Out     0.027     11.485      -         
un1_pc_carry_11                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add12                     cyclone_lcell        cin         In      -         11.485      -         
iRF_stage.i_pc_gen.un1_pc_add12                     cyclone_lcell        cout        Out     0.027     11.512      -         
un1_pc_carry_12                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add13                     cyclone_lcell        cin         In      -         11.512      -         
iRF_stage.i_pc_gen.un1_pc_add13                     cyclone_lcell        cout        Out     0.027     11.539      -         
un1_pc_carry_13                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add14                     cyclone_lcell        cin         In      -         11.539      -         
iRF_stage.i_pc_gen.un1_pc_add14                     cyclone_lcell        cout        Out     0.027     11.566      -         
un1_pc_carry_14                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add15                     cyclone_lcell        cin         In      -         11.566      -         
iRF_stage.i_pc_gen.un1_pc_add15                     cyclone_lcell        cout        Out     0.027     11.593      -         
un1_pc_carry_15                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add16                     cyclone_lcell        cin         In      -         11.593      -         
iRF_stage.i_pc_gen.un1_pc_add16                     cyclone_lcell        cout        Out     0.027     11.620      -         
un1_pc_carry_16                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add17                     cyclone_lcell        cin         In      -         11.620      -         
iRF_stage.i_pc_gen.un1_pc_add17                     cyclone_lcell        cout        Out     0.027     11.647      -         
un1_pc_carry_17                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add18                     cyclone_lcell        cin         In      -         11.647      -         
iRF_stage.i_pc_gen.un1_pc_add18                     cyclone_lcell        cout        Out     0.027     11.674      -         
un1_pc_carry_18                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add19                     cyclone_lcell        cin         In      -         11.674      -         
iRF_stage.i_pc_gen.un1_pc_add19                     cyclone_lcell        cout        Out     0.027     11.701      -         
un1_pc_carry_19                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add20                     cyclone_lcell        cin         In      -         11.701      -         
iRF_stage.i_pc_gen.un1_pc_add20                     cyclone_lcell        cout        Out     0.027     11.728      -         
un1_pc_carry_20                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add21                     cyclone_lcell        cin         In      -         11.728      -         
iRF_stage.i_pc_gen.un1_pc_add21                     cyclone_lcell        cout        Out     0.027     11.755      -         
un1_pc_carry_21                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add22                     cyclone_lcell        cin         In      -         11.755      -         
iRF_stage.i_pc_gen.un1_pc_add22                     cyclone_lcell        cout        Out     0.027     11.782      -         
un1_pc_carry_22                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add23                     cyclone_lcell        cin         In      -         11.782      -         
iRF_stage.i_pc_gen.un1_pc_add23                     cyclone_lcell        cout        Out     0.027     11.809      -         
un1_pc_carry_23                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add24                     cyclone_lcell        cin         In      -         11.809      -         
iRF_stage.i_pc_gen.un1_pc_add24                     cyclone_lcell        cout        Out     0.027     11.836      -         
un1_pc_carry_24                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add25                     cyclone_lcell        cin         In      -         11.836      -         
iRF_stage.i_pc_gen.un1_pc_add25                     cyclone_lcell        cout        Out     0.027     11.863      -         
un1_pc_carry_25                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add26                     cyclone_lcell        cin         In      -         11.863      -         
iRF_stage.i_pc_gen.un1_pc_add26                     cyclone_lcell        cout        Out     0.027     11.890      -         
un1_pc_carry_26                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add27                     cyclone_lcell        cin         In      -         11.890      -         
iRF_stage.i_pc_gen.un1_pc_add27                     cyclone_lcell        cout        Out     0.027     11.917      -         
un1_pc_carry_27                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add28                     cyclone_lcell        cin         In      -         11.917      -         
iRF_stage.i_pc_gen.un1_pc_add28                     cyclone_lcell        cout        Out     0.027     11.944      -         
un1_pc_carry_28                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add29                     cyclone_lcell        cin         In      -         11.944      -         
iRF_stage.i_pc_gen.un1_pc_add29                     cyclone_lcell        cout        Out     0.027     11.971      -         
un1_pc_carry_29                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add30                     cyclone_lcell        cin         In      -         11.971      -         
iRF_stage.i_pc_gen.un1_pc_add30                     cyclone_lcell        cout        Out     0.027     11.998      -         
un1_pc_carry_30                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add31                     cyclone_lcell        cin         In      -         11.998      -         
iRF_stage.i_pc_gen.un1_pc_add31                     cyclone_lcell        combout     Out     0.478     12.476      -         
un1_pc_add31                                        Net                  -           -       0.274     -           2         
pc.r32_o[31]                                        cyclone_lcell_ff     datad       In      -         12.751      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 12.780 is 4.910(38.4%) logic and 7.870(61.6%) route.


Path information for path number 5: 
    Requested Period:                        10.881
    - Setup time:                            0.029
    = Required time:                         10.852

    - Propagation time:                      12.746
    = Slack (non-critical) :                 -1.893

    Number of logic level(s):                42
    Starting point:                          rnd_pass1.r5_o[3] / regout
    Ending point:                            pc.r32_o[31] / datad
    The start point is clocked by            mips_core|clk [rising] on pin clk
    The end   point is clocked by            mips_core|clk [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                                Type                 Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
rnd_pass1.r5_o[3]                                   cyclone_lcell_ff     regout      Out     0.173     0.173       -         
r5_o_3                                              Net                  -           -       0.635     -           6         
iforward.fw_alu_rs.un14_mux_fw_0                    cyclone_lcell        datac       In      -         0.808       -         
iforward.fw_alu_rs.un14_mux_fw_0                    cyclone_lcell        combout     Out     0.225     1.033       -         
un14_mux_fw_0                                       Net                  -           -       0.455     -           4         
iforward.fw_cmp_rs.mux_fw_1_a                       cyclone_lcell        datac       In      -         1.488       -         
iforward.fw_cmp_rs.mux_fw_1_a                       cyclone_lcell        combout     Out     0.225     1.713       -         
mux_fw_1_a                                          Net                  -           -       0.245     -           1         
iforward.fw_cmp_rs.mux_fw_1                         cyclone_lcell        datad       In      -         1.958       -         
iforward.fw_cmp_rs.mux_fw_1                         cyclone_lcell        combout     Out     0.088     2.046       -         
mux_fw_1                                            Net                  -           -       1.253     -           34        
iforward.fw_cmp_rs.un32_mux_fw                      cyclone_lcell        datad       In      -         3.300       -         
iforward.fw_cmp_rs.un32_mux_fw                      cyclone_lcell        combout     Out     0.088     3.388       -         
un32_mux_fw                                         Net                  -           -       0.274     -           2         
iRF_stage.reg_bank.N_30_i_0_s2                      cyclone_lcell        datad       In      -         3.662       -         
iRF_stage.reg_bank.N_30_i_0_s2                      cyclone_lcell        combout     Out     0.088     3.750       -         
N_30_i_0_s2                                         Net                  -           -       1.218     -           32        
iRF_stage.rs_fwd_rs.dout_iv_a[4]                    cyclone_lcell        datac       In      -         4.968       -         
iRF_stage.rs_fwd_rs.dout_iv_a[4]                    cyclone_lcell        combout     Out     0.225     5.193       -         
dout_iv_a_2                                         Net                  -           -       0.274     -           2         
retiRF_stage.rs_fwd_rs.dout_iv[4]                   cyclone_lcell        datad       In      -         5.467       -         
retiRF_stage.rs_fwd_rs.dout_iv[4]                   cyclone_lcell        combout     Out     0.088     5.555       -         
iRF_stage.rs_fwd_rs.dout_iv[4]                      Net                  -           -       0.364     -           3         
iRF_stage.i_cmp.res_2_NE_6                          cyclone_lcell        dataa       In      -         5.920       -         
iRF_stage.i_cmp.res_2_NE_6                          cyclone_lcell        combout     Out     0.454     6.374       -         
res_2_NE_6                                          Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_2_NE_10_0                       cyclone_lcell        dataa       In      -         6.619       -         
iRF_stage.i_cmp.res_2_NE_10_0                       cyclone_lcell        combout     Out     0.454     7.073       -         
res_2_NE_10_0                                       Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_2_NE                            cyclone_lcell        dataa       In      -         7.318       -         
iRF_stage.i_cmp.res_2_NE                            cyclone_lcell        combout     Out     0.454     7.772       -         
res_2_NE                                            Net                  -           -       0.274     -           2         
iRF_stage.i_cmp.res_3_0                             cyclone_lcell        datad       In      -         8.047       -         
iRF_stage.i_cmp.res_3_0                             cyclone_lcell        combout     Out     0.088     8.135       -         
res_3_0                                             Net                  -           -       0.245     -           1         
iRF_stage.i_cmp.res_7_0                             cyclone_lcell        datac       In      -         8.380       -         
iRF_stage.i_cmp.res_7_0                             cyclone_lcell        combout     Out     0.225     8.605       -         
res_7_0                                             Net                  -           -       1.166     -           29        
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a4[0]          cyclone_lcell        datad       In      -         9.770       -         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a4[0]          cyclone_lcell        combout     Out     0.088     9.858       -         
un1_pc_prectl_1_0_a4[0]                             Net                  -           -       0.455     -           4         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a2_0_a2[4]     cyclone_lcell        datad       In      -         10.313      -         
iRF_stage.i_pc_gen.un1_pc_prectl_1_0_a2_0_a2[4]     cyclone_lcell        combout     Out     0.088     10.401      -         
un1_pc_prectl_1_0_a2_0_a2[4]                        Net                  -           -       0.245     -           1         
iRF_stage.i_pc_gen.un1_pc_add4                      cyclone_lcell        datab       In      -         10.646      -         
iRF_stage.i_pc_gen.un1_pc_add4                      cyclone_lcell        cout        Out     0.645     11.291      -         
un1_pc_carry_4                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add5                      cyclone_lcell        cin         In      -         11.291      -         
iRF_stage.i_pc_gen.un1_pc_add5                      cyclone_lcell        cout        Out     0.027     11.318      -         
un1_pc_carry_5                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add6                      cyclone_lcell        cin         In      -         11.318      -         
iRF_stage.i_pc_gen.un1_pc_add6                      cyclone_lcell        cout        Out     0.027     11.345      -         
un1_pc_carry_6                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add7                      cyclone_lcell        cin         In      -         11.345      -         
iRF_stage.i_pc_gen.un1_pc_add7                      cyclone_lcell        cout        Out     0.027     11.372      -         
un1_pc_carry_7                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add8                      cyclone_lcell        cin         In      -         11.372      -         
iRF_stage.i_pc_gen.un1_pc_add8                      cyclone_lcell        cout        Out     0.027     11.399      -         
un1_pc_carry_8                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add9                      cyclone_lcell        cin         In      -         11.399      -         
iRF_stage.i_pc_gen.un1_pc_add9                      cyclone_lcell        cout        Out     0.027     11.426      -         
un1_pc_carry_9                                      Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add10                     cyclone_lcell        cin         In      -         11.426      -         
iRF_stage.i_pc_gen.un1_pc_add10                     cyclone_lcell        cout        Out     0.027     11.453      -         
un1_pc_carry_10                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add11                     cyclone_lcell        cin         In      -         11.453      -         
iRF_stage.i_pc_gen.un1_pc_add11                     cyclone_lcell        cout        Out     0.027     11.480      -         
un1_pc_carry_11                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add12                     cyclone_lcell        cin         In      -         11.480      -         
iRF_stage.i_pc_gen.un1_pc_add12                     cyclone_lcell        cout        Out     0.027     11.507      -         
un1_pc_carry_12                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add13                     cyclone_lcell        cin         In      -         11.507      -         
iRF_stage.i_pc_gen.un1_pc_add13                     cyclone_lcell        cout        Out     0.027     11.534      -         
un1_pc_carry_13                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add14                     cyclone_lcell        cin         In      -         11.534      -         
iRF_stage.i_pc_gen.un1_pc_add14                     cyclone_lcell        cout        Out     0.027     11.561      -         
un1_pc_carry_14                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add15                     cyclone_lcell        cin         In      -         11.561      -         
iRF_stage.i_pc_gen.un1_pc_add15                     cyclone_lcell        cout        Out     0.027     11.588      -         
un1_pc_carry_15                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add16                     cyclone_lcell        cin         In      -         11.588      -         
iRF_stage.i_pc_gen.un1_pc_add16                     cyclone_lcell        cout        Out     0.027     11.615      -         
un1_pc_carry_16                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add17                     cyclone_lcell        cin         In      -         11.615      -         
iRF_stage.i_pc_gen.un1_pc_add17                     cyclone_lcell        cout        Out     0.027     11.642      -         
un1_pc_carry_17                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add18                     cyclone_lcell        cin         In      -         11.642      -         
iRF_stage.i_pc_gen.un1_pc_add18                     cyclone_lcell        cout        Out     0.027     11.669      -         
un1_pc_carry_18                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add19                     cyclone_lcell        cin         In      -         11.669      -         
iRF_stage.i_pc_gen.un1_pc_add19                     cyclone_lcell        cout        Out     0.027     11.696      -         
un1_pc_carry_19                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add20                     cyclone_lcell        cin         In      -         11.696      -         
iRF_stage.i_pc_gen.un1_pc_add20                     cyclone_lcell        cout        Out     0.027     11.723      -         
un1_pc_carry_20                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add21                     cyclone_lcell        cin         In      -         11.723      -         
iRF_stage.i_pc_gen.un1_pc_add21                     cyclone_lcell        cout        Out     0.027     11.750      -         
un1_pc_carry_21                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add22                     cyclone_lcell        cin         In      -         11.750      -         
iRF_stage.i_pc_gen.un1_pc_add22                     cyclone_lcell        cout        Out     0.027     11.777      -         
un1_pc_carry_22                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add23                     cyclone_lcell        cin         In      -         11.777      -         
iRF_stage.i_pc_gen.un1_pc_add23                     cyclone_lcell        cout        Out     0.027     11.804      -         
un1_pc_carry_23                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add24                     cyclone_lcell        cin         In      -         11.804      -         
iRF_stage.i_pc_gen.un1_pc_add24                     cyclone_lcell        cout        Out     0.027     11.831      -         
un1_pc_carry_24                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add25                     cyclone_lcell        cin         In      -         11.831      -         
iRF_stage.i_pc_gen.un1_pc_add25                     cyclone_lcell        cout        Out     0.027     11.858      -         
un1_pc_carry_25                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add26                     cyclone_lcell        cin         In      -         11.858      -         
iRF_stage.i_pc_gen.un1_pc_add26                     cyclone_lcell        cout        Out     0.027     11.885      -         
un1_pc_carry_26                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add27                     cyclone_lcell        cin         In      -         11.885      -         
iRF_stage.i_pc_gen.un1_pc_add27                     cyclone_lcell        cout        Out     0.027     11.912      -         
un1_pc_carry_27                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add28                     cyclone_lcell        cin         In      -         11.912      -         
iRF_stage.i_pc_gen.un1_pc_add28                     cyclone_lcell        cout        Out     0.027     11.939      -         
un1_pc_carry_28                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add29                     cyclone_lcell        cin         In      -         11.939      -         
iRF_stage.i_pc_gen.un1_pc_add29                     cyclone_lcell        cout        Out     0.027     11.966      -         
un1_pc_carry_29                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add30                     cyclone_lcell        cin         In      -         11.966      -         
iRF_stage.i_pc_gen.un1_pc_add30                     cyclone_lcell        cout        Out     0.027     11.993      -         
un1_pc_carry_30                                     Net                  -           -       0.000     -           1         
iRF_stage.i_pc_gen.un1_pc_add31                     cyclone_lcell        cin         In      -         11.993      -         
iRF_stage.i_pc_gen.un1_pc_add31                     cyclone_lcell        combout     Out     0.478     12.471      -         
un1_pc_add31                                        Net                  -           -       0.274     -           2         
pc.r32_o[31]                                        cyclone_lcell_ff     datad       In      -         12.746      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 12.775 is 4.905(38.4%) logic and 7.870(61.6%) route.




====================================
<a name=clockReport28>Detailed Report for Clock: System
====================================



<a name=startingSlack29>Starting Points with Worst Slack
********************************

                                       Starting                                               Arrival           
Instance                               Reference     Type             Pin      Net            Time        Slack 
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
decoder_pipe.idecoder.fsm_dly_1[1]     System        SYNLPM_LATR1     Q[0]     BUS197_1       0.173       -0.179
decoder_pipe.idecoder.fsm_dly_1[2]     System        SYNLPM_LATR1     Q[0]     BUS197_2       0.173       -0.179
MEM_CTL.i_mem_dout_ctl.dout_1[0]       System        SYNLPM_LATR1     Q[0]     BUS22401_0     0.173       10.434
MEM_CTL.i_mem_dout_ctl.dout_1[1]       System        SYNLPM_LATR1     Q[0]     BUS22401_1     0.173       10.434
MEM_CTL.i_mem_dout_ctl.dout_1[2]       System        SYNLPM_LATR1     Q[0]     BUS22401_2     0.173       10.434
MEM_CTL.i_mem_dout_ctl.dout_1[3]       System        SYNLPM_LATR1     Q[0]     BUS22401_3     0.173       10.434
MEM_CTL.i_mem_dout_ctl.dout_1[4]       System        SYNLPM_LATR1     Q[0]     BUS22401_4     0.173       10.434
MEM_CTL.i_mem_dout_ctl.dout_1[5]       System        SYNLPM_LATR1     Q[0]     BUS22401_5     0.173       10.434
MEM_CTL.i_mem_dout_ctl.dout_1[6]       System        SYNLPM_LATR1     Q[0]     BUS22401_6     0.173       10.434
MEM_CTL.i_mem_dout_ctl.dout_1[7]       System        SYNLPM_LATR1     Q[0]     BUS22401_7     0.173       10.434
================================================================================================================


<a name=endingSlack30>Ending Points with Worst Slack
******************************

                                          Starting                                                                         Required           
Instance                                  Reference     Type                 Pin         Net                               Time         Slack 
                                          Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------
decoder_pipe.idecoder.fsm_dly_1[1]        System        SYNLPM_LATR1         DATA[0]     fsm_dly_2_i_m3_0[1]               0.986        -0.179
decoder_pipe.idecoder.fsm_dly_1[2]        System        SYNLPM_LATR1         DATA[0]     fsm_dly_2_0_0[2]                  0.986        -0.179
iRF_stage.MIAN_FSM.CurrState_Sreg0[1]     System        cyclone_lcell_ff     datad       CurrState_Sreg0_ns_0_0_a[1]       10.852       8.466 
iRF_stage.MIAN_FSM.CurrState_Sreg0[1]     System        cyclone_lcell_ff     datac       CurrState_Sreg0_ns_0_0_a2[1]      10.852       9.074 
iRF_stage.MIAN_FSM.CurrState_Sreg0[8]     System        cyclone_lcell_ff     datac       CurrState_Sreg0_ns_0_0_a_x[8]     10.852       9.436 
iRF_stage.MIAN_FSM.CurrState_Sreg0[2]     System        cyclone_lcell_ff     datab       BUS197_1                          10.852       10.021
iRF_stage.MIAN_FSM.CurrState_Sreg0[2]     System        cyclone_lcell_ff     datac       BUS197_2                          10.852       10.021
iRF_stage.MIAN_FSM.CurrState_Sreg0[3]     System        cyclone_lcell_ff     datab       BUS197_1                          10.852       10.021
iRF_stage.MIAN_FSM.CurrState_Sreg0[3]     System        cyclone_lcell_ff     datac       BUS197_2                          10.852       10.021
iRF_stage.MIAN_FSM.CurrState_Sreg0[4]     System        cyclone_lcell_ff     datab       BUS197_2                          10.852       10.021
==============================================================================================================================================



<a name=worstPaths31>Worst Path Information
<a href="F:\a\syn\mips_core\mips_core.srr:fp:563538:564246:@XP_NAMES">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
    Requested Period:                        1.015
    - Setup time:                            0.029
    = Required time:                         0.986

    - Propagation time:                      1.165
    = Slack (non-critical) :                 -0.179

    Number of logic level(s):                1
    Starting point:                          decoder_pipe.idecoder.fsm_dly_1[1] / Q[0]
    Ending point:                            decoder_pipe.idecoder.fsm_dly_1[1] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                                  Pin         Pin               Arrival     No. of    
Name                                          Type              Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
decoder_pipe.idecoder.fsm_dly_1[1]            SYNLPM_LATR1      Q[0]        Out     0.173     0.173       -         
BUS197_1                                      Net               -           -       0.658     -           7         
decoder_pipe.idecoder.fsm_dly_2_i_m3_0[1]     cyclone_lcell     datad       In      -         0.831       -         
decoder_pipe.idecoder.fsm_dly_2_i_m3_0[1]     cyclone_lcell     combout     Out     0.088     0.919       -         
fsm_dly_2_i_m3_0[1]                           Net               -           -       0.245     -           1         
decoder_pipe.idecoder.fsm_dly_1[1]            SYNLPM_LATR1      DATA[0]     In      -         1.165       -         
====================================================================================================================
Total path delay (propagation time + setup) of 1.194 is 0.290(24.3%) logic and 0.904(75.7%) route.


Path information for path number 2: 
    Requested Period:                        1.015
    - Setup time:                            0.029
    = Required time:                         0.986

    - Propagation time:                      1.165
    = Slack (non-critical) :                 -0.179

    Number of logic level(s):                1
    Starting point:                          decoder_pipe.idecoder.fsm_dly_1[2] / Q[0]
    Ending point:                            decoder_pipe.idecoder.fsm_dly_1[2] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                               Pin         Pin               Arrival     No. of    
Name                                       Type              Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
decoder_pipe.idecoder.fsm_dly_1[2]         SYNLPM_LATR1      Q[0]        Out     0.173     0.173       -         
BUS197_2                                   Net               -           -       0.658     -           7         
decoder_pipe.idecoder.fsm_dly_2_0_0[2]     cyclone_lcell     datad       In      -         0.831       -         
decoder_pipe.idecoder.fsm_dly_2_0_0[2]     cyclone_lcell     combout     Out     0.088     0.919       -         
fsm_dly_2_0_0[2]                           Net               -           -       0.245     -           1         
decoder_pipe.idecoder.fsm_dly_1[2]         SYNLPM_LATR1      DATA[0]     In      -         1.165       -         
=================================================================================================================
Total path delay (propagation time + setup) of 1.194 is 0.290(24.3%) logic and 0.904(75.7%) route.


Path information for path number 3: 
    Requested Period:                        10.881
    - Setup time:                            0.029
    = Required time:                         10.852

    - Propagation time:                      2.386
    = Slack (non-critical) :                 8.466

    Number of logic level(s):                3
    Starting point:                          decoder_pipe.idecoder.fsm_dly_1[1] / Q[0]
    Ending point:                            iRF_stage.MIAN_FSM.CurrState_Sreg0[1] / datad
    The start point is clocked by            mips_core|clk [rising] on pin GATE
    The end   point is clocked by            mips_core|clk [rising] on pin clk

Instance / Net                                                               Pin         Pin               Arrival     No. of    
Name                                                    Type                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
decoder_pipe.idecoder.fsm_dly_1[1]                      SYNLPM_LATR1         Q[0]        Out     0.173     0.173       -         
BUS197_1                                                Net                  -           -       0.658     -           7         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_o2_x[1]       cyclone_lcell        datab       In      -         0.831       -         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_o2_x[1]       cyclone_lcell        combout     Out     0.340     1.171       -         
CurrState_Sreg0_ns_0_0_o2_x[1]                          Net                  -           -       0.274     -           2         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_a2_0_0[1]     cyclone_lcell        datac       In      -         1.446       -         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_a2_0_0[1]     cyclone_lcell        combout     Out     0.225     1.671       -         
CurrState_Sreg0_ns_0_0_a2_0_0[1]                        Net                  -           -       0.245     -           1         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_a[1]          cyclone_lcell        datac       In      -         1.916       -         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_a[1]          cyclone_lcell        combout     Out     0.225     2.141       -         
CurrState_Sreg0_ns_0_0_a[1]                             Net                  -           -       0.245     -           1         
iRF_stage.MIAN_FSM.CurrState_Sreg0[1]                   cyclone_lcell_ff     datad       In      -         2.386       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 2.415 is 0.992(41.1%) logic and 1.423(58.9%) route.


Path information for path number 4: 
    Requested Period:                        10.881
    - Setup time:                            0.029
    = Required time:                         10.852

    - Propagation time:                      2.271
    = Slack (non-critical) :                 8.581

    Number of logic level(s):                3
    Starting point:                          decoder_pipe.idecoder.fsm_dly_1[2] / Q[0]
    Ending point:                            iRF_stage.MIAN_FSM.CurrState_Sreg0[1] / datad
    The start point is clocked by            mips_core|clk [rising] on pin GATE
    The end   point is clocked by            mips_core|clk [rising] on pin clk

Instance / Net                                                               Pin         Pin               Arrival     No. of    
Name                                                    Type                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
decoder_pipe.idecoder.fsm_dly_1[2]                      SYNLPM_LATR1         Q[0]        Out     0.173     0.173       -         
BUS197_2                                                Net                  -           -       0.658     -           7         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_o2_x[1]       cyclone_lcell        datac       In      -         0.831       -         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_o2_x[1]       cyclone_lcell        combout     Out     0.225     1.056       -         
CurrState_Sreg0_ns_0_0_o2_x[1]                          Net                  -           -       0.274     -           2         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_a2_0_0[1]     cyclone_lcell        datac       In      -         1.331       -         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_a2_0_0[1]     cyclone_lcell        combout     Out     0.225     1.556       -         
CurrState_Sreg0_ns_0_0_a2_0_0[1]                        Net                  -           -       0.245     -           1         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_a[1]          cyclone_lcell        datac       In      -         1.801       -         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_a[1]          cyclone_lcell        combout     Out     0.225     2.026       -         
CurrState_Sreg0_ns_0_0_a[1]                             Net                  -           -       0.245     -           1         
iRF_stage.MIAN_FSM.CurrState_Sreg0[1]                   cyclone_lcell_ff     datad       In      -         2.271       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 2.300 is 0.877(38.1%) logic and 1.423(61.9%) route.


Path information for path number 5: 
    Requested Period:                        10.881
    - Setup time:                            0.029
    = Required time:                         10.852

    - Propagation time:                      1.779
    = Slack (non-critical) :                 9.074

    Number of logic level(s):                2
    Starting point:                          decoder_pipe.idecoder.fsm_dly_1[1] / Q[0]
    Ending point:                            iRF_stage.MIAN_FSM.CurrState_Sreg0[1] / datac
    The start point is clocked by            mips_core|clk [rising] on pin GATE
    The end   point is clocked by            mips_core|clk [rising] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                                  Type                 Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
decoder_pipe.idecoder.fsm_dly_1[1]                    SYNLPM_LATR1         Q[0]        Out     0.173     0.173       -         
BUS197_1                                              Net                  -           -       0.658     -           7         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_o2_x[1]     cyclone_lcell        datab       In      -         0.831       -         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_o2_x[1]     cyclone_lcell        combout     Out     0.340     1.171       -         
CurrState_Sreg0_ns_0_0_o2_x[1]                        Net                  -           -       0.274     -           2         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_a2[1]       cyclone_lcell        datad       In      -         1.446       -         
iRF_stage.MIAN_FSM.CurrState_Sreg0_ns_0_0_a2[1]       cyclone_lcell        combout     Out     0.088     1.534       -         
CurrState_Sreg0_ns_0_0_a2[1]                          Net                  -           -       0.245     -           1         
iRF_stage.MIAN_FSM.CurrState_Sreg0[1]                 cyclone_lcell_ff     datac       In      -         1.779       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 1.808 is 0.630(34.8%) logic and 1.178(65.2%) route.



##### END OF TIMING REPORT #####]

<a name=areaReport32>##### START OF AREA REPORT #####[
Design view:work.mips_core(verilog)
Selecting part EP1C6Q240C6
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1190195874> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.. 

I/O ATOMs:       300

Total LUTs:  2992 of 5980 (50%)
Logic resources:  3054 ATOMs of 5980 (51%)
ATOM count by mode:
  normal:       2706
  arithmetic:   348

ShiftTap:       0  (0 registers)
Total ESB:      2048 bits   (2% of 81920)

LPM latches:    73

ATOMs using regout pin: 603
  also using enable pin: 203
  also using combout pin: 167
ATOMs using combout pin: 2519
Number of Inputs on ATOMs: 11146
Number of Nets:   9381

##### END OF AREA REPORT #####]

Mapper successful!
Process took 0h:4m:24s realtime, 0h:4m:24s cputime
###########################################################]
