INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:14:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.495ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 2.213ns (32.359%)  route 4.626ns (67.641%))
  Logic Levels:           23  (CARRY4=10 LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2542, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X59Y170        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y170        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/Q
                         net (fo=49, routed)          0.499     1.223    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]
    SLICE_X58Y172        LUT5 (Prop_lut5_I4_O)        0.043     1.266 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_i_7/O
                         net (fo=1, routed)           0.000     1.266    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_i_7_n_0
    SLICE_X58Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.512 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.512    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X58Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.562 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.562    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X58Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.612 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.007     1.618    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X58Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.720 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[0]
                         net (fo=6, routed)           0.318     2.039    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_7
    SLICE_X59Y174        LUT3 (Prop_lut3_I0_O)        0.119     2.158 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_11/O
                         net (fo=32, routed)          0.498     2.656    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X60Y176        LUT6 (Prop_lut6_I2_O)        0.043     2.699 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_5/O
                         net (fo=1, routed)           0.428     3.127    lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_5_n_0
    SLICE_X59Y177        LUT6 (Prop_lut6_I3_O)        0.043     3.170 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_1/O
                         net (fo=5, routed)           0.345     3.514    load2/data_tehb/control/D[30]
    SLICE_X61Y182        LUT5 (Prop_lut5_I0_O)        0.043     3.557 r  load2/data_tehb/control/level5_c1[2]_i_8/O
                         net (fo=1, routed)           0.323     3.881    load2/data_tehb/control/level5_c1[2]_i_8_n_0
    SLICE_X60Y181        LUT6 (Prop_lut6_I2_O)        0.043     3.924 r  load2/data_tehb/control/level5_c1[2]_i_2/O
                         net (fo=9, routed)           0.102     4.025    load2/data_tehb/control/level5_c1[2]_i_2_n_0
    SLICE_X60Y181        LUT4 (Prop_lut4_I3_O)        0.043     4.068 r  load2/data_tehb/control/level4_c1[23]_i_5/O
                         net (fo=54, routed)          0.357     4.426    load2/data_tehb/control/level4_c1[23]_i_5_n_0
    SLICE_X59Y181        LUT6 (Prop_lut6_I5_O)        0.043     4.469 f  load2/data_tehb/control/level4_c1[5]_i_3/O
                         net (fo=5, routed)           0.294     4.762    load2/data_tehb/control/dataReg_reg[2]_0
    SLICE_X59Y180        LUT6 (Prop_lut6_I4_O)        0.043     4.805 r  load2/data_tehb/control/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.097     4.903    addf0/operator/DI[1]
    SLICE_X58Y180        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.148 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.148    addf0/operator/ltOp_carry_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.198 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.198    addf0/operator/ltOp_carry__0_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.248 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.248    addf0/operator/ltOp_carry__1_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.298 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.298    addf0/operator/ltOp_carry__2_n_0
    SLICE_X58Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.420 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.341     5.761    load2/data_tehb/control/CO[0]
    SLICE_X57Y184        LUT4 (Prop_lut4_I3_O)        0.133     5.894 r  load2/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.894    addf0/operator/ps_c1_reg[3][0]
    SLICE_X57Y184        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     6.126 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.369     6.495    addf0/operator/RightShifterComponent/O[1]
    SLICE_X56Y185        LUT4 (Prop_lut4_I0_O)        0.118     6.613 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_2/O
                         net (fo=7, routed)           0.178     6.790    load2/data_tehb/control/ps_c1_reg[3]
    SLICE_X56Y186        LUT5 (Prop_lut5_I0_O)        0.043     6.833 f  load2/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=12, routed)          0.181     7.014    load2/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X58Y186        LUT6 (Prop_lut6_I4_O)        0.043     7.057 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.290     7.347    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X59Y186        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2542, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X59Y186        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X59Y186        FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                 -3.495    




