{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724909280979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724909280980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 13:28:00 2024 " "Processing started: Thu Aug 29 13:28:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724909280980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724909280980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_FPGA -c sramdisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_FPGA -c sramdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724909280980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724909282659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724909282659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sramdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sramdisplay-synth " "Found design unit 1: sramdisplay-synth" {  } { { "sramdisplay.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/sramdisplay.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724909312585 ""} { "Info" "ISGN_ENTITY_NAME" "1 sramdisplay " "Found entity 1: sramdisplay" {  } { { "sramdisplay.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/sramdisplay.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724909312585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724909312585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-synth " "Found design unit 1: seg7-synth" {  } { { "seg7.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/seg7.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724909312602 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/seg7.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724909312602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724909312602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memorycontroller-synth " "Found design unit 1: memorycontroller-synth" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/memcontroller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724909312617 ""} { "Info" "ISGN_ENTITY_NAME" "1 memorycontroller " "Found entity 1: memorycontroller" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/memcontroller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724909312617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724909312617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_module-synth " "Found design unit 1: top_module-synth" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724909312636 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724909312636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724909312636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724909312741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read top_module.vhd(44) " "Verilog HDL or VHDL warning at top_module.vhd(44): object \"data_read\" assigned a value but never read" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724909312788 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready top_module.vhd(45) " "Verilog HDL or VHDL warning at top_module.vhd(45): object \"ready\" assigned a value but never read" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724909312788 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorycontroller memorycontroller:ctl " "Elaborating entity \"memorycontroller\" for hierarchy \"memorycontroller:ctl\"" {  } { { "top_module.vhd" "ctl" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724909312789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:dp1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:dp1\"" {  } { { "top_module.vhd" "dp1" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724909312793 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio\[8\] GND pin " "The pin \"dio\[8\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1724909313525 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio\[9\] GND pin " "The pin \"dio\[9\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1724909313525 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio\[10\] GND pin " "The pin \"dio\[10\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1724909313525 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio\[11\] GND pin " "The pin \"dio\[11\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1724909313525 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio\[12\] GND pin " "The pin \"dio\[12\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1724909313525 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio\[13\] GND pin " "The pin \"dio\[13\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1724909313525 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio\[14\] GND pin " "The pin \"dio\[14\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1724909313525 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "dio\[15\] GND pin " "The pin \"dio\[15\]\" is fed by GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1724909313525 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1724909313525 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/memcontroller.vhd" 28 -1 0 } } { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/memcontroller.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1724909313527 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1724909313527 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[8\] GND " "Pin \"ad\[8\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[9\] GND " "Pin \"ad\[9\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[10\] GND " "Pin \"ad\[10\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[11\] GND " "Pin \"ad\[11\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[12\] GND " "Pin \"ad\[12\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[13\] GND " "Pin \"ad\[13\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[14\] GND " "Pin \"ad\[14\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[15\] GND " "Pin \"ad\[15\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[16\] GND " "Pin \"ad\[16\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[17\] GND " "Pin \"ad\[17\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[18\] GND " "Pin \"ad\[18\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad\[19\] GND " "Pin \"ad\[19\]\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ad[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ce_n GND " "Pin \"ce_n\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ce_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "lb_n GND " "Pin \"lb_n\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ub_n GND " "Pin \"ub_n\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724909313535 "|top_module|ub_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724909313535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724909313643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sram1 19 " "Ignored 19 assignments for entity \"sram1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1724909314055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1724909314055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE STANDALONE -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_QSYS_MODE STANDALONE -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1724909314055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1724909314055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1724909314055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1724909314055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME sram1 HAS_SOPCINFO 1 GENERATION_ID 1724651355\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME sram1 HAS_SOPCINFO 1 GENERATION_ID 1724651355\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1724909314055 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724909314055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724909314164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724909314164 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tsw\[16\] " "No output dependent on input pin \"tsw\[16\]\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724909314198 "|top_module|tsw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tsw\[17\] " "No output dependent on input pin \"tsw\[17\]\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724909314198 "|top_module|tsw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw\[1\] " "No output dependent on input pin \"psw\[1\]\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_FPGA/top_module.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724909314198 "|top_module|psw[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724909314198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724909314199 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724909314199 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1724909314199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724909314199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724909314199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724909314219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 13:28:34 2024 " "Processing ended: Thu Aug 29 13:28:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724909314219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724909314219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724909314219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724909314219 ""}
