// Seed: 3979402207
module module_0 (
    input  tri0  id_0,
    output wire  id_1,
    output uwire id_2
);
  tri1 id_4;
  assign module_1.type_2 = 0;
  assign id_4 = id_4;
  uwire id_5 = id_4 <= 1'b0, id_6;
  assign {1, id_4} = id_4;
  uwire id_7;
  wire  id_8;
  assign id_5 = 1 != 1'b0;
  assign id_7 = 1'd0;
  assign id_2 = 1'b0;
  wire id_9;
  wire id_10;
  id_11(
      .id_0(id_4), .id_1(id_2), .id_2(id_2), .id_3(1), .id_4(id_1), .id_5(1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    output uwire id_4,
    input wor id_5,
    output uwire id_6,
    output wire id_7
);
  assign id_4 = !id_1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4
  );
  assign id_3 = 1;
endmodule
