Release 13.3 Map O.76xd (nt64)
Xilinx Map Application Log File for Design 'mbx2_system_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx150t-fgg676-3 -w -logic_opt off -ol
high -xe n -t 6 -xt 1 -register_duplication off -r 4 -global_opt off -mt 2 -ir
off -pr b -lc off -power off -o mbx2_system_top_map.ncd mbx2_system_top.ngd
mbx2_system_top.pcf 
Target Device  : xc6slx150t
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon May 15 13:50:49 2017

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@verzilovpc'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@verzilovpc'.
INFO:Security:56 - Part 'xc6slx150t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_Lite_COL connected to top level port
   Ethernet_Lite_COL has been removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 52 secs 
Total CPU  time at the beginning of Placer: 50 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3f9b0d74) REAL time: 1 mins 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:3f9b0d74) REAL time: 1 mins 30 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5f2d7f84) REAL time: 1 mins 30 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ccd5d3db) REAL time: 3 mins 8 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ccd5d3db) REAL time: 3 mins 8 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ccd5d3db) REAL time: 3 mins 8 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ccd5d3db) REAL time: 3 mins 8 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ccd5d3db) REAL time: 3 mins 8 secs 

Phase 9.8  Global Placement
...............................
......................................................................................................................................................................................
............................................................................................................................................................................................
......................................................................................................................................................................................
.............................................................................................................................
Phase 9.8  Global Placement (Checksum:3533ae34) REAL time: 11 mins 25 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3533ae34) REAL time: 11 mins 26 secs 

Phase 11.18  Placement Optimization
