
*** Running vivado
    with args -log design_1_SPI_counter_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SPI_counter_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_SPI_counter_0_1.tcl -notrace
Command: synth_design -top design_1_SPI_counter_0_1 -part xc7a15tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 362.949 ; gain = 100.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SPI_counter_0_1' [d:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/ip/design_1_SPI_counter_0_1/synth/design_1_SPI_counter_0_1.vhd:84]
INFO: [Synth 8-3491] module 'SPI_counter' declared at 'D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/new/mux_adc.vhd:26' bound to instance 'U0' of component 'SPI_counter' [d:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/ip/design_1_SPI_counter_0_1/synth/design_1_SPI_counter_0_1.vhd:121]
INFO: [Synth 8-638] synthesizing module 'SPI_counter' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/new/mux_adc.vhd:63]
WARNING: [Synth 8-614] signal 'readcmd' is read in the process but is not in the sensitivity list [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/new/mux_adc.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'SPI_counter' (1#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/new/mux_adc.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'design_1_SPI_counter_0_1' (2#1) [d:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/ip/design_1_SPI_counter_0_1/synth/design_1_SPI_counter_0_1.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 412.516 ; gain = 150.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 412.516 ; gain = 150.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 723.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 723.805 ; gain = 461.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 723.805 ; gain = 461.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 723.805 ; gain = 461.617
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MUX_CS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUX_WR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUX_WR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUX_WR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active_read" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'conv0_reg' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/new/mux_adc.vhd:151]
WARNING: [Synth 8-327] inferring latch for variable 'conv1_reg' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/new/mux_adc.vhd:162]
WARNING: [Synth 8-327] inferring latch for variable 'conv2_reg' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/new/mux_adc.vhd:173]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 723.805 ; gain = 461.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SPI_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design design_1_SPI_counter_0_1 has port LED0 driven by constant 1
INFO: [Synth 8-3917] design design_1_SPI_counter_0_1 has port MUX_EN driven by constant 0
INFO: [Synth 8-3332] Sequential element (U0/readcmd_reg[7]) is unused and will be removed from module design_1_SPI_counter_0_1.
INFO: [Synth 8-3332] Sequential element (U0/readcmd_reg[6]) is unused and will be removed from module design_1_SPI_counter_0_1.
INFO: [Synth 8-3332] Sequential element (U0/readcmd_reg[5]) is unused and will be removed from module design_1_SPI_counter_0_1.
INFO: [Synth 8-3332] Sequential element (U0/readcmd_reg[4]) is unused and will be removed from module design_1_SPI_counter_0_1.
INFO: [Synth 8-3332] Sequential element (U0/readcmd_reg[3]) is unused and will be removed from module design_1_SPI_counter_0_1.
INFO: [Synth 8-3332] Sequential element (U0/readcmd_reg[2]) is unused and will be removed from module design_1_SPI_counter_0_1.
INFO: [Synth 8-3332] Sequential element (U0/readcmd_reg[1]) is unused and will be removed from module design_1_SPI_counter_0_1.
INFO: [Synth 8-3332] Sequential element (U0/readcmd_reg[0]) is unused and will be removed from module design_1_SPI_counter_0_1.
INFO: [Synth 8-3332] Sequential element (U0/bitcounter_reg[4]) is unused and will be removed from module design_1_SPI_counter_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 723.805 ; gain = 461.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 732.387 ; gain = 470.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 732.543 ; gain = 470.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 752.191 ; gain = 490.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 752.191 ; gain = 490.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 752.191 ; gain = 490.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 752.191 ; gain = 490.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 752.191 ; gain = 490.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 752.191 ; gain = 490.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 752.191 ; gain = 490.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     6|
|4     |LUT4 |     7|
|5     |LUT5 |     3|
|6     |LUT6 |    19|
|7     |FDCE |     4|
|8     |FDRE |    16|
|9     |LDP  |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    62|
|2     |  U0     |SPI_counter |    62|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 752.191 ; gain = 490.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 752.191 ; gain = 178.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 752.191 ; gain = 490.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 752.191 ; gain = 499.977
INFO: [Common 17-1381] The checkpoint 'D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/design_1_SPI_counter_0_1_synth_1/design_1_SPI_counter_0_1.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/design_1_SPI_counter_0_1_synth_1/design_1_SPI_counter_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_SPI_counter_0_1_utilization_synth.rpt -pb design_1_SPI_counter_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 752.191 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 23:00:41 2018...
