Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/smiljanic997/Desktop/urs_1/urs_1.qsys --block-symbol-file --output-directory=/home/smiljanic997/Desktop/urs_1/urs_1 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading urs_1/urs_1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: urs_1.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: urs_1.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: urs_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: urs_1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: urs_1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/smiljanic997/Desktop/urs_1/urs_1.qsys --synthesis=VHDL --output-directory=/home/smiljanic997/Desktop/urs_1/urs_1/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading urs_1/urs_1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: urs_1.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: urs_1.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: urs_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: urs_1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: urs_1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: urs_1: Generating urs_1 "urs_1" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "urs_1" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'urs_1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/smiljanic997/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=urs_1_jtag_uart_0 --dir=/tmp/alt8357_1614823489405992376.dir/0023_jtag_uart_0_gen/ --quartus_dir=/home/smiljanic997/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8357_1614823489405992376.dir/0023_jtag_uart_0_gen//urs_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'urs_1_jtag_uart_0'
Info: jtag_uart_0: "urs_1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pio_0: Starting RTL generation for module 'urs_1_pio_0'
Info: pio_0:   Generation command is [exec /home/smiljanic997/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=urs_1_pio_0 --dir=/tmp/alt8357_1614823489405992376.dir/0024_pio_0_gen/ --quartus_dir=/home/smiljanic997/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8357_1614823489405992376.dir/0024_pio_0_gen//urs_1_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'urs_1_pio_0'
Info: pio_0: "urs_1" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'urs_1_pio_1'
Info: pio_1:   Generation command is [exec /home/smiljanic997/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=urs_1_pio_1 --dir=/tmp/alt8357_1614823489405992376.dir/0025_pio_1_gen/ --quartus_dir=/home/smiljanic997/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8357_1614823489405992376.dir/0025_pio_1_gen//urs_1_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'urs_1_pio_1'
Info: pio_1: "urs_1" instantiated altera_avalon_pio "pio_1"
Info: sysid_qsys_0: "urs_1" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "urs_1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "urs_1" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "urs_1" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "urs_1" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/smiljanic997/Desktop/urs_1/urs_1/synthesis/submodules/altera_avalon_sc_fifo.v
Info: jtag_uart_0_avalon_jtag_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "jtag_uart_0_avalon_jtag_slave_burst_adapter"
Info: Reusing file /home/smiljanic997/Desktop/urs_1/urs_1/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/smiljanic997/Desktop/urs_1/urs_1/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/smiljanic997/Desktop/urs_1/urs_1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: urs_1: Done "urs_1" with 27 modules, 84 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
