# Reading pref.tcl
# do UART_test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/FPGA\ Assignment/test\ FPGA {C:/Users/USER/Documents/FPGA Assignment/test FPGA/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:45:54 on May 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/FPGA Assignment/test FPGA" C:/Users/USER/Documents/FPGA Assignment/test FPGA/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 08:45:54 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/FPGA\ Assignment/test\ FPGA {C:/Users/USER/Documents/FPGA Assignment/test FPGA/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:45:54 on May 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/FPGA Assignment/test FPGA" C:/Users/USER/Documents/FPGA Assignment/test FPGA/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 08:45:55 on May 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/FPGA\ Assignment/test\ FPGA {C:/Users/USER/Documents/FPGA Assignment/test FPGA/invert_uart_transceiver_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:45:55 on May 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/FPGA Assignment/test FPGA" C:/Users/USER/Documents/FPGA Assignment/test FPGA/invert_uart_transceiver_test.v 
# -- Compiling module invert_uart_transceiver_test
# 
# Top level modules:
# 	invert_uart_transceiver_test
# End time: 08:45:55 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/FPGA\ Assignment/test\ FPGA {C:/Users/USER/Documents/FPGA Assignment/test FPGA/tb_invert_uart_transceiver_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:45:55 on May 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/FPGA Assignment/test FPGA" C:/Users/USER/Documents/FPGA Assignment/test FPGA/tb_invert_uart_transceiver_test.v 
# -- Compiling module tb_invert_uart_transceiver_test
# 
# Top level modules:
# 	tb_invert_uart_transceiver_test
# End time: 08:45:55 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/FPGA\ Assignment/test\ FPGA {C:/Users/USER/Documents/FPGA Assignment/test FPGA/binary_to_7seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:45:55 on May 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/FPGA Assignment/test FPGA" C:/Users/USER/Documents/FPGA Assignment/test FPGA/binary_to_7seg.v 
# -- Compiling module binary_to_7seg
# 
# Top level modules:
# 	binary_to_7seg
# End time: 08:45:55 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb_invert_uart_transceiver_test
# vsim work.tb_invert_uart_transceiver_test 
# Start time: 08:46:01 on May 08,2025
# Loading work.tb_invert_uart_transceiver_test
# Loading work.invert_uart_transceiver_test
# Loading work.uart_tx
# Loading work.uart_rx
# Loading work.binary_to_7seg
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_invert_uart_transceiver_test/dut File: C:/Users/USER/Documents/FPGA Assignment/test FPGA/tb_invert_uart_transceiver_test.v Line: 26
# ** Warning: (vsim-3722) C:/Users/USER/Documents/FPGA Assignment/test FPGA/tb_invert_uart_transceiver_test.v(26): [TFMPC] - Missing connection for port 'sw_input'.
# ** Warning: (vsim-3722) C:/Users/USER/Documents/FPGA Assignment/test FPGA/tb_invert_uart_transceiver_test.v(26): [TFMPC] - Missing connection for port 'seg'.
add wave -position insertpoint sim:/tb_invert_uart_transceiver_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-RAVINDU  ProcessID: 122736
#           Attempting to use alternate WLF file "./wlft69rrk5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft69rrk5
run -all
# Received data: 0z
# LEDs: 0000zzzz
# ** Note: $stop    : C:/Users/USER/Documents/FPGA Assignment/test FPGA/tb_invert_uart_transceiver_test.v(60)
#    Time: 104161240 ns  Iteration: 0  Instance: /tb_invert_uart_transceiver_test
# Break in Module tb_invert_uart_transceiver_test at C:/Users/USER/Documents/FPGA Assignment/test FPGA/tb_invert_uart_transceiver_test.v line 60
# End time: 09:43:16 on May 08,2025, Elapsed time: 0:57:15
# Errors: 0, Warnings: 5
