MESSAGE "File: F:\VHDL\ArithmiticLogicUnit\ALU\src\TestBench\alu_ent_TB.vhd" 
MESSAGE "Compile Entity "alu_ent_tb"" 
MESSAGE "Compile Architecture "TB_ARCHITECTURE" of Entity "alu_ent_tb"" 
MESSAGE "Compile Configuration "TESTBENCH_FOR_alu_ent"" 
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]" 
