###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:58:50 2025
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.813
+ Hold                         -0.072
+ Phase Shift                   0.000
= Required Time                 0.741
  Arrival Time                  0.956
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.215 | 
     | u_rst_mux/FE_PHC24_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.352 |   0.352 |    0.137 | 
     | u_rst_mux/FE_PHC27_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.380 |   0.731 |    0.516 | 
     | u_rst_mux/U1                 | B ^ -> Y ^ | MX2X2M    | 0.065 | 0.093 |   0.825 |    0.610 | 
     | u_rst_mux/FE_PHC14_DFT_RST   | A ^ -> Y ^ | CLKBUFX2M | 0.166 | 0.127 |   0.952 |    0.737 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.166 | 0.004 |   0.956 |    0.741 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.215 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.227 | 
     | scan_clk__L2_I0              | A v -> Y ^ | INVX2M     | 0.031 | 0.022 |   0.034 |    0.249 | 
     | u_uart_clk_mux/U1            | B ^ -> Y ^ | MX2X2M     | 0.199 | 0.157 |   0.191 |    0.406 | 
     | DFT_UART_CLK__L1_I2          | A ^ -> Y ^ | CLKBUFX1M  | 0.095 | 0.088 |   0.279 |    0.494 | 
     | DFT_UART_CLK__L2_I3          | A ^ -> Y ^ | CLKBUFX1M  | 0.087 | 0.082 |   0.362 |    0.577 | 
     | DFT_UART_CLK__L3_I2          | A ^ -> Y ^ | CLKBUFX1M  | 0.096 | 0.087 |   0.448 |    0.663 | 
     | DFT_UART_CLK__L4_I2          | A ^ -> Y ^ | CLKBUFX1M  | 0.108 | 0.094 |   0.542 |    0.757 | 
     | DFT_UART_CLK__L5_I2          | A ^ -> Y ^ | CLKBUFX1M  | 0.150 | 0.117 |   0.659 |    0.874 | 
     | DFT_UART_CLK__L6_I3          | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.070 |   0.730 |    0.945 | 
     | DFT_UART_CLK__L7_I1          | A ^ -> Y v | CLKINVX32M | 0.015 | 0.022 |   0.752 |    0.967 | 
     | DFT_UART_CLK__L8_I3          | A v -> Y ^ | INVX4M     | 0.097 | 0.061 |   0.813 |    1.028 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.097 | 0.001 |   0.813 |    1.028 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.793
+ Hold                         -0.071
+ Phase Shift                   0.000
= Required Time                 0.723
  Arrival Time                  0.955
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.233 | 
     | u_rst_mux/FE_PHC24_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.352 |   0.352 |    0.119 | 
     | u_rst_mux/FE_PHC27_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.380 |   0.731 |    0.499 | 
     | u_rst_mux/U1                 | B ^ -> Y ^ | MX2X2M    | 0.065 | 0.093 |   0.825 |    0.592 | 
     | u_rst_mux/FE_PHC14_DFT_RST   | A ^ -> Y ^ | CLKBUFX2M | 0.166 | 0.127 |   0.952 |    0.719 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.166 | 0.003 |   0.955 |    0.723 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.233 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.245 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.299 | 
     | scan_clk__L3_I0              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.346 | 
     | scan_clk__L4_I0              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.386 | 
     | scan_clk__L5_I0              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.467 | 
     | scan_clk__L6_I0              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.526 | 
     | scan_clk__L7_I0              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.608 | 
     | scan_clk__L8_I0              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.673 | 
     | scan_clk__L9_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.711 | 
     | u_ref_clk_mux/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.819 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    0.910 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.001 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.154 | 0.026 |   0.793 |    1.026 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][1] /SI (^) checked with  
leading edge of 'scan_clk'
Beginpoint: SI[0]                                            (^) triggered by  
leading edge of 'scan_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.839
+ Hold                         -0.060
+ Phase Shift                   0.000
= Required Time                 0.779
  Arrival Time                  1.013
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            1.013
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |         |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                              | SI[0] ^ |           | 0.036 |       |   1.013 |    0.779 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][1] | SI ^    | SDFFRQX2M | 0.036 | 0.000 |   1.013 |    0.779 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.234 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.246 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.300 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.347 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.387 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.468 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.527 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.609 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.674 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.713 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.820 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    0.911 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.002 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][1] | CK ^       | SDFFRQX2M  | 0.182 | 0.071 |   0.839 |    1.073 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.793
+ Hold                         -0.075
+ Phase Shift                   0.000
= Required Time                 0.719
  Arrival Time                  0.956
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.237 | 
     | u_rst_mux/FE_PHC24_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.352 |   0.352 |    0.115 | 
     | u_rst_mux/FE_PHC27_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.098 | 0.380 |   0.731 |    0.495 | 
     | u_rst_mux/U1                 | B ^ -> Y ^ | MX2X2M    | 0.065 | 0.093 |   0.825 |    0.588 | 
     | u_rst_mux/FE_PHC14_DFT_RST   | A ^ -> Y ^ | CLKBUFX2M | 0.166 | 0.127 |   0.952 |    0.715 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.166 | 0.003 |   0.956 |    0.719 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.237 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.249 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.303 | 
     | scan_clk__L3_I0              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.350 | 
     | scan_clk__L4_I0              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.390 | 
     | scan_clk__L5_I0              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.471 | 
     | scan_clk__L6_I0              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.530 | 
     | scan_clk__L7_I0              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.612 | 
     | scan_clk__L8_I0              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.677 | 
     | scan_clk__L9_I0              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.715 | 
     | u_ref_clk_mux/U1             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.823 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    0.914 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.004 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.154 | 0.026 |   0.793 |    1.030 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_RegFile/\Reg_File_reg[7][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][4] /SI (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: SI[1]                              (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.824
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.760
  Arrival Time                  1.070
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            1.066
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |         |           |       |       |  Time   |   Time   | 
     |--------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                | SI[1] ^ |           | 0.131 |       |   1.066 |    0.755 | 
     | U0_RegFile/\Reg_File_reg[7][4] | SI ^    | SDFFRQX2M | 0.131 | 0.004 |   1.070 |    0.760 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.310 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.322 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.376 | 
     | scan_clk__L3_I0                | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.423 | 
     | scan_clk__L4_I0                | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.464 | 
     | scan_clk__L5_I0                | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.545 | 
     | scan_clk__L6_I0                | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.603 | 
     | scan_clk__L7_I0                | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.686 | 
     | scan_clk__L8_I0                | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.750 | 
     | scan_clk__L9_I0                | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.789 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.896 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    0.987 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.078 | 
     | U0_RegFile/\Reg_File_reg[7][4] | CK ^       | SDFFRQX2M  | 0.175 | 0.057 |   0.824 |    1.135 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][0] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.830
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.772
  Arrival Time                  1.154
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.381 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.034 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.337 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.419 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.723 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][0] | RN ^       | SDFFRQX2M | 0.575 | 0.049 |   1.154 |    0.772 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.393 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.447 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.494 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.535 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.616 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.674 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.757 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.821 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.860 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.967 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.059 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.149 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][0] | CK ^       | SDFFRQX2M  | 0.185 | 0.063 |   0.830 |    1.212 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][0] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.830
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.772
  Arrival Time                  1.154
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.034 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.337 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.418 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.722 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][0] | RN ^       | SDFFRQX2M | 0.575 | 0.050 |   1.154 |    0.772 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.394 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.448 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.495 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.535 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.616 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.674 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.757 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.822 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.860 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.968 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.059 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.149 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][0] | CK ^       | SDFFRQX2M  | 0.185 | 0.063 |   0.830 |    1.212 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][7] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][7] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.830
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.772
  Arrival Time                  1.154
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.034 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.337 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.418 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.722 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][7] | RN ^       | SDFFRQX2M | 0.575 | 0.050 |   1.154 |    0.772 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.394 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.448 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.495 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.535 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.616 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.674 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.757 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.822 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.860 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.968 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.059 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.149 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][7] | CK ^       | SDFFRQX2M  | 0.185 | 0.063 |   0.830 |    1.212 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][2] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.839
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.165
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.383 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.036 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.335 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.417 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.721 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][2] | RN ^       | SDFFRQX2M | 0.579 | 0.060 |   1.165 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.383 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.395 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.449 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.496 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.536 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.617 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.676 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.758 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.823 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.862 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.969 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.060 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.151 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][2] | CK ^       | SDFFRQX2M  | 0.181 | 0.072 |   0.839 |    1.223 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.839
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.165
  Slack Time                    0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.384 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.037 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.335 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.416 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.720 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][5] | RN ^       | SDFFRQX2M | 0.579 | 0.060 |   1.165 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.384 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.396 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.450 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.497 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.537 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.618 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.677 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.759 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.824 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.862 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.970 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.061 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.152 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][5] | CK ^       | SDFFRQX2M  | 0.182 | 0.071 |   0.839 |    1.223 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.793
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.734
  Arrival Time                  1.121
  Slack Time                    0.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.387 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.040 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.331 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.413 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.717 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] | RN ^       | SDFFRQX2M | 0.542 | 0.017 |   1.121 |    0.734 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.388 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.400 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.454 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.500 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.541 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.622 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.680 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.763 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.827 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.866 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.973 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.065 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.155 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.154 | 0.025 |   0.793 |    1.180 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][1] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.827
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.769
  Arrival Time                  1.159
  Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.390 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.043 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.329 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.410 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.714 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][1] | RN ^       | SDFFRQX2M | 0.577 | 0.055 |   1.159 |    0.769 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.390 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.402 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.456 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.503 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.543 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.624 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.683 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.765 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.830 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.868 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.976 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.067 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.158 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][1] | CK ^       | SDFFRQX2M  | 0.185 | 0.059 |   0.827 |    1.217 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][1] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.832
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.773
  Arrival Time                  1.164
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.043 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.328 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.410 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.714 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][1] | RN ^       | SDFFRQX2M | 0.578 | 0.060 |   1.164 |    0.773 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.403 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.457 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.503 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.544 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.625 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.683 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.766 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.831 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.869 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.976 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.068 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.158 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][1] | CK ^       | SDFFRQX2M  | 0.185 | 0.064 |   0.832 |    1.222 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][6] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.831
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.773
  Arrival Time                  1.164
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.044 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.327 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.409 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.713 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][6] | RN ^       | SDFFRQX2M | 0.578 | 0.060 |   1.164 |    0.773 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.403 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.457 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.504 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.545 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.626 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.684 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.766 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.831 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.870 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.977 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.068 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.159 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][6] | CK ^       | SDFFRQX2M  | 0.185 | 0.064 |   0.831 |    1.222 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][2] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.831
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.773
  Arrival Time                  1.165
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.044 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.327 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.409 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.713 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][2] | RN ^       | SDFFRQX2M | 0.579 | 0.060 |   1.165 |    0.773 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.404 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.458 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.504 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.545 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.626 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.684 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.767 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.831 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.870 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.977 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.069 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.159 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][2] | CK ^       | SDFFRQX2M  | 0.185 | 0.064 |   0.831 |    1.223 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][1] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.830
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.772
  Arrival Time                  1.164
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.045 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.326 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.408 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.712 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][1] | RN ^       | SDFFRQX2M | 0.578 | 0.060 |   1.164 |    0.772 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.393 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.405 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.459 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.505 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.546 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.627 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.685 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.768 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.832 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.871 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.978 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.070 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.160 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][1] | CK ^       | SDFFRQX2M  | 0.185 | 0.062 |   0.830 |    1.222 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.793
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.734
  Arrival Time                  1.127
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.393 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.045 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.326 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.407 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.711 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] | RN ^       | SDFFRQX2M | 0.550 | 0.022 |   1.127 |    0.734 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.393 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.405 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.459 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.505 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.546 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.627 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.685 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.768 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.833 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.871 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.978 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.070 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.160 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] | CK ^       | SDFFRQX2M  | 0.155 | 0.025 |   0.793 |    1.185 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][1] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.827
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.768
  Arrival Time                  1.163
  Slack Time                    0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.395 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.047 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.324 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.405 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.709 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][1] | RN ^       | SDFFRQX2M | 0.578 | 0.059 |   1.163 |    0.768 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.395 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.407 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.461 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.507 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.548 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.629 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.687 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.770 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.835 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.873 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.980 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.072 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.162 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][1] | CK ^       | SDFFRQX2M  | 0.185 | 0.059 |   0.827 |    1.221 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][3] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.839
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.178
  Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.397 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.050 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.322 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.403 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.707 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][3] | RN ^       | SDFFRQX2M | 0.581 | 0.074 |   1.178 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.397 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.409 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.463 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.510 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.550 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.631 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.690 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.772 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.837 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.875 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.983 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.074 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.165 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[5][3] | CK ^       | SDFFRQX2M  | 0.181 | 0.072 |   0.839 |    1.236 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][6] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.825
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.767
  Arrival Time                  1.164
  Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.397 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.050 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.321 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.403 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.707 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][6] | RN ^       | SDFFRQX2M | 0.579 | 0.060 |   1.164 |    0.767 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.397 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.409 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.463 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.510 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.550 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.631 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.690 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.772 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.837 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.876 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.983 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.074 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.165 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][6] | CK ^       | SDFFRQX2M  | 0.185 | 0.058 |   0.825 |    1.222 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.792
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.734
  Arrival Time                  1.131
  Slack Time                    0.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.397 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.050 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.321 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.403 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.707 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] | RN ^       | SDFFRQX2M | 0.556 | 0.027 |   1.131 |    0.734 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.397 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.410 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.464 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.510 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.551 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.632 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.690 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.773 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.837 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.876 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.983 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.075 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.165 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.155 | 0.025 |   0.792 |    1.190 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.825
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.767
  Arrival Time                  1.165
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.398 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.051 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.320 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.402 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.706 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][5] | RN ^       | SDFFRQX2M | 0.579 | 0.061 |   1.165 |    0.767 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.398 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.410 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.464 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.511 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.551 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.632 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.691 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.773 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.838 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.877 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.984 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.075 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.166 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][5] | CK ^       | SDFFRQX2M  | 0.185 | 0.058 |   0.825 |    1.223 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][2] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.824
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.766
  Arrival Time                  1.165
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.398 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.051 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.320 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.402 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.706 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][2] | RN ^       | SDFFRQX2M | 0.579 | 0.060 |   1.165 |    0.766 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.398 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.410 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.464 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.511 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.552 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.632 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.691 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.773 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.838 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.877 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.984 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.075 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.166 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][2] | CK ^       | SDFFRQX2M  | 0.185 | 0.057 |   0.824 |    1.223 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.825
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.767
  Arrival Time                  1.166
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.399 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.052 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.320 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.401 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.705 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][5] | RN ^       | SDFFRQX2M | 0.579 | 0.062 |   1.166 |    0.767 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.411 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.465 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.512 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.552 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.633 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.692 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.774 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.839 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.877 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.985 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.076 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.167 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][5] | CK ^       | SDFFRQX2M  | 0.185 | 0.058 |   0.825 |    1.224 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][2] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.826
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.768
  Arrival Time                  1.167
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.399 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.052 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.319 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.401 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.705 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][2] | RN ^       | SDFFRQX2M | 0.580 | 0.063 |   1.167 |    0.768 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.411 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.465 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.512 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.552 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.633 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.692 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.774 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.839 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.878 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.985 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.076 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.167 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][2] | CK ^       | SDFFRQX2M  | 0.185 | 0.058 |   0.826 |    1.225 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.792
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.734
  Arrival Time                  1.133
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.399 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.052 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.319 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.401 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.705 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] | RN ^       | SDFFRQX2M | 0.558 | 0.029 |   1.133 |    0.734 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.400 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.412 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.466 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.512 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.553 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.634 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.692 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.775 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.839 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.878 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.985 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.077 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.167 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.155 | 0.025 |   0.792 |    1.192 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][3] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.839
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.181
  Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.400 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.052 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.319 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.401 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.705 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][3] | RN ^       | SDFFRQX2M | 0.581 | 0.077 |   1.181 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.400 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.412 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.466 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.512 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.553 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.634 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.692 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.775 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.839 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.878 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.985 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.077 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.167 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][3] | CK ^       | SDFFRQX2M  | 0.181 | 0.072 |   0.839 |    1.239 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.792
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.734
  Arrival Time                  1.137
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.403 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.056 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.316 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.397 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.701 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] | RN ^       | SDFFRQX2M | 0.562 | 0.033 |   1.137 |    0.734 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.403 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.415 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.469 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.516 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.556 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.637 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.696 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.778 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.843 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.882 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.989 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.080 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.171 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] | CK ^       | SDFFRQX2M  | 0.155 | 0.024 |   0.792 |    1.195 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[1] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[1] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.794
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.735
  Arrival Time                  1.139
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.404 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.056 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.315 | 
     | u_ref_rst_mux/U1                      | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.397 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.701 | 
     | U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[1] | RN ^       | SDFFRQX2M | 0.564 | 0.035 |   1.139 |    0.735 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.404 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.416 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.470 | 
     | scan_clk__L3_I0                       | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.516 | 
     | scan_clk__L4_I0                       | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.557 | 
     | scan_clk__L5_I0                       | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.638 | 
     | scan_clk__L6_I0                       | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.696 | 
     | scan_clk__L7_I0                       | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.779 | 
     | scan_clk__L8_I0                       | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.844 | 
     | scan_clk__L9_I0                       | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.882 | 
     | u_ref_clk_mux/U1                      | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.989 | 
     | DFT_REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.081 | 
     | DFT_REF_CLK__L2_I1                    | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.171 | 
     | U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[1] | CK ^       | SDFFRQX2M  | 0.158 | 0.026 |   0.794 |    1.197 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.792
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.734
  Arrival Time                  1.138
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.404 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.057 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.314 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.396 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.700 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] | RN ^       | SDFFRQX2M | 0.564 | 0.034 |   1.138 |    0.734 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.404 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.417 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.470 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.517 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.558 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.639 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.697 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.780 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.844 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.883 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.990 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.082 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.172 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] | CK ^       | SDFFRQX2M  | 0.155 | 0.025 |   0.792 |    1.197 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.839
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.186
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.404 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.057 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.314 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.396 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.700 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][4] | RN ^       | SDFFRQX2M | 0.580 | 0.081 |   1.186 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.404 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.417 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.470 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.517 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.558 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.639 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.697 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.780 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.844 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.883 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.990 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.082 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.172 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][4] | CK ^       | SDFFRQX2M  | 0.181 | 0.072 |   0.839 |    1.244 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][3] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.822
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.764
  Arrival Time                  1.169
  Slack Time                    0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.405 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.058 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.313 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.395 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.699 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][3] | RN ^       | SDFFRQX2M | 0.580 | 0.065 |   1.169 |    0.764 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.405 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.417 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.471 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.518 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.558 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.639 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.698 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.780 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.845 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.884 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.991 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.082 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.173 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][3] | CK ^       | SDFFRQX2M  | 0.184 | 0.054 |   0.822 |    1.227 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.839
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.187
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.406 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.058 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.313 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.394 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.698 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][4] | RN ^       | SDFFRQX2M | 0.580 | 0.083 |   1.187 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.406 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.418 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.472 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.519 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.559 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.640 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.699 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.781 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.846 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.884 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.992 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.083 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.174 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][4] | CK ^       | SDFFRQX2M  | 0.181 | 0.072 |   0.839 |    1.245 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][3] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.818
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.760
  Arrival Time                  1.166
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.406 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.058 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.313 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.394 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.698 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][3] | RN ^       | SDFFRQX2M | 0.579 | 0.062 |   1.166 |    0.760 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.406 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.418 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.472 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.519 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.559 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.640 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.699 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.781 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.846 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.884 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.992 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.083 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.174 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][3] | CK ^       | SDFFRQX2M  | 0.182 | 0.050 |   0.818 |    1.224 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.839
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.187
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.406 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.059 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.313 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.394 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.698 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][5] | RN ^       | SDFFRQX2M | 0.580 | 0.083 |   1.187 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.406 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.418 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.472 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.519 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.559 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.640 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.699 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.781 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.846 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.884 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.992 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.083 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.174 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][5] | CK ^       | SDFFRQX2M  | 0.182 | 0.071 |   0.839 |    1.245 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[3] /CK 
Endpoint:   U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.791
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.733
  Arrival Time                  1.139
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.406 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.059 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.312 | 
     | u_ref_rst_mux/U1                      | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.394 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST     | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.698 | 
     | U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[3] | RN ^       | SDFFRQX2M | 0.564 | 0.035 |   1.139 |    0.733 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.406 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.418 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.472 | 
     | scan_clk__L3_I0                       | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.519 | 
     | scan_clk__L4_I0                       | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.559 | 
     | scan_clk__L5_I0                       | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.640 | 
     | scan_clk__L6_I0                       | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.699 | 
     | scan_clk__L7_I0                       | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.781 | 
     | scan_clk__L8_I0                       | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.846 | 
     | scan_clk__L9_I0                       | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.885 | 
     | u_ref_clk_mux/U1                      | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.992 | 
     | DFT_REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.083 | 
     | DFT_REF_CLK__L2_I1                    | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.174 | 
     | U0_UART_FIFO/u_FIFO_WR/\wr_bin_reg[3] | CK ^       | SDFFRQX2M  | 0.155 | 0.023 |   0.791 |    1.197 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.791
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.732
  Arrival Time                  1.139
  Slack Time                    0.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.407 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.059 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.312 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.394 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.698 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] | RN ^       | SDFFRQX2M | 0.564 | 0.035 |   1.139 |    0.732 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.407 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.419 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.473 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.519 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.560 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.641 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.699 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.782 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.847 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.885 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.992 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.084 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.174 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] | CK ^       | SDFFRQX2M  | 0.154 | 0.023 |   0.791 |    1.197 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.839
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.188
  Slack Time                    0.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.407 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.060 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.311 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.393 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.697 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][5] | RN ^       | SDFFRQX2M | 0.579 | 0.084 |   1.188 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.407 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.420 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.474 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.520 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.561 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.642 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.700 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.783 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.847 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.886 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.993 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.085 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.175 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][5] | CK ^       | SDFFRQX2M  | 0.182 | 0.071 |   0.839 |    1.246 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.839
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.189
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.061 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.311 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.392 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.696 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][4] | RN ^       | SDFFRQX2M | 0.579 | 0.085 |   1.189 |    0.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.408 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.420 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.474 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.521 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.561 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.642 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.701 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.783 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.848 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.886 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.994 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.085 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.176 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][4] | CK ^       | SDFFRQX2M  | 0.181 | 0.072 |   0.839 |    1.247 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.815
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.757
  Arrival Time                  1.166
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.061 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.310 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.392 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.696 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][4] | RN ^       | SDFFRQX2M | 0.579 | 0.062 |   1.166 |    0.757 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.409 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.421 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.475 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.521 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.562 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.643 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.701 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.784 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.848 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.887 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.994 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.086 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.176 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[7][4] | CK ^       | SDFFRQX2M  | 0.180 | 0.048 |   0.815 |    1.224 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.788
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.730
  Arrival Time                  1.139
  Slack Time                    0.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.409 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.061 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst               | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.310 | 
     | u_ref_rst_mux/U1                              | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.391 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST             | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.695 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] | RN ^       | SDFFRQX2M | 0.564 | 0.035 |   1.139 |    0.730 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.409 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.421 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.475 | 
     | scan_clk__L3_I0                               | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.521 | 
     | scan_clk__L4_I0                               | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.562 | 
     | scan_clk__L5_I0                               | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.643 | 
     | scan_clk__L6_I0                               | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.701 | 
     | scan_clk__L7_I0                               | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.784 | 
     | scan_clk__L8_I0                               | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.849 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.887 | 
     | u_ref_clk_mux/U1                              | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.994 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.086 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.176 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.154 | 0.021 |   0.788 |    1.197 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][3] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.840
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.782
  Arrival Time                  1.191
  Slack Time                    0.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.410 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.062 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.309 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.391 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.695 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][3] | RN ^       | SDFFRQX2M | 0.579 | 0.087 |   1.191 |    0.782 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.410 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.422 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.476 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.522 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.563 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.644 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.702 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.785 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.849 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.888 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.995 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.087 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.177 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][3] | CK ^       | SDFFRQX2M  | 0.181 | 0.072 |   0.840 |    1.249 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.838
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.780
  Arrival Time                  1.190
  Slack Time                    0.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.410 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.063 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.309 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.390 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.694 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][4] | RN ^       | SDFFRQX2M | 0.579 | 0.086 |   1.190 |    0.780 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.410 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.422 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.476 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.523 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.563 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.644 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.703 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.785 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.850 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.888 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.996 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.087 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.178 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][4] | CK ^       | SDFFRQX2M  | 0.182 | 0.071 |   0.838 |    1.248 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.820
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.762
  Arrival Time                  1.172
  Slack Time                    0.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.410 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.063 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.308 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.390 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.694 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][4] | RN ^       | SDFFRQX2M | 0.580 | 0.068 |   1.172 |    0.762 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.410 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.423 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.477 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.523 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.564 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.645 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.703 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.786 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.850 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.889 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.996 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.088 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.178 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[4][4] | CK ^       | SDFFRQX2M  | 0.183 | 0.052 |   0.820 |    1.230 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.838
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.780
  Arrival Time                  1.191
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.063 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.308 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.389 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.693 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][3] | RN ^       | SDFFRQX2M | 0.579 | 0.087 |   1.191 |    0.780 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.423 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.477 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.523 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.564 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.645 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.703 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.786 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.851 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.889 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.997 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.088 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.178 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][3] | CK ^       | SDFFRQX2M  | 0.182 | 0.070 |   0.838 |    1.249 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][2] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.840
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.782
  Arrival Time                  1.193
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.064 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.307 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.389 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.693 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][2] | RN ^       | SDFFRQX2M | 0.579 | 0.089 |   1.193 |    0.782 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.423 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.477 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.524 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.565 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.646 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.704 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.787 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.851 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.890 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.997 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.089 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.179 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[3][2] | CK ^       | SDFFRQX2M  | 0.181 | 0.072 |   0.840 |    1.251 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][3] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.838
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.780
  Arrival Time                  1.192
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.064 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.307 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.389 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.693 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][3] | RN ^       | SDFFRQX2M | 0.579 | 0.088 |   1.192 |    0.780 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.412 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.424 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.478 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.524 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.565 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.646 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.704 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.787 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.851 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.890 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.997 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.089 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.179 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[2][3] | CK ^       | SDFFRQX2M  | 0.182 | 0.071 |   0.838 |    1.250 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][6] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.834
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.776
  Arrival Time                  1.188
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.412 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.064 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.307 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.389 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.692 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][6] | RN ^       | SDFFRQX2M | 0.579 | 0.084 |   1.188 |    0.776 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.412 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.424 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.478 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.524 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.565 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.646 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.704 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.787 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.852 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.890 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.997 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.089 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.179 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[1][6] | CK ^       | SDFFRQX2M  | 0.184 | 0.067 |   0.834 |    1.246 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][5] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.838
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.780
  Arrival Time                  1.191
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.412 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.064 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.307 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.388 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.692 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][5] | RN ^       | SDFFRQX2M | 0.579 | 0.087 |   1.191 |    0.780 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.412 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.424 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.478 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.524 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.565 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.646 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.704 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.787 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.852 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.890 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.998 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.089 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.179 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[0][5] | CK ^       | SDFFRQX2M  | 0.182 | 0.070 |   0.838 |    1.249 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][4] /
CK 
Endpoint:   U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.813
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                 0.755
  Arrival Time                  1.167
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.412 | 
     | u_ref_rst_mux/FE_PHC25_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.347 |   0.347 |   -0.065 | 
     | u_ref_rst_mux/FE_PHC28_scan_rst              | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.719 |    0.307 | 
     | u_ref_rst_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.048 | 0.082 |   0.800 |    0.388 | 
     | u_ref_rst_mux/FE_PHC3_DFT_REF_RST            | A ^ -> Y ^ | CLKBUFX8M | 0.506 | 0.304 |   1.104 |    0.692 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][4] | RN ^       | SDFFRQX2M | 0.579 | 0.063 |   1.167 |    0.755 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.412 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.424 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.027 | 0.054 |   0.066 |    0.478 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.066 | 0.047 |   0.113 |    0.525 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.051 | 0.041 |   0.153 |    0.565 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.119 | 0.081 |   0.234 |    0.646 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.076 | 0.058 |   0.293 |    0.705 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.108 | 0.083 |   0.375 |    0.787 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.082 | 0.065 |   0.440 |    0.852 | 
     | scan_clk__L9_I0                              | A v -> Y ^ | INVX2M     | 0.037 | 0.038 |   0.478 |    0.890 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^ | CLKMX2X4M  | 0.081 | 0.107 |   0.586 |    0.998 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v | CLKINVX8M  | 0.120 | 0.091 |   0.677 |    1.089 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^ | CLKINVX40M | 0.119 | 0.091 |   0.768 |    1.180 | 
     | U0_UART_FIFO/u_FIFO_MEM_CNTRL/\mem_reg[6][4] | CK ^       | SDFFRQX2M  | 0.178 | 0.045 |   0.813 |    1.225 | 
     +-------------------------------------------------------------------------------------------------------------+ 

