ARM GAS  /tmp/ccm17Rvl.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"rs8.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.encode_rs_8,"ax",%progbits
  16              		.align	1
  17              		.global	encode_rs_8
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	encode_rs_8:
  25              	.LVL0:
  26              	.LFB1:
  27              		.file 1 "libs/ssdv/rs8.c"
   1:libs/ssdv/rs8.c **** /* General purpose Reed-Solomon codec for 8-bit symbols or less
   2:libs/ssdv/rs8.c ****  * Copyright 2003 Phil Karn, KA9Q
   3:libs/ssdv/rs8.c ****  * May be used under the terms of the GNU Lesser General Public License (LGPL)
   4:libs/ssdv/rs8.c ****  *
   5:libs/ssdv/rs8.c ****  * This version tweaked by Philip Heron <phil@sanslogic.co.uk>
   6:libs/ssdv/rs8.c **** */
   7:libs/ssdv/rs8.c **** 
   8:libs/ssdv/rs8.c **** #include <string.h>
   9:libs/ssdv/rs8.c **** #include "rs8.h"
  10:libs/ssdv/rs8.c **** 
  11:libs/ssdv/rs8.c **** static const uint8_t ALPHA_TO[] = {
  12:libs/ssdv/rs8.c **** 0x01,0x02,0x04,0x08,0x10,0x20,0x40,0x80,0x87,0x89,0x95,0xAD,0xDD,0x3D,0x7A,0xF4,
  13:libs/ssdv/rs8.c **** 0x6F,0xDE,0x3B,0x76,0xEC,0x5F,0xBE,0xFB,0x71,0xE2,0x43,0x86,0x8B,0x91,0xA5,0xCD,
  14:libs/ssdv/rs8.c **** 0x1D,0x3A,0x74,0xE8,0x57,0xAE,0xDB,0x31,0x62,0xC4,0x0F,0x1E,0x3C,0x78,0xF0,0x67,
  15:libs/ssdv/rs8.c **** 0xCE,0x1B,0x36,0x6C,0xD8,0x37,0x6E,0xDC,0x3F,0x7E,0xFC,0x7F,0xFE,0x7B,0xF6,0x6B,
  16:libs/ssdv/rs8.c **** 0xD6,0x2B,0x56,0xAC,0xDF,0x39,0x72,0xE4,0x4F,0x9E,0xBB,0xF1,0x65,0xCA,0x13,0x26,
  17:libs/ssdv/rs8.c **** 0x4C,0x98,0xB7,0xE9,0x55,0xAA,0xD3,0x21,0x42,0x84,0x8F,0x99,0xB5,0xED,0x5D,0xBA,
  18:libs/ssdv/rs8.c **** 0xF3,0x61,0xC2,0x03,0x06,0x0C,0x18,0x30,0x60,0xC0,0x07,0x0E,0x1C,0x38,0x70,0xE0,
  19:libs/ssdv/rs8.c **** 0x47,0x8E,0x9B,0xB1,0xE5,0x4D,0x9A,0xB3,0xE1,0x45,0x8A,0x93,0xA1,0xC5,0x0D,0x1A,
  20:libs/ssdv/rs8.c **** 0x34,0x68,0xD0,0x27,0x4E,0x9C,0xBF,0xF9,0x75,0xEA,0x53,0xA6,0xCB,0x11,0x22,0x44,
  21:libs/ssdv/rs8.c **** 0x88,0x97,0xA9,0xD5,0x2D,0x5A,0xB4,0xEF,0x59,0xB2,0xE3,0x41,0x82,0x83,0x81,0x85,
  22:libs/ssdv/rs8.c **** 0x8D,0x9D,0xBD,0xFD,0x7D,0xFA,0x73,0xE6,0x4B,0x96,0xAB,0xD1,0x25,0x4A,0x94,0xAF,
  23:libs/ssdv/rs8.c **** 0xD9,0x35,0x6A,0xD4,0x2F,0x5E,0xBC,0xFF,0x79,0xF2,0x63,0xC6,0x0B,0x16,0x2C,0x58,
  24:libs/ssdv/rs8.c **** 0xB0,0xE7,0x49,0x92,0xA3,0xC1,0x05,0x0A,0x14,0x28,0x50,0xA0,0xC7,0x09,0x12,0x24,
  25:libs/ssdv/rs8.c **** 0x48,0x90,0xA7,0xC9,0x15,0x2A,0x54,0xA8,0xD7,0x29,0x52,0xA4,0xCF,0x19,0x32,0x64,
  26:libs/ssdv/rs8.c **** 0xC8,0x17,0x2E,0x5C,0xB8,0xF7,0x69,0xD2,0x23,0x46,0x8C,0x9F,0xB9,0xF5,0x6D,0xDA,
  27:libs/ssdv/rs8.c **** 0x33,0x66,0xCC,0x1F,0x3E,0x7C,0xF8,0x77,0xEE,0x5B,0xB6,0xEB,0x51,0xA2,0xC3,0x00,
  28:libs/ssdv/rs8.c **** };
  29:libs/ssdv/rs8.c **** 
  30:libs/ssdv/rs8.c **** static const uint8_t INDEX_OF[] = {
  31:libs/ssdv/rs8.c **** 0xFF,0x00,0x01,0x63,0x02,0xC6,0x64,0x6A,0x03,0xCD,0xC7,0xBC,0x65,0x7E,0x6B,0x2A,
ARM GAS  /tmp/ccm17Rvl.s 			page 2


  32:libs/ssdv/rs8.c **** 0x04,0x8D,0xCE,0x4E,0xC8,0xD4,0xBD,0xE1,0x66,0xDD,0x7F,0x31,0x6C,0x20,0x2B,0xF3,
  33:libs/ssdv/rs8.c **** 0x05,0x57,0x8E,0xE8,0xCF,0xAC,0x4F,0x83,0xC9,0xD9,0xD5,0x41,0xBE,0x94,0xE2,0xB4,
  34:libs/ssdv/rs8.c **** 0x67,0x27,0xDE,0xF0,0x80,0xB1,0x32,0x35,0x6D,0x45,0x21,0x12,0x2C,0x0D,0xF4,0x38,
  35:libs/ssdv/rs8.c **** 0x06,0x9B,0x58,0x1A,0x8F,0x79,0xE9,0x70,0xD0,0xC2,0xAD,0xA8,0x50,0x75,0x84,0x48,
  36:libs/ssdv/rs8.c **** 0xCA,0xFC,0xDA,0x8A,0xD6,0x54,0x42,0x24,0xBF,0x98,0x95,0xF9,0xE3,0x5E,0xB5,0x15,
  37:libs/ssdv/rs8.c **** 0x68,0x61,0x28,0xBA,0xDF,0x4C,0xF1,0x2F,0x81,0xE6,0xB2,0x3F,0x33,0xEE,0x36,0x10,
  38:libs/ssdv/rs8.c **** 0x6E,0x18,0x46,0xA6,0x22,0x88,0x13,0xF7,0x2D,0xB8,0x0E,0x3D,0xF5,0xA4,0x39,0x3B,
  39:libs/ssdv/rs8.c **** 0x07,0x9E,0x9C,0x9D,0x59,0x9F,0x1B,0x08,0x90,0x09,0x7A,0x1C,0xEA,0xA0,0x71,0x5A,
  40:libs/ssdv/rs8.c **** 0xD1,0x1D,0xC3,0x7B,0xAE,0x0A,0xA9,0x91,0x51,0x5B,0x76,0x72,0x85,0xA1,0x49,0xEB,
  41:libs/ssdv/rs8.c **** 0xCB,0x7C,0xFD,0xC4,0xDB,0x1E,0x8B,0xD2,0xD7,0x92,0x55,0xAA,0x43,0x0B,0x25,0xAF,
  42:libs/ssdv/rs8.c **** 0xC0,0x73,0x99,0x77,0x96,0x5C,0xFA,0x52,0xE4,0xEC,0x5F,0x4A,0xB6,0xA2,0x16,0x86,
  43:libs/ssdv/rs8.c **** 0x69,0xC5,0x62,0xFE,0x29,0x7D,0xBB,0xCC,0xE0,0xD3,0x4D,0x8C,0xF2,0x1F,0x30,0xDC,
  44:libs/ssdv/rs8.c **** 0x82,0xAB,0xE7,0x56,0xB3,0x93,0x40,0xD8,0x34,0xB0,0xEF,0x26,0x37,0x0C,0x11,0x44,
  45:libs/ssdv/rs8.c **** 0x6F,0x78,0x19,0x9A,0x47,0x74,0xA7,0xC1,0x23,0x53,0x89,0xFB,0x14,0x5D,0xF8,0x97,
  46:libs/ssdv/rs8.c **** 0x2E,0x4B,0xB9,0x60,0x0F,0xED,0x3E,0xE5,0xF6,0x87,0xA5,0x17,0x3A,0xA3,0x3C,0xB7,
  47:libs/ssdv/rs8.c **** };
  48:libs/ssdv/rs8.c **** 
  49:libs/ssdv/rs8.c **** static const uint8_t GENPOLY[] = {
  50:libs/ssdv/rs8.c **** 0x00,0xF9,0x3B,0x42,0x04,0x2B,0x7E,0xFB,0x61,0x1E,0x03,0xD5,0x32,0x42,0xAA,0x05,
  51:libs/ssdv/rs8.c **** 0x18,0x05,0xAA,0x42,0x32,0xD5,0x03,0x1E,0x61,0xFB,0x7E,0x2B,0x04,0x42,0x3B,0xF9,
  52:libs/ssdv/rs8.c **** 0x00,
  53:libs/ssdv/rs8.c **** };
  54:libs/ssdv/rs8.c **** 
  55:libs/ssdv/rs8.c **** static inline int mod255(int x)
  56:libs/ssdv/rs8.c **** {
  57:libs/ssdv/rs8.c **** 	while(x >= 255)
  58:libs/ssdv/rs8.c **** 	{
  59:libs/ssdv/rs8.c **** 		x -= 255;
  60:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
  61:libs/ssdv/rs8.c **** 	}
  62:libs/ssdv/rs8.c **** 	return(x);
  63:libs/ssdv/rs8.c **** }
  64:libs/ssdv/rs8.c **** #define MODNN(x) mod255(x)
  65:libs/ssdv/rs8.c **** 
  66:libs/ssdv/rs8.c **** #define MM     (8)
  67:libs/ssdv/rs8.c **** #define NN     (255)
  68:libs/ssdv/rs8.c **** #define NROOTS (32)
  69:libs/ssdv/rs8.c **** #define FCR    (112)
  70:libs/ssdv/rs8.c **** #define PRIM   (11)
  71:libs/ssdv/rs8.c **** #define IPRIM  (116)
  72:libs/ssdv/rs8.c **** 
  73:libs/ssdv/rs8.c **** #define MIN(a,b) ((a) < (b) ? (a) : (b))
  74:libs/ssdv/rs8.c **** #define A0       (NN) /* Special reserved value encoding zero in index form */
  75:libs/ssdv/rs8.c **** 
  76:libs/ssdv/rs8.c **** /* Portable C version */
  77:libs/ssdv/rs8.c **** void encode_rs_8(uint8_t *data, uint8_t *parity, int pad)
  78:libs/ssdv/rs8.c **** {
  28              		.loc 1 78 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 78 1 is_stmt 0 view .LVU1
  33 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 24
  36              		.cfi_offset 4, -24
  37              		.cfi_offset 5, -20
ARM GAS  /tmp/ccm17Rvl.s 			page 3


  38              		.cfi_offset 6, -16
  39              		.cfi_offset 7, -12
  40              		.cfi_offset 8, -8
  41              		.cfi_offset 14, -4
  42 0004 8046     		mov	r8, r0
  43 0006 0D46     		mov	r5, r1
  44 0008 1746     		mov	r7, r2
  79:libs/ssdv/rs8.c **** 	int i, j;
  45              		.loc 1 79 2 is_stmt 1 view .LVU2
  80:libs/ssdv/rs8.c **** 	uint8_t feedback;
  46              		.loc 1 80 2 view .LVU3
  81:libs/ssdv/rs8.c **** 	
  82:libs/ssdv/rs8.c **** 	memset(parity, 0, NROOTS * sizeof(uint8_t));
  47              		.loc 1 82 2 view .LVU4
  48 000a 2022     		movs	r2, #32
  49              	.LVL1:
  50              		.loc 1 82 2 is_stmt 0 view .LVU5
  51 000c 0021     		movs	r1, #0
  52              	.LVL2:
  53              		.loc 1 82 2 view .LVU6
  54 000e 2846     		mov	r0, r5
  55              	.LVL3:
  56              		.loc 1 82 2 view .LVU7
  57 0010 FFF7FEFF 		bl	memset
  58              	.LVL4:
  83:libs/ssdv/rs8.c **** 	
  84:libs/ssdv/rs8.c **** 	for(i = 0; i < NN - NROOTS - pad; i++)
  59              		.loc 1 84 2 is_stmt 1 view .LVU8
  60              		.loc 1 84 8 is_stmt 0 view .LVU9
  61 0014 0026     		movs	r6, #0
  62              		.loc 1 84 2 view .LVU10
  63 0016 1FE0     		b	.L2
  64              	.LVL5:
  65              	.L6:
  66              	.LBB34:
  67              	.LBB35:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
  68              		.loc 1 59 3 is_stmt 1 view .LVU11
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
  69              		.loc 1 59 5 is_stmt 0 view .LVU12
  70 0018 FF3B     		subs	r3, r3, #255
  71              	.LVL6:
  60:libs/ssdv/rs8.c **** 	}
  72              		.loc 1 60 3 is_stmt 1 view .LVU13
  60:libs/ssdv/rs8.c **** 	}
  73              		.loc 1 60 21 is_stmt 0 view .LVU14
  74 001a DAB2     		uxtb	r2, r3
  60:libs/ssdv/rs8.c **** 	}
  75              		.loc 1 60 5 view .LVU15
  76 001c 02EB2323 		add	r3, r2, r3, asr #8
  77              	.LVL7:
  78              	.L5:
  57:libs/ssdv/rs8.c **** 	{
  79              		.loc 1 57 7 is_stmt 1 view .LVU16
  80 0020 FE2B     		cmp	r3, #254
  81 0022 F9DC     		bgt	.L6
  62:libs/ssdv/rs8.c **** }
ARM GAS  /tmp/ccm17Rvl.s 			page 4


  82              		.loc 1 62 2 view .LVU17
  83              	.LVL8:
  62:libs/ssdv/rs8.c **** }
  84              		.loc 1 62 2 is_stmt 0 view .LVU18
  85              	.LBE35:
  86              	.LBE34:
  85:libs/ssdv/rs8.c **** 	{
  86:libs/ssdv/rs8.c **** 		feedback = INDEX_OF[data[i] ^ parity[0]];
  87:libs/ssdv/rs8.c **** 		if(feedback != A0) /* feedback term is non-zero */
  88:libs/ssdv/rs8.c **** 		{
  89:libs/ssdv/rs8.c **** 			for(j = 1; j < NROOTS; j++)
  90:libs/ssdv/rs8.c **** 				parity[j] ^= ALPHA_TO[mod255(feedback + GENPOLY[NROOTS - j])];
  87              		.loc 1 90 26 view .LVU19
  88 0024 184A     		ldr	r2, .L17
  89 0026 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
  90              		.loc 1 90 15 view .LVU20
  91 0028 6A5C     		ldrb	r2, [r5, r1]	@ zero_extendqisi2
  92 002a 5340     		eors	r3, r3, r2
  93 002c 6B54     		strb	r3, [r5, r1]
  89:libs/ssdv/rs8.c **** 				parity[j] ^= ALPHA_TO[mod255(feedback + GENPOLY[NROOTS - j])];
  94              		.loc 1 89 27 is_stmt 1 view .LVU21
  89:libs/ssdv/rs8.c **** 				parity[j] ^= ALPHA_TO[mod255(feedback + GENPOLY[NROOTS - j])];
  95              		.loc 1 89 28 is_stmt 0 view .LVU22
  96 002e 0131     		adds	r1, r1, #1
  97              	.LVL9:
  98              	.L3:
  89:libs/ssdv/rs8.c **** 				parity[j] ^= ALPHA_TO[mod255(feedback + GENPOLY[NROOTS - j])];
  99              		.loc 1 89 15 is_stmt 1 discriminator 1 view .LVU23
  89:libs/ssdv/rs8.c **** 				parity[j] ^= ALPHA_TO[mod255(feedback + GENPOLY[NROOTS - j])];
 100              		.loc 1 89 4 is_stmt 0 discriminator 1 view .LVU24
 101 0030 1F29     		cmp	r1, #31
 102 0032 1DDC     		bgt	.L4
 103              		.loc 1 90 5 is_stmt 1 discriminator 3 view .LVU25
 104              		.loc 1 90 60 is_stmt 0 discriminator 3 view .LVU26
 105 0034 C1F12003 		rsb	r3, r1, #32
 106              		.loc 1 90 52 discriminator 3 view .LVU27
 107 0038 144A     		ldr	r2, .L17+4
 108 003a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 109              		.loc 1 90 27 discriminator 3 view .LVU28
 110 003c 2344     		add	r3, r3, r4
 111              	.LVL10:
 112              	.LBB37:
 113              	.LBI34:
  55:libs/ssdv/rs8.c **** {
 114              		.loc 1 55 19 is_stmt 1 discriminator 3 view .LVU29
 115              	.LBB36:
  57:libs/ssdv/rs8.c **** 	{
 116              		.loc 1 57 2 discriminator 3 view .LVU30
  57:libs/ssdv/rs8.c **** 	{
 117              		.loc 1 57 7 is_stmt 0 discriminator 3 view .LVU31
 118 003e EFE7     		b	.L5
 119              	.LVL11:
 120              	.L16:
  57:libs/ssdv/rs8.c **** 	{
 121              		.loc 1 57 7 discriminator 3 view .LVU32
 122              	.LBE36:
 123              	.LBE37:
ARM GAS  /tmp/ccm17Rvl.s 			page 5


  89:libs/ssdv/rs8.c **** 				parity[j] ^= ALPHA_TO[mod255(feedback + GENPOLY[NROOTS - j])];
 124              		.loc 1 89 10 view .LVU33
 125 0040 0121     		movs	r1, #1
 126 0042 F5E7     		b	.L3
 127              	.LVL12:
 128              	.L10:
 129              	.LBB38:
 130              	.LBB39:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 131              		.loc 1 59 3 is_stmt 1 view .LVU34
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 132              		.loc 1 59 5 is_stmt 0 view .LVU35
 133 0044 FF3C     		subs	r4, r4, #255
 134              	.LVL13:
  60:libs/ssdv/rs8.c **** 	}
 135              		.loc 1 60 3 is_stmt 1 view .LVU36
  60:libs/ssdv/rs8.c **** 	}
 136              		.loc 1 60 21 is_stmt 0 view .LVU37
 137 0046 E3B2     		uxtb	r3, r4
  60:libs/ssdv/rs8.c **** 	}
 138              		.loc 1 60 5 view .LVU38
 139 0048 03EB2424 		add	r4, r3, r4, asr #8
 140              	.LVL14:
 141              	.L9:
  57:libs/ssdv/rs8.c **** 	{
 142              		.loc 1 57 7 is_stmt 1 view .LVU39
 143 004c FE2C     		cmp	r4, #254
 144 004e F9DC     		bgt	.L10
  62:libs/ssdv/rs8.c **** }
 145              		.loc 1 62 2 view .LVU40
 146              	.LVL15:
  62:libs/ssdv/rs8.c **** }
 147              		.loc 1 62 2 is_stmt 0 view .LVU41
 148              	.LBE39:
 149              	.LBE38:
  91:libs/ssdv/rs8.c **** 		}
  92:libs/ssdv/rs8.c **** 		
  93:libs/ssdv/rs8.c **** 		/* Shift */
  94:libs/ssdv/rs8.c **** 		memmove(&parity[0], &parity[1], sizeof(uint8_t) * (NROOTS - 1));
  95:libs/ssdv/rs8.c **** 		if(feedback != A0)
  96:libs/ssdv/rs8.c **** 			parity[NROOTS - 1] = ALPHA_TO[mod255(feedback + GENPOLY[0])];
 150              		.loc 1 96 33 view .LVU42
 151 0050 0D4B     		ldr	r3, .L17
 152 0052 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 153              		.loc 1 96 23 view .LVU43
 154 0054 EB77     		strb	r3, [r5, #31]
 155              	.L11:
  84:libs/ssdv/rs8.c **** 	{
 156              		.loc 1 84 36 is_stmt 1 discriminator 2 view .LVU44
  84:libs/ssdv/rs8.c **** 	{
 157              		.loc 1 84 37 is_stmt 0 discriminator 2 view .LVU45
 158 0056 0136     		adds	r6, r6, #1
 159              	.LVL16:
 160              	.L2:
  84:libs/ssdv/rs8.c **** 	{
 161              		.loc 1 84 13 is_stmt 1 discriminator 1 view .LVU46
  84:libs/ssdv/rs8.c **** 	{
ARM GAS  /tmp/ccm17Rvl.s 			page 6


 162              		.loc 1 84 29 is_stmt 0 discriminator 1 view .LVU47
 163 0058 C7F1DF03 		rsb	r3, r7, #223
  84:libs/ssdv/rs8.c **** 	{
 164              		.loc 1 84 2 discriminator 1 view .LVU48
 165 005c B342     		cmp	r3, r6
 166 005e 11DD     		ble	.L15
  86:libs/ssdv/rs8.c **** 		if(feedback != A0) /* feedback term is non-zero */
 167              		.loc 1 86 3 is_stmt 1 view .LVU49
  86:libs/ssdv/rs8.c **** 		if(feedback != A0) /* feedback term is non-zero */
 168              		.loc 1 86 27 is_stmt 0 view .LVU50
 169 0060 18F80630 		ldrb	r3, [r8, r6]	@ zero_extendqisi2
  86:libs/ssdv/rs8.c **** 		if(feedback != A0) /* feedback term is non-zero */
 170              		.loc 1 86 39 view .LVU51
 171 0064 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
  86:libs/ssdv/rs8.c **** 		if(feedback != A0) /* feedback term is non-zero */
 172              		.loc 1 86 31 view .LVU52
 173 0066 5340     		eors	r3, r3, r2
  86:libs/ssdv/rs8.c **** 		if(feedback != A0) /* feedback term is non-zero */
 174              		.loc 1 86 12 view .LVU53
 175 0068 094A     		ldr	r2, .L17+8
 176 006a D45C     		ldrb	r4, [r2, r3]	@ zero_extendqisi2
 177              	.LVL17:
  87:libs/ssdv/rs8.c **** 		{
 178              		.loc 1 87 3 is_stmt 1 view .LVU54
  87:libs/ssdv/rs8.c **** 		{
 179              		.loc 1 87 5 is_stmt 0 view .LVU55
 180 006c FF2C     		cmp	r4, #255
 181 006e E7D1     		bne	.L16
 182              	.L4:
  94:libs/ssdv/rs8.c **** 		if(feedback != A0)
 183              		.loc 1 94 3 is_stmt 1 view .LVU56
 184 0070 1F22     		movs	r2, #31
 185 0072 691C     		adds	r1, r5, #1
 186 0074 2846     		mov	r0, r5
 187 0076 FFF7FEFF 		bl	memmove
 188              	.LVL18:
  95:libs/ssdv/rs8.c **** 			parity[NROOTS - 1] = ALPHA_TO[mod255(feedback + GENPOLY[0])];
 189              		.loc 1 95 3 view .LVU57
  95:libs/ssdv/rs8.c **** 			parity[NROOTS - 1] = ALPHA_TO[mod255(feedback + GENPOLY[0])];
 190              		.loc 1 95 5 is_stmt 0 view .LVU58
 191 007a FF2C     		cmp	r4, #255
 192 007c E6D1     		bne	.L9
  97:libs/ssdv/rs8.c **** 		else
  98:libs/ssdv/rs8.c **** 			parity[NROOTS - 1] = 0;
 193              		.loc 1 98 4 is_stmt 1 view .LVU59
 194              		.loc 1 98 23 is_stmt 0 view .LVU60
 195 007e 0023     		movs	r3, #0
 196 0080 EB77     		strb	r3, [r5, #31]
 197 0082 E8E7     		b	.L11
 198              	.LVL19:
 199              	.L15:
  99:libs/ssdv/rs8.c **** 	}
 100:libs/ssdv/rs8.c **** }
 200              		.loc 1 100 1 view .LVU61
 201 0084 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 202              	.LVL20:
 203              	.L18:
ARM GAS  /tmp/ccm17Rvl.s 			page 7


 204              		.loc 1 100 1 view .LVU62
 205              		.align	2
 206              	.L17:
 207 0088 00000000 		.word	.LANCHOR2
 208 008c 00000000 		.word	.LANCHOR1
 209 0090 00000000 		.word	.LANCHOR0
 210              		.cfi_endproc
 211              	.LFE1:
 213              		.section	.text.decode_rs_8,"ax",%progbits
 214              		.align	1
 215              		.global	decode_rs_8
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 219              		.fpu softvfp
 221              	decode_rs_8:
 222              	.LVL21:
 223              	.LFB2:
 101:libs/ssdv/rs8.c **** 
 102:libs/ssdv/rs8.c **** int decode_rs_8(uint8_t *data, int *eras_pos, int no_eras, int pad)
 103:libs/ssdv/rs8.c **** {
 224              		.loc 1 103 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 280
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 104:libs/ssdv/rs8.c **** 	int deg_lambda, el, deg_omega;
 228              		.loc 1 104 2 view .LVU64
 105:libs/ssdv/rs8.c **** 	int i, j, r, k;
 229              		.loc 1 105 2 view .LVU65
 106:libs/ssdv/rs8.c **** 	uint8_t u, q, tmp, num1, num2, den, discr_r;
 230              		.loc 1 106 2 view .LVU66
 107:libs/ssdv/rs8.c **** 	uint8_t lambda[NROOTS + 1], s[NROOTS]; /* Err+Eras Locator poly
 231              		.loc 1 107 2 view .LVU67
 108:libs/ssdv/rs8.c **** 	                                        * and syndrome poly */
 109:libs/ssdv/rs8.c **** 	uint8_t b[NROOTS + 1], t[NROOTS + 1], omega[NROOTS + 1];
 232              		.loc 1 109 2 view .LVU68
 110:libs/ssdv/rs8.c **** 	uint8_t root[NROOTS], reg[NROOTS + 1], loc[NROOTS];
 233              		.loc 1 110 2 view .LVU69
 111:libs/ssdv/rs8.c **** 	int syn_error, count;
 234              		.loc 1 111 2 view .LVU70
 112:libs/ssdv/rs8.c **** 	
 113:libs/ssdv/rs8.c **** 	if(pad < 0 || pad > 222) return(-1);
 235              		.loc 1 113 2 view .LVU71
 236              		.loc 1 113 4 is_stmt 0 view .LVU72
 237 0000 DE2B     		cmp	r3, #222
 238 0002 00F2A782 		bhi	.L105
 103:libs/ssdv/rs8.c **** 	int deg_lambda, el, deg_omega;
 239              		.loc 1 103 1 view .LVU73
 240 0006 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 241              	.LCFI1:
 242              		.cfi_def_cfa_offset 36
 243              		.cfi_offset 4, -36
 244              		.cfi_offset 5, -32
 245              		.cfi_offset 6, -28
 246              		.cfi_offset 7, -24
 247              		.cfi_offset 8, -20
 248              		.cfi_offset 9, -16
ARM GAS  /tmp/ccm17Rvl.s 			page 8


 249              		.cfi_offset 10, -12
 250              		.cfi_offset 11, -8
 251              		.cfi_offset 14, -4
 252 000a C7B0     		sub	sp, sp, #284
 253              	.LCFI2:
 254              		.cfi_def_cfa_offset 320
 255 000c 0446     		mov	r4, r0
 256 000e 0E46     		mov	r6, r1
 257 0010 9246     		mov	r10, r2
 258 0012 1D46     		mov	r5, r3
 114:libs/ssdv/rs8.c **** 	
 115:libs/ssdv/rs8.c **** 	/* form the syndromes; i.e., evaluate data(x) at roots of g(x) */
 116:libs/ssdv/rs8.c **** 	for(i = 0; i < NROOTS; i++) s[i] = data[0];
 259              		.loc 1 116 8 view .LVU74
 260 0014 0023     		movs	r3, #0
 261              	.LVL22:
 262              		.loc 1 116 8 view .LVU75
 263 0016 06E0     		b	.L21
 264              	.LVL23:
 265              	.L22:
 266              		.loc 1 116 30 is_stmt 1 discriminator 3 view .LVU76
 267              		.loc 1 116 41 is_stmt 0 discriminator 3 view .LVU77
 268 0018 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 269              		.loc 1 116 35 discriminator 3 view .LVU78
 270 001a 03F58C72 		add	r2, r3, #280
 271 001e 6A44     		add	r2, sp, r2
 272 0020 02F8441C 		strb	r1, [r2, #-68]
 273              		.loc 1 116 25 is_stmt 1 discriminator 3 view .LVU79
 274              		.loc 1 116 26 is_stmt 0 discriminator 3 view .LVU80
 275 0024 0133     		adds	r3, r3, #1
 276              	.LVL24:
 277              	.L21:
 278              		.loc 1 116 13 is_stmt 1 discriminator 1 view .LVU81
 279              		.loc 1 116 2 is_stmt 0 discriminator 1 view .LVU82
 280 0026 1F2B     		cmp	r3, #31
 281 0028 F6DD     		ble	.L22
 117:libs/ssdv/rs8.c **** 	
 118:libs/ssdv/rs8.c **** 	for(j = 1; j < NN - pad; j++)
 282              		.loc 1 118 8 view .LVU83
 283 002a 0120     		movs	r0, #1
 284              	.LVL25:
 285              		.loc 1 118 8 view .LVU84
 286 002c 2CE0     		b	.L23
 287              	.LVL26:
 288              	.L120:
 119:libs/ssdv/rs8.c **** 	{
 120:libs/ssdv/rs8.c **** 		for(i = 0; i < NROOTS; i++)
 121:libs/ssdv/rs8.c **** 		{
 122:libs/ssdv/rs8.c **** 			if(s[i] == 0) s[i] = data[j];
 289              		.loc 1 122 18 is_stmt 1 discriminator 1 view .LVU85
 290              		.loc 1 122 29 is_stmt 0 discriminator 1 view .LVU86
 291 002e 215C     		ldrb	r1, [r4, r0]	@ zero_extendqisi2
 292              		.loc 1 122 23 discriminator 1 view .LVU87
 293 0030 02F58C73 		add	r3, r2, #280
 294 0034 6B44     		add	r3, sp, r3
 295 0036 03F8441C 		strb	r1, [r3, #-68]
 296              	.L25:
ARM GAS  /tmp/ccm17Rvl.s 			page 9


 120:libs/ssdv/rs8.c **** 		{
 297              		.loc 1 120 26 is_stmt 1 discriminator 2 view .LVU88
 120:libs/ssdv/rs8.c **** 		{
 298              		.loc 1 120 27 is_stmt 0 discriminator 2 view .LVU89
 299 003a 0132     		adds	r2, r2, #1
 300              	.LVL27:
 301              	.L29:
 120:libs/ssdv/rs8.c **** 		{
 302              		.loc 1 120 14 is_stmt 1 discriminator 1 view .LVU90
 120:libs/ssdv/rs8.c **** 		{
 303              		.loc 1 120 3 is_stmt 0 discriminator 1 view .LVU91
 304 003c 1F2A     		cmp	r2, #31
 305 003e 22DC     		bgt	.L119
 306              		.loc 1 122 4 is_stmt 1 view .LVU92
 307              		.loc 1 122 8 is_stmt 0 view .LVU93
 308 0040 02F58C73 		add	r3, r2, #280
 309 0044 6B44     		add	r3, sp, r3
 310 0046 13F8443C 		ldrb	r3, [r3, #-68]	@ zero_extendqisi2
 311              		.loc 1 122 6 view .LVU94
 312 004a 002B     		cmp	r3, #0
 313 004c EFD0     		beq	.L120
 123:libs/ssdv/rs8.c **** 			else s[i] = data[j] ^ ALPHA_TO[MODNN(INDEX_OF[s[i]] + (FCR + i) * PRIM)];
 314              		.loc 1 123 9 is_stmt 1 view .LVU95
 315              		.loc 1 123 20 is_stmt 0 view .LVU96
 316 004e 14F800C0 		ldrb	ip, [r4, r0]	@ zero_extendqisi2
 317              		.loc 1 123 35 view .LVU97
 318 0052 B149     		ldr	r1, .L140
 319 0054 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 320 0056 02F17001 		add	r1, r2, #112
 321 005a 01EB810E 		add	lr, r1, r1, lsl #2
 322 005e 01EB4E01 		add	r1, r1, lr, lsl #1
 323 0062 0B44     		add	r3, r3, r1
 324              	.LVL28:
 325              	.LBB40:
 326              	.LBI40:
  55:libs/ssdv/rs8.c **** {
 327              		.loc 1 55 19 is_stmt 1 view .LVU98
 328              	.LBB41:
  57:libs/ssdv/rs8.c **** 	{
 329              		.loc 1 57 2 view .LVU99
  57:libs/ssdv/rs8.c **** 	{
 330              		.loc 1 57 7 is_stmt 0 view .LVU100
 331 0064 03E0     		b	.L26
 332              	.L27:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 333              		.loc 1 59 3 is_stmt 1 view .LVU101
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 334              		.loc 1 59 5 is_stmt 0 view .LVU102
 335 0066 FF3B     		subs	r3, r3, #255
 336              	.LVL29:
  60:libs/ssdv/rs8.c **** 	}
 337              		.loc 1 60 3 is_stmt 1 view .LVU103
  60:libs/ssdv/rs8.c **** 	}
 338              		.loc 1 60 21 is_stmt 0 view .LVU104
 339 0068 D9B2     		uxtb	r1, r3
  60:libs/ssdv/rs8.c **** 	}
 340              		.loc 1 60 5 view .LVU105
ARM GAS  /tmp/ccm17Rvl.s 			page 10


 341 006a 01EB2323 		add	r3, r1, r3, asr #8
 342              	.LVL30:
 343              	.L26:
  57:libs/ssdv/rs8.c **** 	{
 344              		.loc 1 57 7 is_stmt 1 view .LVU106
 345 006e FE2B     		cmp	r3, #254
 346 0070 F9DC     		bgt	.L27
  62:libs/ssdv/rs8.c **** }
 347              		.loc 1 62 2 view .LVU107
 348              	.LVL31:
  62:libs/ssdv/rs8.c **** }
 349              		.loc 1 62 2 is_stmt 0 view .LVU108
 350              	.LBE41:
 351              	.LBE40:
 352              		.loc 1 123 34 view .LVU109
 353 0072 AA49     		ldr	r1, .L140+4
 354 0074 C95C     		ldrb	r1, [r1, r3]	@ zero_extendqisi2
 355              		.loc 1 123 14 view .LVU110
 356 0076 8CEA0101 		eor	r1, ip, r1
 357 007a 02F58C73 		add	r3, r2, #280
 358 007e 6B44     		add	r3, sp, r3
 359 0080 03F8441C 		strb	r1, [r3, #-68]
 360 0084 D9E7     		b	.L25
 361              	.L119:
 118:libs/ssdv/rs8.c **** 	{
 362              		.loc 1 118 27 is_stmt 1 discriminator 2 view .LVU111
 118:libs/ssdv/rs8.c **** 	{
 363              		.loc 1 118 28 is_stmt 0 discriminator 2 view .LVU112
 364 0086 0130     		adds	r0, r0, #1
 365              	.LVL32:
 366              	.L23:
 118:libs/ssdv/rs8.c **** 	{
 367              		.loc 1 118 13 is_stmt 1 discriminator 1 view .LVU113
 118:libs/ssdv/rs8.c **** 	{
 368              		.loc 1 118 20 is_stmt 0 discriminator 1 view .LVU114
 369 0088 C5F1FF03 		rsb	r3, r5, #255
 118:libs/ssdv/rs8.c **** 	{
 370              		.loc 1 118 2 discriminator 1 view .LVU115
 371 008c 8342     		cmp	r3, r0
 372 008e 01DD     		ble	.L121
 120:libs/ssdv/rs8.c **** 		{
 373              		.loc 1 120 9 view .LVU116
 374 0090 0022     		movs	r2, #0
 375 0092 D3E7     		b	.L29
 376              	.L121:
 124:libs/ssdv/rs8.c **** 		}
 125:libs/ssdv/rs8.c **** 	}
 126:libs/ssdv/rs8.c **** 	
 127:libs/ssdv/rs8.c **** 	/* Convert syndromes to index form, checking for nonzero condition */
 128:libs/ssdv/rs8.c **** 	syn_error = 0;
 377              		.loc 1 128 12 view .LVU117
 378 0094 0020     		movs	r0, #0
 379              	.LVL33:
 129:libs/ssdv/rs8.c **** 	for(i = 0; i < NROOTS; i++)
 380              		.loc 1 129 8 view .LVU118
 381 0096 0346     		mov	r3, r0
 382              	.L30:
ARM GAS  /tmp/ccm17Rvl.s 			page 11


 383              	.LVL34:
 384              		.loc 1 129 13 is_stmt 1 discriminator 1 view .LVU119
 385              		.loc 1 129 2 is_stmt 0 discriminator 1 view .LVU120
 386 0098 1F2B     		cmp	r3, #31
 387 009a 0BDC     		bgt	.L122
 130:libs/ssdv/rs8.c **** 	{
 131:libs/ssdv/rs8.c **** 		syn_error |= s[i];
 388              		.loc 1 131 3 is_stmt 1 discriminator 3 view .LVU121
 389              		.loc 1 131 17 is_stmt 0 discriminator 3 view .LVU122
 390 009c 03F58C72 		add	r2, r3, #280
 391 00a0 6A44     		add	r2, sp, r2
 392 00a2 12F8441C 		ldrb	r1, [r2, #-68]	@ zero_extendqisi2
 393              		.loc 1 131 13 discriminator 3 view .LVU123
 394 00a6 0843     		orrs	r0, r0, r1
 395              	.LVL35:
 132:libs/ssdv/rs8.c **** 		s[i] = INDEX_OF[s[i]];
 396              		.loc 1 132 3 is_stmt 1 discriminator 3 view .LVU124
 397              		.loc 1 132 18 is_stmt 0 discriminator 3 view .LVU125
 398 00a8 9B4F     		ldr	r7, .L140
 399 00aa 795C     		ldrb	r1, [r7, r1]	@ zero_extendqisi2
 400              		.loc 1 132 8 discriminator 3 view .LVU126
 401 00ac 02F8441C 		strb	r1, [r2, #-68]
 129:libs/ssdv/rs8.c **** 	for(i = 0; i < NROOTS; i++)
 402              		.loc 1 129 25 is_stmt 1 discriminator 3 view .LVU127
 129:libs/ssdv/rs8.c **** 	for(i = 0; i < NROOTS; i++)
 403              		.loc 1 129 26 is_stmt 0 discriminator 3 view .LVU128
 404 00b0 0133     		adds	r3, r3, #1
 405              	.LVL36:
 129:libs/ssdv/rs8.c **** 	for(i = 0; i < NROOTS; i++)
 406              		.loc 1 129 26 discriminator 3 view .LVU129
 407 00b2 F1E7     		b	.L30
 408              	.L122:
 133:libs/ssdv/rs8.c **** 	}
 134:libs/ssdv/rs8.c **** 	
 135:libs/ssdv/rs8.c **** 	if(!syn_error)
 409              		.loc 1 135 2 is_stmt 1 view .LVU130
 410              		.loc 1 135 4 is_stmt 0 view .LVU131
 411 00b4 60B9     		cbnz	r0, .L123
 412              	.LVL37:
 413              	.L32:
 136:libs/ssdv/rs8.c **** 	{
 137:libs/ssdv/rs8.c **** 		/* if syndrome is zero, data[] is a codeword and there are no
 138:libs/ssdv/rs8.c **** 		 * errors to correct. So return data[] unmodified
 139:libs/ssdv/rs8.c **** 		 */
 140:libs/ssdv/rs8.c **** 		count = 0;
 141:libs/ssdv/rs8.c **** 		goto finish;
 142:libs/ssdv/rs8.c **** 	}
 143:libs/ssdv/rs8.c **** 	
 144:libs/ssdv/rs8.c **** 	memset(&lambda[1], 0, NROOTS * sizeof(lambda[0]));
 145:libs/ssdv/rs8.c **** 	lambda[0] = 1;
 146:libs/ssdv/rs8.c **** 	
 147:libs/ssdv/rs8.c **** 	if(no_eras > 0)
 148:libs/ssdv/rs8.c **** 	{
 149:libs/ssdv/rs8.c **** 		/* Init lambda to be the erasure locator polynomial */
 150:libs/ssdv/rs8.c **** 		lambda[1] = ALPHA_TO[MODNN(PRIM * (NN - 1 - eras_pos[0]))];
 151:libs/ssdv/rs8.c **** 		for(i = 1; i < no_eras; i++)
 152:libs/ssdv/rs8.c **** 		{
ARM GAS  /tmp/ccm17Rvl.s 			page 12


 153:libs/ssdv/rs8.c **** 			u = MODNN(PRIM * (NN - 1 - eras_pos[i]));
 154:libs/ssdv/rs8.c **** 			for(j = i + 1; j > 0; j--)
 155:libs/ssdv/rs8.c **** 			{
 156:libs/ssdv/rs8.c **** 				tmp = INDEX_OF[lambda[j - 1]];
 157:libs/ssdv/rs8.c **** 				if(tmp != A0) lambda[j] ^= ALPHA_TO[MODNN(u + tmp)];
 158:libs/ssdv/rs8.c **** 			}
 159:libs/ssdv/rs8.c **** 		}
 160:libs/ssdv/rs8.c **** 		
 161:libs/ssdv/rs8.c **** 	}
 162:libs/ssdv/rs8.c **** 	
 163:libs/ssdv/rs8.c **** 	for(i = 0; i < NROOTS + 1; i++)
 164:libs/ssdv/rs8.c **** 		b[i] = INDEX_OF[lambda[i]];
 165:libs/ssdv/rs8.c **** 	
 166:libs/ssdv/rs8.c **** 	/*
 167:libs/ssdv/rs8.c **** 	 * Begin Berlekamp-Massey algorithm to determine error+erasure
 168:libs/ssdv/rs8.c **** 	 * locator polynomial
 169:libs/ssdv/rs8.c **** 	 */
 170:libs/ssdv/rs8.c **** 	r = no_eras;
 171:libs/ssdv/rs8.c **** 	el = no_eras;
 172:libs/ssdv/rs8.c **** 	while(++r <= NROOTS) /* r is the step number */
 173:libs/ssdv/rs8.c **** 	{
 174:libs/ssdv/rs8.c **** 		/* Compute discrepancy at the r-th step in poly-form */
 175:libs/ssdv/rs8.c **** 		discr_r = 0;
 176:libs/ssdv/rs8.c **** 		for(i = 0; i < r; i++)
 177:libs/ssdv/rs8.c **** 		{
 178:libs/ssdv/rs8.c **** 			if((lambda[i] != 0) && (s[r - i - 1] != A0))
 179:libs/ssdv/rs8.c **** 			{
 180:libs/ssdv/rs8.c **** 				discr_r ^= ALPHA_TO[MODNN(INDEX_OF[lambda[i]] + s[r - i - 1])];
 181:libs/ssdv/rs8.c **** 			}
 182:libs/ssdv/rs8.c **** 		}
 183:libs/ssdv/rs8.c **** 		discr_r = INDEX_OF[discr_r]; /* Index form */
 184:libs/ssdv/rs8.c **** 		if(discr_r == A0)
 185:libs/ssdv/rs8.c **** 		{
 186:libs/ssdv/rs8.c **** 			/* 2 lines below: B(x) <-- x*B(x) */
 187:libs/ssdv/rs8.c **** 			memmove(&b[1], b, NROOTS * sizeof(b[0]));
 188:libs/ssdv/rs8.c **** 			b[0] = A0;
 189:libs/ssdv/rs8.c **** 		}
 190:libs/ssdv/rs8.c **** 		else
 191:libs/ssdv/rs8.c **** 		{
 192:libs/ssdv/rs8.c **** 			/* 7 lines below: T(x) <-- lambda(x) - discr_r*x*b(x) */
 193:libs/ssdv/rs8.c **** 			t[0] = lambda[0];
 194:libs/ssdv/rs8.c **** 			for(i = 0; i < NROOTS; i++)
 195:libs/ssdv/rs8.c **** 			{
 196:libs/ssdv/rs8.c **** 				if(b[i] != A0)
 197:libs/ssdv/rs8.c **** 					t[i + 1] = lambda[i + 1] ^ ALPHA_TO[MODNN(discr_r + b[i])];
 198:libs/ssdv/rs8.c **** 				else
 199:libs/ssdv/rs8.c **** 					t[i + 1] = lambda[i + 1];
 200:libs/ssdv/rs8.c **** 			}
 201:libs/ssdv/rs8.c **** 			
 202:libs/ssdv/rs8.c **** 			if(2 * el <= r + no_eras - 1)
 203:libs/ssdv/rs8.c **** 			{
 204:libs/ssdv/rs8.c **** 				el = r + no_eras - el;
 205:libs/ssdv/rs8.c **** 				/*
 206:libs/ssdv/rs8.c **** 				 * 2 lines below: B(x) <-- inv(discr_r) *
 207:libs/ssdv/rs8.c **** 				 * lambda(x)
 208:libs/ssdv/rs8.c **** 				 */
 209:libs/ssdv/rs8.c **** 				for(i = 0; i <= NROOTS; i++)
ARM GAS  /tmp/ccm17Rvl.s 			page 13


 210:libs/ssdv/rs8.c **** 					b[i] = (lambda[i] == 0) ? A0 : MODNN(INDEX_OF[lambda[i]] - discr_r + NN);
 211:libs/ssdv/rs8.c **** 			}
 212:libs/ssdv/rs8.c **** 			else
 213:libs/ssdv/rs8.c **** 			{
 214:libs/ssdv/rs8.c **** 				/* 2 lines below: B(x) <-- x*B(x) */
 215:libs/ssdv/rs8.c **** 				memmove(&b[1], b, NROOTS * sizeof(b[0]));
 216:libs/ssdv/rs8.c **** 				b[0] = A0;
 217:libs/ssdv/rs8.c **** 			}
 218:libs/ssdv/rs8.c **** 			
 219:libs/ssdv/rs8.c **** 			memcpy(lambda, t, (NROOTS + 1) * sizeof(t[0]));
 220:libs/ssdv/rs8.c **** 		}
 221:libs/ssdv/rs8.c **** 	}
 222:libs/ssdv/rs8.c **** 	
 223:libs/ssdv/rs8.c **** 	/* Convert lambda to index form and compute deg(lambda(x)) */
 224:libs/ssdv/rs8.c **** 	deg_lambda = 0;
 225:libs/ssdv/rs8.c **** 	for(i = 0; i < NROOTS + 1; i++)
 226:libs/ssdv/rs8.c **** 	{
 227:libs/ssdv/rs8.c **** 		lambda[i] = INDEX_OF[lambda[i]];
 228:libs/ssdv/rs8.c **** 		if(lambda[i] != A0) deg_lambda = i;
 229:libs/ssdv/rs8.c **** 	}
 230:libs/ssdv/rs8.c **** 	
 231:libs/ssdv/rs8.c **** 	/* Find roots of the error+erasure locator polynomial by Chien search */
 232:libs/ssdv/rs8.c **** 	memcpy(&reg[1], &lambda[1], NROOTS * sizeof(reg[0]));
 233:libs/ssdv/rs8.c **** 	count = 0; /* Number of roots of lambda(x) */
 234:libs/ssdv/rs8.c **** 	for(i = 1, k = IPRIM - 1; i <= NN; i++, k = MODNN(k + IPRIM))
 235:libs/ssdv/rs8.c **** 	{
 236:libs/ssdv/rs8.c **** 		q = 1; /* lambda[0] is always 0 */
 237:libs/ssdv/rs8.c **** 		for(j = deg_lambda; j > 0; j--)
 238:libs/ssdv/rs8.c **** 		{
 239:libs/ssdv/rs8.c **** 			if(reg[j] != A0)
 240:libs/ssdv/rs8.c **** 			{
 241:libs/ssdv/rs8.c **** 				reg[j] = MODNN(reg[j] + j);
 242:libs/ssdv/rs8.c **** 				q ^= ALPHA_TO[reg[j]];
 243:libs/ssdv/rs8.c **** 			}
 244:libs/ssdv/rs8.c **** 		}
 245:libs/ssdv/rs8.c **** 		
 246:libs/ssdv/rs8.c **** 		if (q != 0) continue; /* Not a root */
 247:libs/ssdv/rs8.c **** 		
 248:libs/ssdv/rs8.c **** 		/* store root (index-form) and error location number */
 249:libs/ssdv/rs8.c **** 		root[count] = i;
 250:libs/ssdv/rs8.c **** 		loc[count] = k;
 251:libs/ssdv/rs8.c **** 		/* If we've already found max possible roots,
 252:libs/ssdv/rs8.c **** 		 * abort the search to save time
 253:libs/ssdv/rs8.c **** 		 */
 254:libs/ssdv/rs8.c **** 		if(++count == deg_lambda) break;
 255:libs/ssdv/rs8.c **** 	}
 256:libs/ssdv/rs8.c **** 	
 257:libs/ssdv/rs8.c **** 	if(deg_lambda != count)
 258:libs/ssdv/rs8.c **** 	{
 259:libs/ssdv/rs8.c **** 		/*
 260:libs/ssdv/rs8.c **** 		 * deg(lambda) unequal to number of roots => uncorrectable
 261:libs/ssdv/rs8.c **** 		 * error detected
 262:libs/ssdv/rs8.c **** 		 */
 263:libs/ssdv/rs8.c **** 		count = -1;
 264:libs/ssdv/rs8.c **** 		goto finish;
 265:libs/ssdv/rs8.c **** 	}
 266:libs/ssdv/rs8.c **** 	
ARM GAS  /tmp/ccm17Rvl.s 			page 14


 267:libs/ssdv/rs8.c **** 	/*
 268:libs/ssdv/rs8.c **** 	 * Compute err+eras evaluator poly omega(x) = s(x)*lambda(x) (modulo
 269:libs/ssdv/rs8.c **** 	 * x**NROOTS). in index form. Also find deg(omega).
 270:libs/ssdv/rs8.c **** 	 */
 271:libs/ssdv/rs8.c **** 	deg_omega = deg_lambda - 1;
 272:libs/ssdv/rs8.c **** 	for(i = 0; i <= deg_omega; i++)
 273:libs/ssdv/rs8.c **** 	{
 274:libs/ssdv/rs8.c **** 		tmp = 0;
 275:libs/ssdv/rs8.c **** 		for(j = i; j >= 0; j--)
 276:libs/ssdv/rs8.c **** 		{
 277:libs/ssdv/rs8.c **** 			if((s[i - j] != A0) && (lambda[j] != A0))
 278:libs/ssdv/rs8.c **** 				tmp ^= ALPHA_TO[MODNN(s[i - j] + lambda[j])];
 279:libs/ssdv/rs8.c **** 		}
 280:libs/ssdv/rs8.c **** 		omega[i] = INDEX_OF[tmp];
 281:libs/ssdv/rs8.c **** 	}
 282:libs/ssdv/rs8.c **** 	
 283:libs/ssdv/rs8.c **** 	/*
 284:libs/ssdv/rs8.c **** 	 * Compute error values in poly-form. num1 = omega(inv(X(l))), num2 =
 285:libs/ssdv/rs8.c **** 	 * inv(X(l))**(FCR-1) and den = lambda_pr(inv(X(l))) all in poly-form
 286:libs/ssdv/rs8.c **** 	 */
 287:libs/ssdv/rs8.c **** 	for(j = count - 1; j >= 0; j--)
 288:libs/ssdv/rs8.c **** 	{
 289:libs/ssdv/rs8.c **** 		num1 = 0;
 290:libs/ssdv/rs8.c **** 		for(i = deg_omega; i >= 0; i--)
 291:libs/ssdv/rs8.c **** 		{
 292:libs/ssdv/rs8.c **** 			if(omega[i] != A0) num1 ^= ALPHA_TO[MODNN(omega[i] + i * root[j])];
 293:libs/ssdv/rs8.c **** 		}
 294:libs/ssdv/rs8.c **** 		num2 = ALPHA_TO[MODNN(root[j] * (FCR - 1) + NN)];
 295:libs/ssdv/rs8.c **** 		den = 0;
 296:libs/ssdv/rs8.c **** 		
 297:libs/ssdv/rs8.c **** 		/* lambda[i+1] for i even is the formal derivative lambda_pr of lambda[i] */
 298:libs/ssdv/rs8.c **** 		for(i = MIN(deg_lambda, NROOTS - 1) & ~1; i >= 0; i -= 2)
 299:libs/ssdv/rs8.c **** 		{
 300:libs/ssdv/rs8.c **** 			if(lambda[i + 1] != A0) den ^= ALPHA_TO[MODNN(lambda[i + 1] + i * root[j])];
 301:libs/ssdv/rs8.c **** 		}
 302:libs/ssdv/rs8.c **** 		
 303:libs/ssdv/rs8.c **** 		/* Apply error to data */
 304:libs/ssdv/rs8.c **** 		if(num1 != 0 && loc[j] >= pad)
 305:libs/ssdv/rs8.c **** 		{
 306:libs/ssdv/rs8.c **** 			data[loc[j] - pad] ^= ALPHA_TO[MODNN(INDEX_OF[num1] + INDEX_OF[num2] + NN - INDEX_OF[den])];
 307:libs/ssdv/rs8.c **** 		}
 308:libs/ssdv/rs8.c **** 	}
 309:libs/ssdv/rs8.c **** 	
 310:libs/ssdv/rs8.c **** finish:
 311:libs/ssdv/rs8.c **** 	if(eras_pos != NULL)
 414              		.loc 1 311 2 is_stmt 1 view .LVU132
 415              		.loc 1 311 4 is_stmt 0 view .LVU133
 416 00b6 002E     		cmp	r6, #0
 417 00b8 00F04F82 		beq	.L19
 312:libs/ssdv/rs8.c **** 	{
 313:libs/ssdv/rs8.c **** 		for(i = 0; i < count; i++) eras_pos[i] = loc[i];
 418              		.loc 1 313 9 view .LVU134
 419 00bc 0023     		movs	r3, #0
 420              	.L103:
 421              	.LVL38:
 422              		.loc 1 313 14 is_stmt 1 discriminator 1 view .LVU135
 423              		.loc 1 313 3 is_stmt 0 discriminator 1 view .LVU136
ARM GAS  /tmp/ccm17Rvl.s 			page 15


 424 00be 8342     		cmp	r3, r0
 425 00c0 80F24B82 		bge	.L19
 426              		.loc 1 313 30 is_stmt 1 discriminator 3 view .LVU137
 427              		.loc 1 313 47 is_stmt 0 discriminator 3 view .LVU138
 428 00c4 01AA     		add	r2, sp, #4
 429 00c6 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 430              		.loc 1 313 42 discriminator 3 view .LVU139
 431 00c8 46F82320 		str	r2, [r6, r3, lsl #2]
 432              		.loc 1 313 25 is_stmt 1 discriminator 3 view .LVU140
 433              		.loc 1 313 26 is_stmt 0 discriminator 3 view .LVU141
 434 00cc 0133     		adds	r3, r3, #1
 435              	.LVL39:
 436              		.loc 1 313 26 discriminator 3 view .LVU142
 437 00ce F6E7     		b	.L103
 438              	.LVL40:
 439              	.L123:
 144:libs/ssdv/rs8.c **** 	lambda[0] = 1;
 440              		.loc 1 144 2 is_stmt 1 view .LVU143
 441 00d0 2022     		movs	r2, #32
 442 00d2 0021     		movs	r1, #0
 443 00d4 0DF1F500 		add	r0, sp, #245
 444              	.LVL41:
 144:libs/ssdv/rs8.c **** 	lambda[0] = 1;
 445              		.loc 1 144 2 is_stmt 0 view .LVU144
 446 00d8 FFF7FEFF 		bl	memset
 447              	.LVL42:
 145:libs/ssdv/rs8.c **** 	
 448              		.loc 1 145 2 is_stmt 1 view .LVU145
 145:libs/ssdv/rs8.c **** 	
 449              		.loc 1 145 12 is_stmt 0 view .LVU146
 450 00dc 0123     		movs	r3, #1
 451 00de 8DF8F430 		strb	r3, [sp, #244]
 147:libs/ssdv/rs8.c **** 	{
 452              		.loc 1 147 2 is_stmt 1 view .LVU147
 147:libs/ssdv/rs8.c **** 	{
 453              		.loc 1 147 4 is_stmt 0 view .LVU148
 454 00e2 BAF1000F 		cmp	r10, #0
 455 00e6 59DD     		ble	.L33
 150:libs/ssdv/rs8.c **** 		for(i = 1; i < no_eras; i++)
 456              		.loc 1 150 3 is_stmt 1 view .LVU149
 150:libs/ssdv/rs8.c **** 		for(i = 1; i < no_eras; i++)
 457              		.loc 1 150 24 is_stmt 0 view .LVU150
 458 00e8 3368     		ldr	r3, [r6]
 459 00ea C3F1FE03 		rsb	r3, r3, #254
 460 00ee 03EB8302 		add	r2, r3, r3, lsl #2
 461 00f2 03EB4203 		add	r3, r3, r2, lsl #1
 462              	.LVL43:
 463              	.LBB42:
 464              	.LBI42:
  55:libs/ssdv/rs8.c **** {
 465              		.loc 1 55 19 is_stmt 1 view .LVU151
 466              	.LBB43:
  57:libs/ssdv/rs8.c **** 	{
 467              		.loc 1 57 2 view .LVU152
  57:libs/ssdv/rs8.c **** 	{
 468              		.loc 1 57 7 is_stmt 0 view .LVU153
 469 00f6 03E0     		b	.L34
ARM GAS  /tmp/ccm17Rvl.s 			page 16


 470              	.L35:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 471              		.loc 1 59 3 is_stmt 1 view .LVU154
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 472              		.loc 1 59 5 is_stmt 0 view .LVU155
 473 00f8 FF3B     		subs	r3, r3, #255
 474              	.LVL44:
  60:libs/ssdv/rs8.c **** 	}
 475              		.loc 1 60 3 is_stmt 1 view .LVU156
  60:libs/ssdv/rs8.c **** 	}
 476              		.loc 1 60 21 is_stmt 0 view .LVU157
 477 00fa DAB2     		uxtb	r2, r3
  60:libs/ssdv/rs8.c **** 	}
 478              		.loc 1 60 5 view .LVU158
 479 00fc 02EB2323 		add	r3, r2, r3, asr #8
 480              	.LVL45:
 481              	.L34:
  57:libs/ssdv/rs8.c **** 	{
 482              		.loc 1 57 7 is_stmt 1 view .LVU159
 483 0100 FE2B     		cmp	r3, #254
 484 0102 F9DC     		bgt	.L35
  62:libs/ssdv/rs8.c **** }
 485              		.loc 1 62 2 view .LVU160
 486              	.LVL46:
  62:libs/ssdv/rs8.c **** }
 487              		.loc 1 62 2 is_stmt 0 view .LVU161
 488              	.LBE43:
 489              	.LBE42:
 150:libs/ssdv/rs8.c **** 		for(i = 1; i < no_eras; i++)
 490              		.loc 1 150 23 view .LVU162
 491 0104 854A     		ldr	r2, .L140+4
 492 0106 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 150:libs/ssdv/rs8.c **** 		for(i = 1; i < no_eras; i++)
 493              		.loc 1 150 13 view .LVU163
 494 0108 8DF8F530 		strb	r3, [sp, #245]
 151:libs/ssdv/rs8.c **** 		{
 495              		.loc 1 151 3 is_stmt 1 view .LVU164
 496              	.LVL47:
 151:libs/ssdv/rs8.c **** 		{
 497              		.loc 1 151 9 is_stmt 0 view .LVU165
 498 010c 4FF0010E 		mov	lr, #1
 499              	.LVL48:
 500              	.L36:
 151:libs/ssdv/rs8.c **** 		{
 501              		.loc 1 151 14 is_stmt 1 discriminator 1 view .LVU166
 151:libs/ssdv/rs8.c **** 		{
 502              		.loc 1 151 3 is_stmt 0 discriminator 1 view .LVU167
 503 0110 D645     		cmp	lr, r10
 504 0112 43DA     		bge	.L33
 153:libs/ssdv/rs8.c **** 			for(j = i + 1; j > 0; j--)
 505              		.loc 1 153 4 is_stmt 1 view .LVU168
 153:libs/ssdv/rs8.c **** 			for(j = i + 1; j > 0; j--)
 506              		.loc 1 153 8 is_stmt 0 view .LVU169
 507 0114 56F82E20 		ldr	r2, [r6, lr, lsl #2]
 508 0118 C2F1FE02 		rsb	r2, r2, #254
 509 011c 02EB8203 		add	r3, r2, r2, lsl #2
 510 0120 02EB4302 		add	r2, r2, r3, lsl #1
ARM GAS  /tmp/ccm17Rvl.s 			page 17


 511              	.LVL49:
 512              	.LBB44:
 513              	.LBI44:
  55:libs/ssdv/rs8.c **** {
 514              		.loc 1 55 19 is_stmt 1 view .LVU170
 515              	.LBB45:
  57:libs/ssdv/rs8.c **** 	{
 516              		.loc 1 57 2 view .LVU171
  57:libs/ssdv/rs8.c **** 	{
 517              		.loc 1 57 7 is_stmt 0 view .LVU172
 518 0124 03E0     		b	.L37
 519              	.L38:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 520              		.loc 1 59 3 is_stmt 1 view .LVU173
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 521              		.loc 1 59 5 is_stmt 0 view .LVU174
 522 0126 FF3A     		subs	r2, r2, #255
 523              	.LVL50:
  60:libs/ssdv/rs8.c **** 	}
 524              		.loc 1 60 3 is_stmt 1 view .LVU175
  60:libs/ssdv/rs8.c **** 	}
 525              		.loc 1 60 21 is_stmt 0 view .LVU176
 526 0128 D3B2     		uxtb	r3, r2
  60:libs/ssdv/rs8.c **** 	}
 527              		.loc 1 60 5 view .LVU177
 528 012a 03EB2222 		add	r2, r3, r2, asr #8
 529              	.LVL51:
 530              	.L37:
  57:libs/ssdv/rs8.c **** 	{
 531              		.loc 1 57 7 is_stmt 1 view .LVU178
 532 012e FE2A     		cmp	r2, #254
 533 0130 F9DC     		bgt	.L38
  62:libs/ssdv/rs8.c **** }
 534              		.loc 1 62 2 view .LVU179
 535              	.LVL52:
  62:libs/ssdv/rs8.c **** }
 536              		.loc 1 62 2 is_stmt 0 view .LVU180
 537              	.LBE45:
 538              	.LBE44:
 154:libs/ssdv/rs8.c **** 			{
 539              		.loc 1 154 4 is_stmt 1 view .LVU181
 154:libs/ssdv/rs8.c **** 			{
 540              		.loc 1 154 10 is_stmt 0 view .LVU182
 541 0132 0EF1010E 		add	lr, lr, #1
 542              	.LVL53:
 154:libs/ssdv/rs8.c **** 			{
 543              		.loc 1 154 10 view .LVU183
 544 0136 7046     		mov	r0, lr
 154:libs/ssdv/rs8.c **** 			{
 545              		.loc 1 154 4 view .LVU184
 546 0138 11E0     		b	.L39
 547              	.LVL54:
 548              	.L42:
 549              	.LBB46:
 550              	.LBB47:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 551              		.loc 1 59 3 is_stmt 1 view .LVU185
ARM GAS  /tmp/ccm17Rvl.s 			page 18


  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 552              		.loc 1 59 5 is_stmt 0 view .LVU186
 553 013a FF3B     		subs	r3, r3, #255
 554              	.LVL55:
  60:libs/ssdv/rs8.c **** 	}
 555              		.loc 1 60 3 is_stmt 1 view .LVU187
  60:libs/ssdv/rs8.c **** 	}
 556              		.loc 1 60 21 is_stmt 0 view .LVU188
 557 013c D9B2     		uxtb	r1, r3
  60:libs/ssdv/rs8.c **** 	}
 558              		.loc 1 60 5 view .LVU189
 559 013e 01EB2323 		add	r3, r1, r3, asr #8
 560              	.LVL56:
 561              	.L41:
  57:libs/ssdv/rs8.c **** 	{
 562              		.loc 1 57 7 is_stmt 1 view .LVU190
 563 0142 FE2B     		cmp	r3, #254
 564 0144 F9DC     		bgt	.L42
  62:libs/ssdv/rs8.c **** }
 565              		.loc 1 62 2 view .LVU191
 566              	.LVL57:
  62:libs/ssdv/rs8.c **** }
 567              		.loc 1 62 2 is_stmt 0 view .LVU192
 568              	.LBE47:
 569              	.LBE46:
 157:libs/ssdv/rs8.c **** 			}
 570              		.loc 1 157 40 view .LVU193
 571 0146 7549     		ldr	r1, .L140+4
 572 0148 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 157:libs/ssdv/rs8.c **** 			}
 573              		.loc 1 157 29 view .LVU194
 574 014a 00F58C71 		add	r1, r0, #280
 575 014e 0DEB0100 		add	r0, sp, r1
 576              	.LVL58:
 157:libs/ssdv/rs8.c **** 			}
 577              		.loc 1 157 29 view .LVU195
 578 0152 10F8241C 		ldrb	r1, [r0, #-36]	@ zero_extendqisi2
 579              	.LVL59:
 157:libs/ssdv/rs8.c **** 			}
 580              		.loc 1 157 29 view .LVU196
 581 0156 4B40     		eors	r3, r3, r1
 582 0158 00F8243C 		strb	r3, [r0, #-36]
 583              	.LVL60:
 584              	.L40:
 129:libs/ssdv/rs8.c **** 	{
 585              		.loc 1 129 8 discriminator 1 view .LVU197
 586 015c 6046     		mov	r0, ip
 587              	.LVL61:
 588              	.L39:
 154:libs/ssdv/rs8.c **** 			{
 589              		.loc 1 154 19 is_stmt 1 discriminator 1 view .LVU198
 154:libs/ssdv/rs8.c **** 			{
 590              		.loc 1 154 4 is_stmt 0 discriminator 1 view .LVU199
 591 015e 0028     		cmp	r0, #0
 592 0160 D6DD     		ble	.L36
 156:libs/ssdv/rs8.c **** 				if(tmp != A0) lambda[j] ^= ALPHA_TO[MODNN(u + tmp)];
 593              		.loc 1 156 5 is_stmt 1 view .LVU200
ARM GAS  /tmp/ccm17Rvl.s 			page 19


 156:libs/ssdv/rs8.c **** 				if(tmp != A0) lambda[j] ^= ALPHA_TO[MODNN(u + tmp)];
 594              		.loc 1 156 29 is_stmt 0 view .LVU201
 595 0162 00F1FF3C 		add	ip, r0, #-1
 156:libs/ssdv/rs8.c **** 				if(tmp != A0) lambda[j] ^= ALPHA_TO[MODNN(u + tmp)];
 596              		.loc 1 156 26 view .LVU202
 597 0166 0CF58C73 		add	r3, ip, #280
 598 016a 6B44     		add	r3, sp, r3
 599 016c 13F8243C 		ldrb	r3, [r3, #-36]	@ zero_extendqisi2
 156:libs/ssdv/rs8.c **** 				if(tmp != A0) lambda[j] ^= ALPHA_TO[MODNN(u + tmp)];
 600              		.loc 1 156 9 view .LVU203
 601 0170 6949     		ldr	r1, .L140
 602 0172 C95C     		ldrb	r1, [r1, r3]	@ zero_extendqisi2
 603              	.LVL62:
 157:libs/ssdv/rs8.c **** 			}
 604              		.loc 1 157 5 is_stmt 1 view .LVU204
 157:libs/ssdv/rs8.c **** 			}
 605              		.loc 1 157 7 is_stmt 0 view .LVU205
 606 0174 FF29     		cmp	r1, #255
 607 0176 F1D0     		beq	.L40
 157:libs/ssdv/rs8.c **** 			}
 608              		.loc 1 157 19 is_stmt 1 discriminator 1 view .LVU206
 157:libs/ssdv/rs8.c **** 			}
 609              		.loc 1 157 41 is_stmt 0 discriminator 1 view .LVU207
 610 0178 D3B2     		uxtb	r3, r2
 611 017a 0B44     		add	r3, r3, r1
 612              	.LVL63:
 613              	.LBB49:
 614              	.LBI46:
  55:libs/ssdv/rs8.c **** {
 615              		.loc 1 55 19 is_stmt 1 discriminator 1 view .LVU208
 616              	.LBB48:
  57:libs/ssdv/rs8.c **** 	{
 617              		.loc 1 57 2 discriminator 1 view .LVU209
  57:libs/ssdv/rs8.c **** 	{
 618              		.loc 1 57 7 is_stmt 0 discriminator 1 view .LVU210
 619 017c E1E7     		b	.L41
 620              	.LVL64:
 621              	.L46:
  57:libs/ssdv/rs8.c **** 	{
 622              		.loc 1 57 7 discriminator 1 view .LVU211
 623              	.LBE48:
 624              	.LBE49:
 164:libs/ssdv/rs8.c **** 	
 625              		.loc 1 164 3 is_stmt 1 discriminator 3 view .LVU212
 164:libs/ssdv/rs8.c **** 	
 626              		.loc 1 164 25 is_stmt 0 discriminator 3 view .LVU213
 627 017e 03F58C72 		add	r2, r3, #280
 628 0182 6A44     		add	r2, sp, r2
 629 0184 12F8241C 		ldrb	r1, [r2, #-36]	@ zero_extendqisi2
 164:libs/ssdv/rs8.c **** 	
 630              		.loc 1 164 18 discriminator 3 view .LVU214
 631 0188 6348     		ldr	r0, .L140
 632 018a 415C     		ldrb	r1, [r0, r1]	@ zero_extendqisi2
 164:libs/ssdv/rs8.c **** 	
 633              		.loc 1 164 8 discriminator 3 view .LVU215
 634 018c 02F8681C 		strb	r1, [r2, #-104]
 163:libs/ssdv/rs8.c **** 		b[i] = INDEX_OF[lambda[i]];
ARM GAS  /tmp/ccm17Rvl.s 			page 20


 635              		.loc 1 163 29 is_stmt 1 discriminator 3 view .LVU216
 163:libs/ssdv/rs8.c **** 		b[i] = INDEX_OF[lambda[i]];
 636              		.loc 1 163 30 is_stmt 0 discriminator 3 view .LVU217
 637 0190 0133     		adds	r3, r3, #1
 638              	.LVL65:
 639              	.L45:
 163:libs/ssdv/rs8.c **** 		b[i] = INDEX_OF[lambda[i]];
 640              		.loc 1 163 13 is_stmt 1 discriminator 1 view .LVU218
 163:libs/ssdv/rs8.c **** 		b[i] = INDEX_OF[lambda[i]];
 641              		.loc 1 163 2 is_stmt 0 discriminator 1 view .LVU219
 642 0192 202B     		cmp	r3, #32
 643 0194 F3DD     		ble	.L46
 170:libs/ssdv/rs8.c **** 	el = no_eras;
 644              		.loc 1 170 4 view .LVU220
 645 0196 D046     		mov	r8, r10
 171:libs/ssdv/rs8.c **** 	while(++r <= NROOTS) /* r is the step number */
 646              		.loc 1 171 5 view .LVU221
 647 0198 D146     		mov	r9, r10
 648 019a 7FE0     		b	.L47
 649              	.LVL66:
 650              	.L33:
 151:libs/ssdv/rs8.c **** 		{
 651              		.loc 1 151 9 discriminator 1 view .LVU222
 652 019c 0023     		movs	r3, #0
 653 019e F8E7     		b	.L45
 654              	.LVL67:
 655              	.L50:
 656              	.LBB50:
 657              	.LBB51:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 658              		.loc 1 59 3 is_stmt 1 view .LVU223
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 659              		.loc 1 59 5 is_stmt 0 view .LVU224
 660 01a0 FF3B     		subs	r3, r3, #255
 661              	.LVL68:
  60:libs/ssdv/rs8.c **** 	}
 662              		.loc 1 60 3 is_stmt 1 view .LVU225
  60:libs/ssdv/rs8.c **** 	}
 663              		.loc 1 60 21 is_stmt 0 view .LVU226
 664 01a2 D9B2     		uxtb	r1, r3
  60:libs/ssdv/rs8.c **** 	}
 665              		.loc 1 60 5 view .LVU227
 666 01a4 01EB2323 		add	r3, r1, r3, asr #8
 667              	.LVL69:
 668              	.L49:
  57:libs/ssdv/rs8.c **** 	{
 669              		.loc 1 57 7 is_stmt 1 view .LVU228
 670 01a8 FE2B     		cmp	r3, #254
 671 01aa F9DC     		bgt	.L50
  62:libs/ssdv/rs8.c **** }
 672              		.loc 1 62 2 view .LVU229
 673              	.LVL70:
  62:libs/ssdv/rs8.c **** }
 674              		.loc 1 62 2 is_stmt 0 view .LVU230
 675              	.LBE51:
 676              	.LBE50:
 180:libs/ssdv/rs8.c **** 			}
ARM GAS  /tmp/ccm17Rvl.s 			page 21


 677              		.loc 1 180 24 view .LVU231
 678 01ac 5B49     		ldr	r1, .L140+4
 679 01ae CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 180:libs/ssdv/rs8.c **** 			}
 680              		.loc 1 180 13 view .LVU232
 681 01b0 5840     		eors	r0, r0, r3
 682              	.LVL71:
 683              	.L48:
 176:libs/ssdv/rs8.c **** 		{
 684              		.loc 1 176 21 is_stmt 1 discriminator 2 view .LVU233
 176:libs/ssdv/rs8.c **** 		{
 685              		.loc 1 176 22 is_stmt 0 discriminator 2 view .LVU234
 686 01b2 0132     		adds	r2, r2, #1
 687              	.LVL72:
 688              	.L67:
 176:libs/ssdv/rs8.c **** 		{
 689              		.loc 1 176 14 is_stmt 1 discriminator 1 view .LVU235
 176:libs/ssdv/rs8.c **** 		{
 690              		.loc 1 176 3 is_stmt 0 discriminator 1 view .LVU236
 691 01b4 4245     		cmp	r2, r8
 692 01b6 14DA     		bge	.L124
 178:libs/ssdv/rs8.c **** 			{
 693              		.loc 1 178 4 is_stmt 1 view .LVU237
 178:libs/ssdv/rs8.c **** 			{
 694              		.loc 1 178 14 is_stmt 0 view .LVU238
 695 01b8 02F58C73 		add	r3, r2, #280
 696 01bc 6B44     		add	r3, sp, r3
 697 01be 13F8241C 		ldrb	r1, [r3, #-36]	@ zero_extendqisi2
 178:libs/ssdv/rs8.c **** 			{
 698              		.loc 1 178 6 view .LVU239
 699 01c2 0029     		cmp	r1, #0
 700 01c4 F5D0     		beq	.L48
 178:libs/ssdv/rs8.c **** 			{
 701              		.loc 1 178 32 discriminator 1 view .LVU240
 702 01c6 A8EB0203 		sub	r3, r8, r2
 178:libs/ssdv/rs8.c **** 			{
 703              		.loc 1 178 29 discriminator 1 view .LVU241
 704 01ca 03F21713 		addw	r3, r3, #279
 705 01ce 6B44     		add	r3, sp, r3
 706 01d0 13F844CC 		ldrb	ip, [r3, #-68]	@ zero_extendqisi2
 178:libs/ssdv/rs8.c **** 			{
 707              		.loc 1 178 24 discriminator 1 view .LVU242
 708 01d4 BCF1FF0F 		cmp	ip, #255
 709 01d8 EBD0     		beq	.L48
 180:libs/ssdv/rs8.c **** 			}
 710              		.loc 1 180 5 is_stmt 1 view .LVU243
 180:libs/ssdv/rs8.c **** 			}
 711              		.loc 1 180 25 is_stmt 0 view .LVU244
 712 01da 4F4B     		ldr	r3, .L140
 713 01dc 5B5C     		ldrb	r3, [r3, r1]	@ zero_extendqisi2
 714 01de 6344     		add	r3, r3, ip
 715              	.LVL73:
 716              	.LBB53:
 717              	.LBI50:
  55:libs/ssdv/rs8.c **** {
 718              		.loc 1 55 19 is_stmt 1 view .LVU245
 719              	.LBB52:
ARM GAS  /tmp/ccm17Rvl.s 			page 22


  57:libs/ssdv/rs8.c **** 	{
 720              		.loc 1 57 2 view .LVU246
  57:libs/ssdv/rs8.c **** 	{
 721              		.loc 1 57 7 is_stmt 0 view .LVU247
 722 01e0 E2E7     		b	.L49
 723              	.LVL74:
 724              	.L124:
  57:libs/ssdv/rs8.c **** 	{
 725              		.loc 1 57 7 view .LVU248
 726              	.LBE52:
 727              	.LBE53:
 183:libs/ssdv/rs8.c **** 		if(discr_r == A0)
 728              		.loc 1 183 3 is_stmt 1 view .LVU249
 183:libs/ssdv/rs8.c **** 		if(discr_r == A0)
 729              		.loc 1 183 11 is_stmt 0 view .LVU250
 730 01e2 4D4B     		ldr	r3, .L140
 731 01e4 1A5C     		ldrb	r2, [r3, r0]	@ zero_extendqisi2
 732              	.LVL75:
 184:libs/ssdv/rs8.c **** 		{
 733              		.loc 1 184 3 is_stmt 1 view .LVU251
 184:libs/ssdv/rs8.c **** 		{
 734              		.loc 1 184 5 is_stmt 0 view .LVU252
 735 01e6 FF2A     		cmp	r2, #255
 736 01e8 05D0     		beq	.L125
 193:libs/ssdv/rs8.c **** 			for(i = 0; i < NROOTS; i++)
 737              		.loc 1 193 4 is_stmt 1 view .LVU253
 193:libs/ssdv/rs8.c **** 			for(i = 0; i < NROOTS; i++)
 738              		.loc 1 193 17 is_stmt 0 view .LVU254
 739 01ea 9DF8F430 		ldrb	r3, [sp, #244]	@ zero_extendqisi2
 193:libs/ssdv/rs8.c **** 			for(i = 0; i < NROOTS; i++)
 740              		.loc 1 193 9 view .LVU255
 741 01ee 8DF88C30 		strb	r3, [sp, #140]
 194:libs/ssdv/rs8.c **** 			{
 742              		.loc 1 194 4 is_stmt 1 view .LVU256
 743              	.LVL76:
 194:libs/ssdv/rs8.c **** 			{
 744              		.loc 1 194 10 is_stmt 0 view .LVU257
 745 01f2 0020     		movs	r0, #0
 194:libs/ssdv/rs8.c **** 			{
 746              		.loc 1 194 4 view .LVU258
 747 01f4 23E0     		b	.L54
 748              	.LVL77:
 749              	.L125:
 187:libs/ssdv/rs8.c **** 			b[0] = A0;
 750              		.loc 1 187 4 is_stmt 1 view .LVU259
 751 01f6 2022     		movs	r2, #32
 752              	.LVL78:
 187:libs/ssdv/rs8.c **** 			b[0] = A0;
 753              		.loc 1 187 4 is_stmt 0 view .LVU260
 754 01f8 2CA9     		add	r1, sp, #176
 755 01fa 0DF1B100 		add	r0, sp, #177
 756              	.LVL79:
 187:libs/ssdv/rs8.c **** 			b[0] = A0;
 757              		.loc 1 187 4 view .LVU261
 758 01fe FFF7FEFF 		bl	memmove
 759              	.LVL80:
 188:libs/ssdv/rs8.c **** 		}
ARM GAS  /tmp/ccm17Rvl.s 			page 23


 760              		.loc 1 188 4 is_stmt 1 view .LVU262
 188:libs/ssdv/rs8.c **** 		}
 761              		.loc 1 188 9 is_stmt 0 view .LVU263
 762 0202 FF23     		movs	r3, #255
 763 0204 8DF8B030 		strb	r3, [sp, #176]
 764 0208 48E0     		b	.L47
 765              	.LVL81:
 766              	.L127:
 197:libs/ssdv/rs8.c **** 				else
 767              		.loc 1 197 6 is_stmt 1 view .LVU264
 197:libs/ssdv/rs8.c **** 				else
 768              		.loc 1 197 26 is_stmt 0 view .LVU265
 769 020a 00F1010C 		add	ip, r0, #1
 197:libs/ssdv/rs8.c **** 				else
 770              		.loc 1 197 23 view .LVU266
 771 020e 0CF58C71 		add	r1, ip, #280
 772 0212 6944     		add	r1, sp, r1
 773 0214 11F824EC 		ldrb	lr, [r1, #-36]	@ zero_extendqisi2
 197:libs/ssdv/rs8.c **** 				else
 774              		.loc 1 197 42 view .LVU267
 775 0218 1344     		add	r3, r3, r2
 776              	.LVL82:
 777              	.LBB54:
 778              	.LBI54:
  55:libs/ssdv/rs8.c **** {
 779              		.loc 1 55 19 is_stmt 1 view .LVU268
 780              	.LBB55:
  57:libs/ssdv/rs8.c **** 	{
 781              		.loc 1 57 2 view .LVU269
  57:libs/ssdv/rs8.c **** 	{
 782              		.loc 1 57 7 is_stmt 0 view .LVU270
 783 021a 03E0     		b	.L56
 784              	.L57:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 785              		.loc 1 59 3 is_stmt 1 view .LVU271
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 786              		.loc 1 59 5 is_stmt 0 view .LVU272
 787 021c FF3B     		subs	r3, r3, #255
 788              	.LVL83:
  60:libs/ssdv/rs8.c **** 	}
 789              		.loc 1 60 3 is_stmt 1 view .LVU273
  60:libs/ssdv/rs8.c **** 	}
 790              		.loc 1 60 21 is_stmt 0 view .LVU274
 791 021e D9B2     		uxtb	r1, r3
  60:libs/ssdv/rs8.c **** 	}
 792              		.loc 1 60 5 view .LVU275
 793 0220 01EB2323 		add	r3, r1, r3, asr #8
 794              	.LVL84:
 795              	.L56:
  57:libs/ssdv/rs8.c **** 	{
 796              		.loc 1 57 7 is_stmt 1 view .LVU276
 797 0224 FE2B     		cmp	r3, #254
 798 0226 F9DC     		bgt	.L57
  62:libs/ssdv/rs8.c **** }
 799              		.loc 1 62 2 view .LVU277
 800              	.LVL85:
  62:libs/ssdv/rs8.c **** }
ARM GAS  /tmp/ccm17Rvl.s 			page 24


 801              		.loc 1 62 2 is_stmt 0 view .LVU278
 802              	.LBE55:
 803              	.LBE54:
 197:libs/ssdv/rs8.c **** 				else
 804              		.loc 1 197 41 view .LVU279
 805 0228 3C49     		ldr	r1, .L140+4
 806 022a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 197:libs/ssdv/rs8.c **** 				else
 807              		.loc 1 197 15 view .LVU280
 808 022c 0CF58C71 		add	r1, ip, #280
 809 0230 0DEB010C 		add	ip, sp, r1
 810 0234 8EEA030E 		eor	lr, lr, r3
 811 0238 0CF88CEC 		strb	lr, [ip, #-140]
 812              	.L58:
 194:libs/ssdv/rs8.c **** 			{
 813              		.loc 1 194 27 is_stmt 1 discriminator 2 view .LVU281
 194:libs/ssdv/rs8.c **** 			{
 814              		.loc 1 194 28 is_stmt 0 discriminator 2 view .LVU282
 815 023c 0130     		adds	r0, r0, #1
 816              	.LVL86:
 817              	.L54:
 194:libs/ssdv/rs8.c **** 			{
 818              		.loc 1 194 15 is_stmt 1 discriminator 1 view .LVU283
 194:libs/ssdv/rs8.c **** 			{
 819              		.loc 1 194 4 is_stmt 0 discriminator 1 view .LVU284
 820 023e 1F28     		cmp	r0, #31
 821 0240 0EDC     		bgt	.L126
 196:libs/ssdv/rs8.c **** 					t[i + 1] = lambda[i + 1] ^ ALPHA_TO[MODNN(discr_r + b[i])];
 822              		.loc 1 196 5 is_stmt 1 view .LVU285
 196:libs/ssdv/rs8.c **** 					t[i + 1] = lambda[i + 1] ^ ALPHA_TO[MODNN(discr_r + b[i])];
 823              		.loc 1 196 9 is_stmt 0 view .LVU286
 824 0242 00F58C73 		add	r3, r0, #280
 825 0246 6B44     		add	r3, sp, r3
 826 0248 13F8683C 		ldrb	r3, [r3, #-104]	@ zero_extendqisi2
 196:libs/ssdv/rs8.c **** 					t[i + 1] = lambda[i + 1] ^ ALPHA_TO[MODNN(discr_r + b[i])];
 827              		.loc 1 196 7 view .LVU287
 828 024c FF2B     		cmp	r3, #255
 829 024e DCD1     		bne	.L127
 199:libs/ssdv/rs8.c **** 			}
 830              		.loc 1 199 6 is_stmt 1 view .LVU288
 199:libs/ssdv/rs8.c **** 			}
 831              		.loc 1 199 23 is_stmt 0 view .LVU289
 832 0250 00F21913 		addw	r3, r0, #281
 833 0254 6B44     		add	r3, sp, r3
 834 0256 13F8241C 		ldrb	r1, [r3, #-36]	@ zero_extendqisi2
 199:libs/ssdv/rs8.c **** 			}
 835              		.loc 1 199 15 view .LVU290
 836 025a 03F88C1C 		strb	r1, [r3, #-140]
 837 025e EDE7     		b	.L58
 838              	.L126:
 202:libs/ssdv/rs8.c **** 			{
 839              		.loc 1 202 4 is_stmt 1 view .LVU291
 202:libs/ssdv/rs8.c **** 			{
 840              		.loc 1 202 19 is_stmt 0 view .LVU292
 841 0260 0AEB0803 		add	r3, r10, r8
 202:libs/ssdv/rs8.c **** 			{
 842              		.loc 1 202 6 view .LVU293
ARM GAS  /tmp/ccm17Rvl.s 			page 25


 843 0264 B3EB490F 		cmp	r3, r9, lsl #1
 844 0268 20DC     		bgt	.L128
 215:libs/ssdv/rs8.c **** 				b[0] = A0;
 845              		.loc 1 215 5 is_stmt 1 view .LVU294
 846 026a 2022     		movs	r2, #32
 847              	.LVL87:
 215:libs/ssdv/rs8.c **** 				b[0] = A0;
 848              		.loc 1 215 5 is_stmt 0 view .LVU295
 849 026c 2CA9     		add	r1, sp, #176
 850 026e 0DF1B100 		add	r0, sp, #177
 851              	.LVL88:
 215:libs/ssdv/rs8.c **** 				b[0] = A0;
 852              		.loc 1 215 5 view .LVU296
 853 0272 FFF7FEFF 		bl	memmove
 854              	.LVL89:
 216:libs/ssdv/rs8.c **** 			}
 855              		.loc 1 216 5 is_stmt 1 view .LVU297
 216:libs/ssdv/rs8.c **** 			}
 856              		.loc 1 216 10 is_stmt 0 view .LVU298
 857 0276 FF23     		movs	r3, #255
 858 0278 8DF8B030 		strb	r3, [sp, #176]
 859              	.L66:
 219:libs/ssdv/rs8.c **** 		}
 860              		.loc 1 219 4 is_stmt 1 view .LVU299
 861 027c 0DF1F40C 		add	ip, sp, #244
 862 0280 0DF18C0E 		add	lr, sp, #140
 863 0284 BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 864 0288 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 865 028c BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 866 0290 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 867 0294 DEF80030 		ldr	r3, [lr]
 868 0298 8CF80030 		strb	r3, [ip]
 869              	.LVL90:
 870              	.L47:
 172:libs/ssdv/rs8.c **** 	{
 871              		.loc 1 172 7 view .LVU300
 872 029c 08F10108 		add	r8, r8, #1
 873              	.LVL91:
 172:libs/ssdv/rs8.c **** 	{
 874              		.loc 1 172 7 is_stmt 0 view .LVU301
 875 02a0 B8F1200F 		cmp	r8, #32
 876 02a4 23DC     		bgt	.L129
 175:libs/ssdv/rs8.c **** 		for(i = 0; i < r; i++)
 877              		.loc 1 175 11 view .LVU302
 878 02a6 0020     		movs	r0, #0
 176:libs/ssdv/rs8.c **** 		{
 879              		.loc 1 176 9 view .LVU303
 880 02a8 0246     		mov	r2, r0
 881 02aa 83E7     		b	.L67
 882              	.LVL92:
 883              	.L128:
 204:libs/ssdv/rs8.c **** 				/*
 884              		.loc 1 204 5 is_stmt 1 view .LVU304
 204:libs/ssdv/rs8.c **** 				/*
 885              		.loc 1 204 8 is_stmt 0 view .LVU305
 886 02ac A3EB0909 		sub	r9, r3, r9
 887              	.LVL93:
ARM GAS  /tmp/ccm17Rvl.s 			page 26


 209:libs/ssdv/rs8.c **** 					b[i] = (lambda[i] == 0) ? A0 : MODNN(INDEX_OF[lambda[i]] - discr_r + NN);
 888              		.loc 1 209 5 is_stmt 1 view .LVU306
 209:libs/ssdv/rs8.c **** 					b[i] = (lambda[i] == 0) ? A0 : MODNN(INDEX_OF[lambda[i]] - discr_r + NN);
 889              		.loc 1 209 11 is_stmt 0 view .LVU307
 890 02b0 0021     		movs	r1, #0
 209:libs/ssdv/rs8.c **** 					b[i] = (lambda[i] == 0) ? A0 : MODNN(INDEX_OF[lambda[i]] - discr_r + NN);
 891              		.loc 1 209 5 view .LVU308
 892 02b2 11E0     		b	.L61
 893              	.LVL94:
 894              	.L130:
 210:libs/ssdv/rs8.c **** 			}
 895              		.loc 1 210 37 discriminator 1 view .LVU309
 896 02b4 1848     		ldr	r0, .L140
 897 02b6 C35C     		ldrb	r3, [r0, r3]	@ zero_extendqisi2
 898 02b8 9B1A     		subs	r3, r3, r2
 899 02ba FF33     		adds	r3, r3, #255
 900              	.LVL95:
 901              	.LBB56:
 902              	.LBI56:
  55:libs/ssdv/rs8.c **** {
 903              		.loc 1 55 19 is_stmt 1 discriminator 1 view .LVU310
 904              	.LBB57:
  57:libs/ssdv/rs8.c **** 	{
 905              		.loc 1 57 2 discriminator 1 view .LVU311
  57:libs/ssdv/rs8.c **** 	{
 906              		.loc 1 57 7 is_stmt 0 discriminator 1 view .LVU312
 907 02bc 03E0     		b	.L63
 908              	.L64:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 909              		.loc 1 59 3 is_stmt 1 view .LVU313
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 910              		.loc 1 59 5 is_stmt 0 view .LVU314
 911 02be FF3B     		subs	r3, r3, #255
 912              	.LVL96:
  60:libs/ssdv/rs8.c **** 	}
 913              		.loc 1 60 3 is_stmt 1 view .LVU315
  60:libs/ssdv/rs8.c **** 	}
 914              		.loc 1 60 21 is_stmt 0 view .LVU316
 915 02c0 D8B2     		uxtb	r0, r3
  60:libs/ssdv/rs8.c **** 	}
 916              		.loc 1 60 5 view .LVU317
 917 02c2 00EB2323 		add	r3, r0, r3, asr #8
 918              	.LVL97:
 919              	.L63:
  57:libs/ssdv/rs8.c **** 	{
 920              		.loc 1 57 7 is_stmt 1 view .LVU318
 921 02c6 FE2B     		cmp	r3, #254
 922 02c8 F9DC     		bgt	.L64
  62:libs/ssdv/rs8.c **** }
 923              		.loc 1 62 2 view .LVU319
 924              	.LVL98:
  62:libs/ssdv/rs8.c **** }
 925              		.loc 1 62 2 is_stmt 0 view .LVU320
 926              	.LBE57:
 927              	.LBE56:
 210:libs/ssdv/rs8.c **** 			}
 928              		.loc 1 210 11 view .LVU321
ARM GAS  /tmp/ccm17Rvl.s 			page 27


 929 02ca DBB2     		uxtb	r3, r3
 930              	.L62:
 210:libs/ssdv/rs8.c **** 			}
 931              		.loc 1 210 11 discriminator 4 view .LVU322
 932 02cc 01F58C70 		add	r0, r1, #280
 933 02d0 6844     		add	r0, sp, r0
 934 02d2 00F8683C 		strb	r3, [r0, #-104]
 209:libs/ssdv/rs8.c **** 					b[i] = (lambda[i] == 0) ? A0 : MODNN(INDEX_OF[lambda[i]] - discr_r + NN);
 935              		.loc 1 209 29 is_stmt 1 discriminator 4 view .LVU323
 209:libs/ssdv/rs8.c **** 					b[i] = (lambda[i] == 0) ? A0 : MODNN(INDEX_OF[lambda[i]] - discr_r + NN);
 936              		.loc 1 209 30 is_stmt 0 discriminator 4 view .LVU324
 937 02d6 0131     		adds	r1, r1, #1
 938              	.LVL99:
 939              	.L61:
 209:libs/ssdv/rs8.c **** 					b[i] = (lambda[i] == 0) ? A0 : MODNN(INDEX_OF[lambda[i]] - discr_r + NN);
 940              		.loc 1 209 16 is_stmt 1 discriminator 2 view .LVU325
 209:libs/ssdv/rs8.c **** 					b[i] = (lambda[i] == 0) ? A0 : MODNN(INDEX_OF[lambda[i]] - discr_r + NN);
 941              		.loc 1 209 5 is_stmt 0 discriminator 2 view .LVU326
 942 02d8 2029     		cmp	r1, #32
 943 02da CFDC     		bgt	.L66
 210:libs/ssdv/rs8.c **** 			}
 944              		.loc 1 210 6 is_stmt 1 view .LVU327
 210:libs/ssdv/rs8.c **** 			}
 945              		.loc 1 210 20 is_stmt 0 view .LVU328
 946 02dc 01F58C73 		add	r3, r1, #280
 947 02e0 6B44     		add	r3, sp, r3
 948 02e2 13F8243C 		ldrb	r3, [r3, #-36]	@ zero_extendqisi2
 210:libs/ssdv/rs8.c **** 			}
 949              		.loc 1 210 11 view .LVU329
 950 02e6 002B     		cmp	r3, #0
 951 02e8 E4D1     		bne	.L130
 952 02ea FF23     		movs	r3, #255
 953 02ec EEE7     		b	.L62
 954              	.LVL100:
 955              	.L129:
 225:libs/ssdv/rs8.c **** 	{
 956              		.loc 1 225 8 view .LVU330
 957 02ee 0023     		movs	r3, #0
 224:libs/ssdv/rs8.c **** 	for(i = 0; i < NROOTS + 1; i++)
 958              		.loc 1 224 13 view .LVU331
 959 02f0 1F46     		mov	r7, r3
 960 02f2 00E0     		b	.L68
 961              	.LVL101:
 962              	.L69:
 225:libs/ssdv/rs8.c **** 	{
 963              		.loc 1 225 29 is_stmt 1 discriminator 2 view .LVU332
 225:libs/ssdv/rs8.c **** 	{
 964              		.loc 1 225 30 is_stmt 0 discriminator 2 view .LVU333
 965 02f4 0133     		adds	r3, r3, #1
 966              	.LVL102:
 967              	.L68:
 225:libs/ssdv/rs8.c **** 	{
 968              		.loc 1 225 13 is_stmt 1 discriminator 1 view .LVU334
 225:libs/ssdv/rs8.c **** 	{
 969              		.loc 1 225 2 is_stmt 0 discriminator 1 view .LVU335
 970 02f6 202B     		cmp	r3, #32
 971 02f8 12DC     		bgt	.L131
ARM GAS  /tmp/ccm17Rvl.s 			page 28


 227:libs/ssdv/rs8.c **** 		if(lambda[i] != A0) deg_lambda = i;
 972              		.loc 1 227 3 is_stmt 1 view .LVU336
 227:libs/ssdv/rs8.c **** 		if(lambda[i] != A0) deg_lambda = i;
 973              		.loc 1 227 30 is_stmt 0 view .LVU337
 974 02fa 03F58C72 		add	r2, r3, #280
 975 02fe 0DEB0201 		add	r1, sp, r2
 976 0302 11F8242C 		ldrb	r2, [r1, #-36]	@ zero_extendqisi2
 227:libs/ssdv/rs8.c **** 		if(lambda[i] != A0) deg_lambda = i;
 977              		.loc 1 227 23 view .LVU338
 978 0306 0448     		ldr	r0, .L140
 979 0308 825C     		ldrb	r2, [r0, r2]	@ zero_extendqisi2
 227:libs/ssdv/rs8.c **** 		if(lambda[i] != A0) deg_lambda = i;
 980              		.loc 1 227 13 view .LVU339
 981 030a 01F8242C 		strb	r2, [r1, #-36]
 228:libs/ssdv/rs8.c **** 	}
 982              		.loc 1 228 3 is_stmt 1 view .LVU340
 228:libs/ssdv/rs8.c **** 	}
 983              		.loc 1 228 5 is_stmt 0 view .LVU341
 984 030e FF2A     		cmp	r2, #255
 985 0310 F0D0     		beq	.L69
 228:libs/ssdv/rs8.c **** 	}
 986              		.loc 1 228 34 view .LVU342
 987 0312 1F46     		mov	r7, r3
 988              	.LVL103:
 228:libs/ssdv/rs8.c **** 	}
 989              		.loc 1 228 34 view .LVU343
 990 0314 EEE7     		b	.L69
 991              	.L141:
 992 0316 00BF     		.align	2
 993              	.L140:
 994 0318 00000000 		.word	.LANCHOR0
 995 031c 00000000 		.word	.LANCHOR2
 996              	.LVL104:
 997              	.L131:
 232:libs/ssdv/rs8.c **** 	count = 0; /* Number of roots of lambda(x) */
 998              		.loc 1 232 2 is_stmt 1 view .LVU344
 999 0320 DDF8F500 		ldr	r0, [sp, #245]	@ unaligned
 1000 0324 DDF8F910 		ldr	r1, [sp, #249]	@ unaligned
 1001 0328 DDF8FD20 		ldr	r2, [sp, #253]	@ unaligned
 1002 032c DDF80131 		ldr	r3, [sp, #257]	@ unaligned
 1003              	.LVL105:
 232:libs/ssdv/rs8.c **** 	count = 0; /* Number of roots of lambda(x) */
 1004              		.loc 1 232 2 is_stmt 0 view .LVU345
 1005 0330 CDF82500 		str	r0, [sp, #37]	@ unaligned
 1006 0334 CDF82910 		str	r1, [sp, #41]	@ unaligned
 1007 0338 CDF82D20 		str	r2, [sp, #45]	@ unaligned
 1008 033c CDF83130 		str	r3, [sp, #49]	@ unaligned
 1009 0340 DDF80501 		ldr	r0, [sp, #261]	@ unaligned
 1010 0344 DDF80911 		ldr	r1, [sp, #265]	@ unaligned
 1011 0348 DDF80D21 		ldr	r2, [sp, #269]	@ unaligned
 1012 034c DDF81131 		ldr	r3, [sp, #273]	@ unaligned
 1013 0350 CDF83500 		str	r0, [sp, #53]	@ unaligned
 1014 0354 CDF83910 		str	r1, [sp, #57]	@ unaligned
 1015 0358 CDF83D20 		str	r2, [sp, #61]	@ unaligned
 1016 035c CDF84130 		str	r3, [sp, #65]	@ unaligned
 233:libs/ssdv/rs8.c **** 	for(i = 1, k = IPRIM - 1; i <= NN; i++, k = MODNN(k + IPRIM))
 1017              		.loc 1 233 2 is_stmt 1 view .LVU346
ARM GAS  /tmp/ccm17Rvl.s 			page 29


 1018              	.LVL106:
 234:libs/ssdv/rs8.c **** 	{
 1019              		.loc 1 234 2 view .LVU347
 233:libs/ssdv/rs8.c **** 	for(i = 1, k = IPRIM - 1; i <= NN; i++, k = MODNN(k + IPRIM))
 1020              		.loc 1 233 8 is_stmt 0 view .LVU348
 1021 0360 0020     		movs	r0, #0
 234:libs/ssdv/rs8.c **** 	{
 1022              		.loc 1 234 15 view .LVU349
 1023 0362 7321     		movs	r1, #115
 234:libs/ssdv/rs8.c **** 	{
 1024              		.loc 1 234 8 view .LVU350
 1025 0364 4FF0010E 		mov	lr, #1
 234:libs/ssdv/rs8.c **** 	{
 1026              		.loc 1 234 2 view .LVU351
 1027 0368 34E0     		b	.L71
 1028              	.LVL107:
 1029              	.L74:
 1030              	.LBB58:
 1031              	.LBB59:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1032              		.loc 1 59 3 is_stmt 1 view .LVU352
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1033              		.loc 1 59 5 is_stmt 0 view .LVU353
 1034 036a FF3B     		subs	r3, r3, #255
 1035              	.LVL108:
  60:libs/ssdv/rs8.c **** 	}
 1036              		.loc 1 60 3 is_stmt 1 view .LVU354
  60:libs/ssdv/rs8.c **** 	}
 1037              		.loc 1 60 21 is_stmt 0 view .LVU355
 1038 036c DAB2     		uxtb	r2, r3
  60:libs/ssdv/rs8.c **** 	}
 1039              		.loc 1 60 5 view .LVU356
 1040 036e 02EB2323 		add	r3, r2, r3, asr #8
 1041              	.LVL109:
 1042              	.L73:
  57:libs/ssdv/rs8.c **** 	{
 1043              		.loc 1 57 7 is_stmt 1 view .LVU357
 1044 0372 FE2B     		cmp	r3, #254
 1045 0374 F9DC     		bgt	.L74
  62:libs/ssdv/rs8.c **** }
 1046              		.loc 1 62 2 view .LVU358
 1047              	.LVL110:
  62:libs/ssdv/rs8.c **** }
 1048              		.loc 1 62 2 is_stmt 0 view .LVU359
 1049              	.LBE59:
 1050              	.LBE58:
 241:libs/ssdv/rs8.c **** 				q ^= ALPHA_TO[reg[j]];
 1051              		.loc 1 241 12 view .LVU360
 1052 0376 DBB2     		uxtb	r3, r3
 1053 0378 0CF58C72 		add	r2, ip, #280
 1054 037c 6A44     		add	r2, sp, r2
 1055 037e 02F8F43C 		strb	r3, [r2, #-244]
 242:libs/ssdv/rs8.c **** 			}
 1056              		.loc 1 242 5 is_stmt 1 view .LVU361
 242:libs/ssdv/rs8.c **** 			}
 1057              		.loc 1 242 18 is_stmt 0 view .LVU362
 1058 0382 774A     		ldr	r2, .L142
ARM GAS  /tmp/ccm17Rvl.s 			page 30


 1059 0384 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 242:libs/ssdv/rs8.c **** 			}
 1060              		.loc 1 242 7 view .LVU363
 1061 0386 83EA0808 		eor	r8, r3, r8
 1062              	.LVL111:
 1063              	.L72:
 237:libs/ssdv/rs8.c **** 		{
 1064              		.loc 1 237 30 is_stmt 1 discriminator 2 view .LVU364
 237:libs/ssdv/rs8.c **** 		{
 1065              		.loc 1 237 31 is_stmt 0 discriminator 2 view .LVU365
 1066 038a 0CF1FF3C 		add	ip, ip, #-1
 1067              	.LVL112:
 1068              	.L80:
 237:libs/ssdv/rs8.c **** 		{
 1069              		.loc 1 237 23 is_stmt 1 discriminator 1 view .LVU366
 237:libs/ssdv/rs8.c **** 		{
 1070              		.loc 1 237 3 is_stmt 0 discriminator 1 view .LVU367
 1071 038e BCF1000F 		cmp	ip, #0
 1072 0392 08DD     		ble	.L132
 239:libs/ssdv/rs8.c **** 			{
 1073              		.loc 1 239 4 is_stmt 1 view .LVU368
 239:libs/ssdv/rs8.c **** 			{
 1074              		.loc 1 239 10 is_stmt 0 view .LVU369
 1075 0394 0CF58C73 		add	r3, ip, #280
 1076 0398 6B44     		add	r3, sp, r3
 1077 039a 13F8F43C 		ldrb	r3, [r3, #-244]	@ zero_extendqisi2
 239:libs/ssdv/rs8.c **** 			{
 1078              		.loc 1 239 6 view .LVU370
 1079 039e FF2B     		cmp	r3, #255
 1080 03a0 F3D0     		beq	.L72
 241:libs/ssdv/rs8.c **** 				q ^= ALPHA_TO[reg[j]];
 1081              		.loc 1 241 5 is_stmt 1 view .LVU371
 241:libs/ssdv/rs8.c **** 				q ^= ALPHA_TO[reg[j]];
 1082              		.loc 1 241 14 is_stmt 0 view .LVU372
 1083 03a2 6344     		add	r3, r3, ip
 1084              	.LVL113:
 1085              	.LBB61:
 1086              	.LBI58:
  55:libs/ssdv/rs8.c **** {
 1087              		.loc 1 55 19 is_stmt 1 view .LVU373
 1088              	.LBB60:
  57:libs/ssdv/rs8.c **** 	{
 1089              		.loc 1 57 2 view .LVU374
  57:libs/ssdv/rs8.c **** 	{
 1090              		.loc 1 57 7 is_stmt 0 view .LVU375
 1091 03a4 E5E7     		b	.L73
 1092              	.LVL114:
 1093              	.L132:
  57:libs/ssdv/rs8.c **** 	{
 1094              		.loc 1 57 7 view .LVU376
 1095              	.LBE60:
 1096              	.LBE61:
 246:libs/ssdv/rs8.c **** 		
 1097              		.loc 1 246 3 is_stmt 1 view .LVU377
 246:libs/ssdv/rs8.c **** 		
 1098              		.loc 1 246 6 is_stmt 0 view .LVU378
 1099 03a6 B8F1000F 		cmp	r8, #0
ARM GAS  /tmp/ccm17Rvl.s 			page 31


 1100 03aa 09D1     		bne	.L76
 249:libs/ssdv/rs8.c **** 		loc[count] = k;
 1101              		.loc 1 249 3 is_stmt 1 view .LVU379
 249:libs/ssdv/rs8.c **** 		loc[count] = k;
 1102              		.loc 1 249 15 is_stmt 0 view .LVU380
 1103 03ac 00F58C73 		add	r3, r0, #280
 1104 03b0 6B44     		add	r3, sp, r3
 1105 03b2 03F8D0EC 		strb	lr, [r3, #-208]
 250:libs/ssdv/rs8.c **** 		/* If we've already found max possible roots,
 1106              		.loc 1 250 3 is_stmt 1 view .LVU381
 250:libs/ssdv/rs8.c **** 		/* If we've already found max possible roots,
 1107              		.loc 1 250 14 is_stmt 0 view .LVU382
 1108 03b6 01AB     		add	r3, sp, #4
 1109 03b8 1954     		strb	r1, [r3, r0]
 254:libs/ssdv/rs8.c **** 	}
 1110              		.loc 1 254 3 is_stmt 1 view .LVU383
 254:libs/ssdv/rs8.c **** 	}
 1111              		.loc 1 254 5 is_stmt 0 view .LVU384
 1112 03ba 0130     		adds	r0, r0, #1
 1113              	.LVL115:
 254:libs/ssdv/rs8.c **** 	}
 1114              		.loc 1 254 5 view .LVU385
 1115 03bc 8742     		cmp	r7, r0
 1116 03be 10D0     		beq	.L77
 1117              	.L76:
 234:libs/ssdv/rs8.c **** 	{
 1118              		.loc 1 234 37 is_stmt 1 discriminator 2 view .LVU386
 234:libs/ssdv/rs8.c **** 	{
 1119              		.loc 1 234 38 is_stmt 0 discriminator 2 view .LVU387
 1120 03c0 0EF1010E 		add	lr, lr, #1
 1121              	.LVL116:
 234:libs/ssdv/rs8.c **** 	{
 1122              		.loc 1 234 46 discriminator 2 view .LVU388
 1123 03c4 7431     		adds	r1, r1, #116
 1124              	.LVL117:
 1125              	.LBB62:
 1126              	.LBI62:
  55:libs/ssdv/rs8.c **** {
 1127              		.loc 1 55 19 is_stmt 1 discriminator 2 view .LVU389
 1128              	.LBB63:
  57:libs/ssdv/rs8.c **** 	{
 1129              		.loc 1 57 2 discriminator 2 view .LVU390
  57:libs/ssdv/rs8.c **** 	{
 1130              		.loc 1 57 7 is_stmt 0 discriminator 2 view .LVU391
 1131 03c6 03E0     		b	.L78
 1132              	.LVL118:
 1133              	.L79:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1134              		.loc 1 59 3 is_stmt 1 view .LVU392
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1135              		.loc 1 59 5 is_stmt 0 view .LVU393
 1136 03c8 FF39     		subs	r1, r1, #255
 1137              	.LVL119:
  60:libs/ssdv/rs8.c **** 	}
 1138              		.loc 1 60 3 is_stmt 1 view .LVU394
  60:libs/ssdv/rs8.c **** 	}
 1139              		.loc 1 60 21 is_stmt 0 view .LVU395
ARM GAS  /tmp/ccm17Rvl.s 			page 32


 1140 03ca CBB2     		uxtb	r3, r1
  60:libs/ssdv/rs8.c **** 	}
 1141              		.loc 1 60 5 view .LVU396
 1142 03cc 03EB2121 		add	r1, r3, r1, asr #8
 1143              	.LVL120:
 1144              	.L78:
  57:libs/ssdv/rs8.c **** 	{
 1145              		.loc 1 57 7 is_stmt 1 view .LVU397
 1146 03d0 FE29     		cmp	r1, #254
 1147 03d2 F9DC     		bgt	.L79
 1148              	.LVL121:
 1149              	.L71:
  57:libs/ssdv/rs8.c **** 	{
 1150              		.loc 1 57 7 is_stmt 0 view .LVU398
 1151              	.LBE63:
 1152              	.LBE62:
 234:libs/ssdv/rs8.c **** 	{
 1153              		.loc 1 234 28 is_stmt 1 discriminator 1 view .LVU399
 234:libs/ssdv/rs8.c **** 	{
 1154              		.loc 1 234 2 is_stmt 0 discriminator 1 view .LVU400
 1155 03d4 BEF1FF0F 		cmp	lr, #255
 1156 03d8 03DC     		bgt	.L77
 237:libs/ssdv/rs8.c **** 		{
 1157              		.loc 1 237 9 view .LVU401
 1158 03da BC46     		mov	ip, r7
 236:libs/ssdv/rs8.c **** 		for(j = deg_lambda; j > 0; j--)
 1159              		.loc 1 236 5 view .LVU402
 1160 03dc 4FF00108 		mov	r8, #1
 1161 03e0 D5E7     		b	.L80
 1162              	.L77:
 257:libs/ssdv/rs8.c **** 	{
 1163              		.loc 1 257 2 is_stmt 1 view .LVU403
 257:libs/ssdv/rs8.c **** 	{
 1164              		.loc 1 257 4 is_stmt 0 view .LVU404
 1165 03e2 8742     		cmp	r7, r0
 1166 03e4 40F0B380 		bne	.L111
 271:libs/ssdv/rs8.c **** 	for(i = 0; i <= deg_omega; i++)
 1167              		.loc 1 271 2 is_stmt 1 view .LVU405
 271:libs/ssdv/rs8.c **** 	for(i = 0; i <= deg_omega; i++)
 1168              		.loc 1 271 12 is_stmt 0 view .LVU406
 1169 03e8 07F1FF39 		add	r9, r7, #-1
 1170              	.LVL122:
 272:libs/ssdv/rs8.c **** 	{
 1171              		.loc 1 272 2 is_stmt 1 view .LVU407
 272:libs/ssdv/rs8.c **** 	{
 1172              		.loc 1 272 8 is_stmt 0 view .LVU408
 1173 03ec 4FF0000C 		mov	ip, #0
 272:libs/ssdv/rs8.c **** 	{
 1174              		.loc 1 272 2 view .LVU409
 1175 03f0 28E0     		b	.L81
 1176              	.LVL123:
 1177              	.L84:
 1178              	.LBB64:
 1179              	.LBB65:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1180              		.loc 1 59 3 is_stmt 1 view .LVU410
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
ARM GAS  /tmp/ccm17Rvl.s 			page 33


 1181              		.loc 1 59 5 is_stmt 0 view .LVU411
 1182 03f2 FF3B     		subs	r3, r3, #255
 1183              	.LVL124:
  60:libs/ssdv/rs8.c **** 	}
 1184              		.loc 1 60 3 is_stmt 1 view .LVU412
  60:libs/ssdv/rs8.c **** 	}
 1185              		.loc 1 60 21 is_stmt 0 view .LVU413
 1186 03f4 D9B2     		uxtb	r1, r3
  60:libs/ssdv/rs8.c **** 	}
 1187              		.loc 1 60 5 view .LVU414
 1188 03f6 01EB2323 		add	r3, r1, r3, asr #8
 1189              	.LVL125:
 1190              	.L83:
  57:libs/ssdv/rs8.c **** 	{
 1191              		.loc 1 57 7 is_stmt 1 view .LVU415
 1192 03fa FE2B     		cmp	r3, #254
 1193 03fc F9DC     		bgt	.L84
  62:libs/ssdv/rs8.c **** }
 1194              		.loc 1 62 2 view .LVU416
 1195              	.LVL126:
  62:libs/ssdv/rs8.c **** }
 1196              		.loc 1 62 2 is_stmt 0 view .LVU417
 1197              	.LBE65:
 1198              	.LBE64:
 278:libs/ssdv/rs8.c **** 		}
 1199              		.loc 1 278 20 view .LVU418
 1200 03fe 5849     		ldr	r1, .L142
 1201 0400 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 278:libs/ssdv/rs8.c **** 		}
 1202              		.loc 1 278 9 view .LVU419
 1203 0402 8EEA030E 		eor	lr, lr, r3
 1204              	.LVL127:
 1205              	.L82:
 275:libs/ssdv/rs8.c **** 		{
 1206              		.loc 1 275 22 is_stmt 1 discriminator 2 view .LVU420
 275:libs/ssdv/rs8.c **** 		{
 1207              		.loc 1 275 23 is_stmt 0 discriminator 2 view .LVU421
 1208 0406 013A     		subs	r2, r2, #1
 1209              	.LVL128:
 1210              	.L86:
 275:libs/ssdv/rs8.c **** 		{
 1211              		.loc 1 275 14 is_stmt 1 discriminator 1 view .LVU422
 275:libs/ssdv/rs8.c **** 		{
 1212              		.loc 1 275 3 is_stmt 0 discriminator 1 view .LVU423
 1213 0408 002A     		cmp	r2, #0
 1214 040a 11DB     		blt	.L133
 277:libs/ssdv/rs8.c **** 				tmp ^= ALPHA_TO[MODNN(s[i - j] + lambda[j])];
 1215              		.loc 1 277 4 is_stmt 1 view .LVU424
 277:libs/ssdv/rs8.c **** 				tmp ^= ALPHA_TO[MODNN(s[i - j] + lambda[j])];
 1216              		.loc 1 277 12 is_stmt 0 view .LVU425
 1217 040c ACEB0203 		sub	r3, ip, r2
 277:libs/ssdv/rs8.c **** 				tmp ^= ALPHA_TO[MODNN(s[i - j] + lambda[j])];
 1218              		.loc 1 277 9 view .LVU426
 1219 0410 03F58C73 		add	r3, r3, #280
 1220 0414 6B44     		add	r3, sp, r3
 1221 0416 13F8443C 		ldrb	r3, [r3, #-68]	@ zero_extendqisi2
 277:libs/ssdv/rs8.c **** 				tmp ^= ALPHA_TO[MODNN(s[i - j] + lambda[j])];
ARM GAS  /tmp/ccm17Rvl.s 			page 34


 1222              		.loc 1 277 6 view .LVU427
 1223 041a FF2B     		cmp	r3, #255
 1224 041c F3D0     		beq	.L82
 277:libs/ssdv/rs8.c **** 				tmp ^= ALPHA_TO[MODNN(s[i - j] + lambda[j])];
 1225              		.loc 1 277 34 discriminator 1 view .LVU428
 1226 041e 02F58C71 		add	r1, r2, #280
 1227 0422 6944     		add	r1, sp, r1
 1228 0424 11F8241C 		ldrb	r1, [r1, #-36]	@ zero_extendqisi2
 277:libs/ssdv/rs8.c **** 				tmp ^= ALPHA_TO[MODNN(s[i - j] + lambda[j])];
 1229              		.loc 1 277 24 discriminator 1 view .LVU429
 1230 0428 FF29     		cmp	r1, #255
 1231 042a ECD0     		beq	.L82
 278:libs/ssdv/rs8.c **** 		}
 1232              		.loc 1 278 5 is_stmt 1 view .LVU430
 278:libs/ssdv/rs8.c **** 		}
 1233              		.loc 1 278 21 is_stmt 0 view .LVU431
 1234 042c 0B44     		add	r3, r3, r1
 1235              	.LVL129:
 1236              	.LBB67:
 1237              	.LBI64:
  55:libs/ssdv/rs8.c **** {
 1238              		.loc 1 55 19 is_stmt 1 view .LVU432
 1239              	.LBB66:
  57:libs/ssdv/rs8.c **** 	{
 1240              		.loc 1 57 2 view .LVU433
  57:libs/ssdv/rs8.c **** 	{
 1241              		.loc 1 57 7 is_stmt 0 view .LVU434
 1242 042e E4E7     		b	.L83
 1243              	.LVL130:
 1244              	.L133:
  57:libs/ssdv/rs8.c **** 	{
 1245              		.loc 1 57 7 view .LVU435
 1246              	.LBE66:
 1247              	.LBE67:
 280:libs/ssdv/rs8.c **** 	}
 1248              		.loc 1 280 3 is_stmt 1 discriminator 2 view .LVU436
 280:libs/ssdv/rs8.c **** 	}
 1249              		.loc 1 280 22 is_stmt 0 discriminator 2 view .LVU437
 1250 0430 4C4B     		ldr	r3, .L142+4
 1251 0432 13F80E20 		ldrb	r2, [r3, lr]	@ zero_extendqisi2
 1252              	.LVL131:
 280:libs/ssdv/rs8.c **** 	}
 1253              		.loc 1 280 12 discriminator 2 view .LVU438
 1254 0436 0CF58C73 		add	r3, ip, #280
 1255 043a 6B44     		add	r3, sp, r3
 1256 043c 03F8B02C 		strb	r2, [r3, #-176]
 272:libs/ssdv/rs8.c **** 	{
 1257              		.loc 1 272 29 is_stmt 1 discriminator 2 view .LVU439
 272:libs/ssdv/rs8.c **** 	{
 1258              		.loc 1 272 30 is_stmt 0 discriminator 2 view .LVU440
 1259 0440 0CF1010C 		add	ip, ip, #1
 1260              	.LVL132:
 1261              	.L81:
 272:libs/ssdv/rs8.c **** 	{
 1262              		.loc 1 272 13 is_stmt 1 discriminator 1 view .LVU441
 272:libs/ssdv/rs8.c **** 	{
 1263              		.loc 1 272 2 is_stmt 0 discriminator 1 view .LVU442
ARM GAS  /tmp/ccm17Rvl.s 			page 35


 1264 0444 CC45     		cmp	ip, r9
 1265 0446 03DC     		bgt	.L134
 275:libs/ssdv/rs8.c **** 		{
 1266              		.loc 1 275 9 view .LVU443
 1267 0448 6246     		mov	r2, ip
 274:libs/ssdv/rs8.c **** 		for(j = i; j >= 0; j--)
 1268              		.loc 1 274 7 view .LVU444
 1269 044a 4FF0000E 		mov	lr, #0
 1270 044e DBE7     		b	.L86
 1271              	.L134:
 287:libs/ssdv/rs8.c **** 	{
 1272              		.loc 1 287 2 is_stmt 1 view .LVU445
 287:libs/ssdv/rs8.c **** 	{
 1273              		.loc 1 287 8 is_stmt 0 view .LVU446
 1274 0450 00F1FF3C 		add	ip, r0, #-1
 1275              	.LVL133:
 287:libs/ssdv/rs8.c **** 	{
 1276              		.loc 1 287 2 view .LVU447
 1277 0454 5BE0     		b	.L87
 1278              	.LVL134:
 1279              	.L136:
 1280              	.LBB68:
 1281              	.LBB69:
  62:libs/ssdv/rs8.c **** }
 1282              		.loc 1 62 2 is_stmt 1 view .LVU448
  62:libs/ssdv/rs8.c **** }
 1283              		.loc 1 62 2 is_stmt 0 view .LVU449
 1284              	.LBE69:
 1285              	.LBE68:
 292:libs/ssdv/rs8.c **** 		}
 1286              		.loc 1 292 39 view .LVU450
 1287 0456 424A     		ldr	r2, .L142
 1288 0458 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 292:libs/ssdv/rs8.c **** 		}
 1289              		.loc 1 292 28 view .LVU451
 1290 045a 5940     		eors	r1, r1, r3
 1291              	.LVL135:
 1292              	.L88:
 290:libs/ssdv/rs8.c **** 		{
 1293              		.loc 1 290 30 is_stmt 1 discriminator 2 view .LVU452
 290:libs/ssdv/rs8.c **** 		{
 1294              		.loc 1 290 31 is_stmt 0 discriminator 2 view .LVU453
 1295 045c 0EF1FF3E 		add	lr, lr, #-1
 1296              	.LVL136:
 1297              	.L102:
 290:libs/ssdv/rs8.c **** 		{
 1298              		.loc 1 290 22 is_stmt 1 discriminator 1 view .LVU454
 290:libs/ssdv/rs8.c **** 		{
 1299              		.loc 1 290 3 is_stmt 0 discriminator 1 view .LVU455
 1300 0460 BEF1000F 		cmp	lr, #0
 1301 0464 14DB     		blt	.L135
 292:libs/ssdv/rs8.c **** 		}
 1302              		.loc 1 292 4 is_stmt 1 view .LVU456
 292:libs/ssdv/rs8.c **** 		}
 1303              		.loc 1 292 12 is_stmt 0 view .LVU457
 1304 0466 0EF58C73 		add	r3, lr, #280
 1305 046a 6B44     		add	r3, sp, r3
ARM GAS  /tmp/ccm17Rvl.s 			page 36


 1306 046c 13F8B03C 		ldrb	r3, [r3, #-176]	@ zero_extendqisi2
 292:libs/ssdv/rs8.c **** 		}
 1307              		.loc 1 292 6 view .LVU458
 1308 0470 FF2B     		cmp	r3, #255
 1309 0472 F3D0     		beq	.L88
 292:libs/ssdv/rs8.c **** 		}
 1310              		.loc 1 292 23 is_stmt 1 discriminator 1 view .LVU459
 292:libs/ssdv/rs8.c **** 		}
 1311              		.loc 1 292 40 is_stmt 0 discriminator 1 view .LVU460
 1312 0474 0CF58C72 		add	r2, ip, #280
 1313 0478 6A44     		add	r2, sp, r2
 1314 047a 12F8D02C 		ldrb	r2, [r2, #-208]	@ zero_extendqisi2
 1315 047e 0EFB0233 		mla	r3, lr, r2, r3
 1316              	.LVL137:
 1317              	.LBB71:
 1318              	.LBI68:
  55:libs/ssdv/rs8.c **** {
 1319              		.loc 1 55 19 is_stmt 1 discriminator 1 view .LVU461
 1320              	.LBB70:
  57:libs/ssdv/rs8.c **** 	{
 1321              		.loc 1 57 2 discriminator 1 view .LVU462
 1322              	.L89:
  57:libs/ssdv/rs8.c **** 	{
 1323              		.loc 1 57 7 view .LVU463
 1324 0482 FE2B     		cmp	r3, #254
 1325 0484 E7DD     		ble	.L136
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1326              		.loc 1 59 3 view .LVU464
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1327              		.loc 1 59 5 is_stmt 0 view .LVU465
 1328 0486 FF3B     		subs	r3, r3, #255
 1329              	.LVL138:
  60:libs/ssdv/rs8.c **** 	}
 1330              		.loc 1 60 3 is_stmt 1 view .LVU466
  60:libs/ssdv/rs8.c **** 	}
 1331              		.loc 1 60 21 is_stmt 0 view .LVU467
 1332 0488 DAB2     		uxtb	r2, r3
  60:libs/ssdv/rs8.c **** 	}
 1333              		.loc 1 60 5 view .LVU468
 1334 048a 02EB2323 		add	r3, r2, r3, asr #8
 1335              	.LVL139:
  60:libs/ssdv/rs8.c **** 	}
 1336              		.loc 1 60 5 view .LVU469
 1337 048e F8E7     		b	.L89
 1338              	.LVL140:
 1339              	.L135:
  60:libs/ssdv/rs8.c **** 	}
 1340              		.loc 1 60 5 view .LVU470
 1341              	.LBE70:
 1342              	.LBE71:
 294:libs/ssdv/rs8.c **** 		den = 0;
 1343              		.loc 1 294 3 is_stmt 1 view .LVU471
 294:libs/ssdv/rs8.c **** 		den = 0;
 1344              		.loc 1 294 19 is_stmt 0 view .LVU472
 1345 0490 0CF58C73 		add	r3, ip, #280
 1346 0494 6B44     		add	r3, sp, r3
 1347 0496 13F8D08C 		ldrb	r8, [r3, #-208]	@ zero_extendqisi2
ARM GAS  /tmp/ccm17Rvl.s 			page 37


 1348 049a C8EBC803 		rsb	r3, r8, r8, lsl #3
 1349 049e C8EB0313 		rsb	r3, r8, r3, lsl #4
 1350 04a2 FF33     		adds	r3, r3, #255
 1351              	.LVL141:
 1352              	.LBB72:
 1353              	.LBI72:
  55:libs/ssdv/rs8.c **** {
 1354              		.loc 1 55 19 is_stmt 1 view .LVU473
 1355              	.LBB73:
  57:libs/ssdv/rs8.c **** 	{
 1356              		.loc 1 57 2 view .LVU474
  57:libs/ssdv/rs8.c **** 	{
 1357              		.loc 1 57 7 is_stmt 0 view .LVU475
 1358 04a4 03E0     		b	.L92
 1359              	.L93:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1360              		.loc 1 59 3 is_stmt 1 view .LVU476
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1361              		.loc 1 59 5 is_stmt 0 view .LVU477
 1362 04a6 FF3B     		subs	r3, r3, #255
 1363              	.LVL142:
  60:libs/ssdv/rs8.c **** 	}
 1364              		.loc 1 60 3 is_stmt 1 view .LVU478
  60:libs/ssdv/rs8.c **** 	}
 1365              		.loc 1 60 21 is_stmt 0 view .LVU479
 1366 04a8 DAB2     		uxtb	r2, r3
  60:libs/ssdv/rs8.c **** 	}
 1367              		.loc 1 60 5 view .LVU480
 1368 04aa 02EB2323 		add	r3, r2, r3, asr #8
 1369              	.LVL143:
 1370              	.L92:
  57:libs/ssdv/rs8.c **** 	{
 1371              		.loc 1 57 7 is_stmt 1 view .LVU481
 1372 04ae FE2B     		cmp	r3, #254
 1373 04b0 F9DC     		bgt	.L93
  62:libs/ssdv/rs8.c **** }
 1374              		.loc 1 62 2 view .LVU482
 1375              	.LVL144:
  62:libs/ssdv/rs8.c **** }
 1376              		.loc 1 62 2 is_stmt 0 view .LVU483
 1377              	.LBE73:
 1378              	.LBE72:
 294:libs/ssdv/rs8.c **** 		den = 0;
 1379              		.loc 1 294 8 view .LVU484
 1380 04b2 2B4A     		ldr	r2, .L142
 1381 04b4 12F803A0 		ldrb	r10, [r2, r3]	@ zero_extendqisi2
 1382              	.LVL145:
 295:libs/ssdv/rs8.c **** 		
 1383              		.loc 1 295 3 is_stmt 1 view .LVU485
 298:libs/ssdv/rs8.c **** 		{
 1384              		.loc 1 298 3 view .LVU486
 298:libs/ssdv/rs8.c **** 		{
 1385              		.loc 1 298 11 is_stmt 0 view .LVU487
 1386 04b8 3A46     		mov	r2, r7
 1387 04ba 1F2F     		cmp	r7, #31
 1388 04bc A8BF     		it	ge
 1389 04be 1F22     		movge	r2, #31
ARM GAS  /tmp/ccm17Rvl.s 			page 38


 298:libs/ssdv/rs8.c **** 		{
 1390              		.loc 1 298 9 view .LVU488
 1391 04c0 22F00102 		bic	r2, r2, #1
 1392              	.LVL146:
 295:libs/ssdv/rs8.c **** 		
 1393              		.loc 1 295 7 view .LVU489
 1394 04c4 4FF0000E 		mov	lr, #0
 298:libs/ssdv/rs8.c **** 		{
 1395              		.loc 1 298 3 view .LVU490
 1396 04c8 06E0     		b	.L94
 1397              	.LVL147:
 1398              	.L138:
 1399              	.LBB74:
 1400              	.LBB75:
  62:libs/ssdv/rs8.c **** }
 1401              		.loc 1 62 2 is_stmt 1 view .LVU491
  62:libs/ssdv/rs8.c **** }
 1402              		.loc 1 62 2 is_stmt 0 view .LVU492
 1403              	.LBE75:
 1404              	.LBE74:
 300:libs/ssdv/rs8.c **** 		}
 1405              		.loc 1 300 43 view .LVU493
 1406 04ca DFF894B0 		ldr	fp, .L142
 1407 04ce 1BF80330 		ldrb	r3, [fp, r3]	@ zero_extendqisi2
 300:libs/ssdv/rs8.c **** 		}
 1408              		.loc 1 300 32 view .LVU494
 1409 04d2 8EEA030E 		eor	lr, lr, r3
 1410              	.LVL148:
 1411              	.L95:
 298:libs/ssdv/rs8.c **** 		{
 1412              		.loc 1 298 53 is_stmt 1 discriminator 2 view .LVU495
 298:libs/ssdv/rs8.c **** 		{
 1413              		.loc 1 298 55 is_stmt 0 discriminator 2 view .LVU496
 1414 04d6 023A     		subs	r2, r2, #2
 1415              	.LVL149:
 1416              	.L94:
 298:libs/ssdv/rs8.c **** 		{
 1417              		.loc 1 298 45 is_stmt 1 discriminator 1 view .LVU497
 298:libs/ssdv/rs8.c **** 		{
 1418              		.loc 1 298 3 is_stmt 0 discriminator 1 view .LVU498
 1419 04d8 002A     		cmp	r2, #0
 1420 04da 10DB     		blt	.L137
 300:libs/ssdv/rs8.c **** 		}
 1421              		.loc 1 300 4 is_stmt 1 view .LVU499
 300:libs/ssdv/rs8.c **** 		}
 1422              		.loc 1 300 13 is_stmt 0 view .LVU500
 1423 04dc 02F21913 		addw	r3, r2, #281
 1424 04e0 6B44     		add	r3, sp, r3
 1425 04e2 13F8243C 		ldrb	r3, [r3, #-36]	@ zero_extendqisi2
 300:libs/ssdv/rs8.c **** 		}
 1426              		.loc 1 300 6 view .LVU501
 1427 04e6 FF2B     		cmp	r3, #255
 1428 04e8 F5D0     		beq	.L95
 300:libs/ssdv/rs8.c **** 		}
 1429              		.loc 1 300 28 is_stmt 1 discriminator 1 view .LVU502
 300:libs/ssdv/rs8.c **** 		}
 1430              		.loc 1 300 44 is_stmt 0 discriminator 1 view .LVU503
ARM GAS  /tmp/ccm17Rvl.s 			page 39


 1431 04ea 02FB0833 		mla	r3, r2, r8, r3
 1432              	.LVL150:
 1433              	.LBB77:
 1434              	.LBI74:
  55:libs/ssdv/rs8.c **** {
 1435              		.loc 1 55 19 is_stmt 1 discriminator 1 view .LVU504
 1436              	.LBB76:
  57:libs/ssdv/rs8.c **** 	{
 1437              		.loc 1 57 2 discriminator 1 view .LVU505
 1438              	.L96:
  57:libs/ssdv/rs8.c **** 	{
 1439              		.loc 1 57 7 view .LVU506
 1440 04ee FE2B     		cmp	r3, #254
 1441 04f0 EBDD     		ble	.L138
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1442              		.loc 1 59 3 view .LVU507
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1443              		.loc 1 59 5 is_stmt 0 view .LVU508
 1444 04f2 FF3B     		subs	r3, r3, #255
 1445              	.LVL151:
  60:libs/ssdv/rs8.c **** 	}
 1446              		.loc 1 60 3 is_stmt 1 view .LVU509
  60:libs/ssdv/rs8.c **** 	}
 1447              		.loc 1 60 21 is_stmt 0 view .LVU510
 1448 04f4 5FFA83FB 		uxtb	fp, r3
  60:libs/ssdv/rs8.c **** 	}
 1449              		.loc 1 60 5 view .LVU511
 1450 04f8 0BEB2323 		add	r3, fp, r3, asr #8
 1451              	.LVL152:
  60:libs/ssdv/rs8.c **** 	}
 1452              		.loc 1 60 5 view .LVU512
 1453 04fc F7E7     		b	.L96
 1454              	.LVL153:
 1455              	.L137:
  60:libs/ssdv/rs8.c **** 	}
 1456              		.loc 1 60 5 view .LVU513
 1457              	.LBE76:
 1458              	.LBE77:
 304:libs/ssdv/rs8.c **** 		{
 1459              		.loc 1 304 3 is_stmt 1 view .LVU514
 304:libs/ssdv/rs8.c **** 		{
 1460              		.loc 1 304 5 is_stmt 0 view .LVU515
 1461 04fe 21B1     		cbz	r1, .L99
 304:libs/ssdv/rs8.c **** 		{
 1462              		.loc 1 304 22 discriminator 1 view .LVU516
 1463 0500 01AB     		add	r3, sp, #4
 1464 0502 13F80C20 		ldrb	r2, [r3, ip]	@ zero_extendqisi2
 1465              	.LVL154:
 304:libs/ssdv/rs8.c **** 		{
 1466              		.loc 1 304 16 discriminator 1 view .LVU517
 1467 0506 AA42     		cmp	r2, r5
 1468 0508 08DA     		bge	.L139
 1469              	.LVL155:
 1470              	.L99:
 287:libs/ssdv/rs8.c **** 	{
 1471              		.loc 1 287 29 is_stmt 1 discriminator 2 view .LVU518
 287:libs/ssdv/rs8.c **** 	{
ARM GAS  /tmp/ccm17Rvl.s 			page 40


 1472              		.loc 1 287 30 is_stmt 0 discriminator 2 view .LVU519
 1473 050a 0CF1FF3C 		add	ip, ip, #-1
 1474              	.LVL156:
 1475              	.L87:
 287:libs/ssdv/rs8.c **** 	{
 1476              		.loc 1 287 21 is_stmt 1 discriminator 1 view .LVU520
 287:libs/ssdv/rs8.c **** 	{
 1477              		.loc 1 287 2 is_stmt 0 discriminator 1 view .LVU521
 1478 050e BCF1000F 		cmp	ip, #0
 1479 0512 FFF6D0AD 		blt	.L32
 290:libs/ssdv/rs8.c **** 		{
 1480              		.loc 1 290 9 view .LVU522
 1481 0516 CE46     		mov	lr, r9
 289:libs/ssdv/rs8.c **** 		for(i = deg_omega; i >= 0; i--)
 1482              		.loc 1 289 8 view .LVU523
 1483 0518 0021     		movs	r1, #0
 1484 051a A1E7     		b	.L102
 1485              	.LVL157:
 1486              	.L139:
 306:libs/ssdv/rs8.c **** 		}
 1487              		.loc 1 306 4 is_stmt 1 view .LVU524
 306:libs/ssdv/rs8.c **** 		}
 1488              		.loc 1 306 35 is_stmt 0 view .LVU525
 1489 051c DFF84480 		ldr	r8, .L142+4
 1490 0520 18F80130 		ldrb	r3, [r8, r1]	@ zero_extendqisi2
 1491 0524 18F80A10 		ldrb	r1, [r8, r10]	@ zero_extendqisi2
 1492              	.LVL158:
 306:libs/ssdv/rs8.c **** 		}
 1493              		.loc 1 306 35 view .LVU526
 1494 0528 0B44     		add	r3, r3, r1
 1495 052a FF33     		adds	r3, r3, #255
 1496 052c 18F80E10 		ldrb	r1, [r8, lr]	@ zero_extendqisi2
 1497 0530 5B1A     		subs	r3, r3, r1
 1498              	.LVL159:
 1499              	.LBB78:
 1500              	.LBI78:
  55:libs/ssdv/rs8.c **** {
 1501              		.loc 1 55 19 is_stmt 1 view .LVU527
 1502              	.LBB79:
  57:libs/ssdv/rs8.c **** 	{
 1503              		.loc 1 57 2 view .LVU528
  57:libs/ssdv/rs8.c **** 	{
 1504              		.loc 1 57 7 is_stmt 0 view .LVU529
 1505 0532 03E0     		b	.L100
 1506              	.L101:
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1507              		.loc 1 59 3 is_stmt 1 view .LVU530
  59:libs/ssdv/rs8.c **** 		x = (x >> 8) + (x & 255);
 1508              		.loc 1 59 5 is_stmt 0 view .LVU531
 1509 0534 FF3B     		subs	r3, r3, #255
 1510              	.LVL160:
  60:libs/ssdv/rs8.c **** 	}
 1511              		.loc 1 60 3 is_stmt 1 view .LVU532
  60:libs/ssdv/rs8.c **** 	}
 1512              		.loc 1 60 21 is_stmt 0 view .LVU533
 1513 0536 D9B2     		uxtb	r1, r3
  60:libs/ssdv/rs8.c **** 	}
ARM GAS  /tmp/ccm17Rvl.s 			page 41


 1514              		.loc 1 60 5 view .LVU534
 1515 0538 01EB2323 		add	r3, r1, r3, asr #8
 1516              	.LVL161:
 1517              	.L100:
  57:libs/ssdv/rs8.c **** 	{
 1518              		.loc 1 57 7 is_stmt 1 view .LVU535
 1519 053c FE2B     		cmp	r3, #254
 1520 053e F9DC     		bgt	.L101
  62:libs/ssdv/rs8.c **** }
 1521              		.loc 1 62 2 view .LVU536
 1522              	.LVL162:
  62:libs/ssdv/rs8.c **** }
 1523              		.loc 1 62 2 is_stmt 0 view .LVU537
 1524              	.LBE79:
 1525              	.LBE78:
 306:libs/ssdv/rs8.c **** 		}
 1526              		.loc 1 306 34 view .LVU538
 1527 0540 0749     		ldr	r1, .L142
 1528 0542 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 306:libs/ssdv/rs8.c **** 		}
 1529              		.loc 1 306 23 view .LVU539
 1530 0544 521B     		subs	r2, r2, r5
 1531 0546 A15C     		ldrb	r1, [r4, r2]	@ zero_extendqisi2
 1532 0548 4B40     		eors	r3, r3, r1
 1533 054a A354     		strb	r3, [r4, r2]
 1534 054c DDE7     		b	.L99
 1535              	.LVL163:
 1536              	.L111:
 263:libs/ssdv/rs8.c **** 		goto finish;
 1537              		.loc 1 263 9 view .LVU540
 1538 054e 4FF0FF30 		mov	r0, #-1
 1539              	.LVL164:
 263:libs/ssdv/rs8.c **** 		goto finish;
 1540              		.loc 1 263 9 view .LVU541
 1541 0552 B0E5     		b	.L32
 1542              	.LVL165:
 1543              	.L105:
 1544              	.LCFI3:
 1545              		.cfi_def_cfa_offset 0
 1546              		.cfi_restore 4
 1547              		.cfi_restore 5
 1548              		.cfi_restore 6
 1549              		.cfi_restore 7
 1550              		.cfi_restore 8
 1551              		.cfi_restore 9
 1552              		.cfi_restore 10
 1553              		.cfi_restore 11
 1554              		.cfi_restore 14
 113:libs/ssdv/rs8.c **** 	
 1555              		.loc 1 113 33 view .LVU542
 1556 0554 4FF0FF30 		mov	r0, #-1
 1557              	.LVL166:
 314:libs/ssdv/rs8.c **** 	}
 315:libs/ssdv/rs8.c **** 	
 316:libs/ssdv/rs8.c **** 	return(count);
 317:libs/ssdv/rs8.c **** }
 1558              		.loc 1 317 1 view .LVU543
ARM GAS  /tmp/ccm17Rvl.s 			page 42


 1559 0558 7047     		bx	lr
 1560              	.LVL167:
 1561              	.L19:
 1562              	.LCFI4:
 1563              		.cfi_def_cfa_offset 320
 1564              		.cfi_offset 4, -36
 1565              		.cfi_offset 5, -32
 1566              		.cfi_offset 6, -28
 1567              		.cfi_offset 7, -24
 1568              		.cfi_offset 8, -20
 1569              		.cfi_offset 9, -16
 1570              		.cfi_offset 10, -12
 1571              		.cfi_offset 11, -8
 1572              		.cfi_offset 14, -4
 1573              		.loc 1 317 1 view .LVU544
 1574 055a 47B0     		add	sp, sp, #284
 1575              	.LCFI5:
 1576              		.cfi_def_cfa_offset 36
 1577              		@ sp needed
 1578 055c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1579              	.LVL168:
 1580              	.L143:
 1581              		.loc 1 317 1 view .LVU545
 1582              		.align	2
 1583              	.L142:
 1584 0560 00000000 		.word	.LANCHOR2
 1585 0564 00000000 		.word	.LANCHOR0
 1586              		.cfi_endproc
 1587              	.LFE2:
 1589              		.section	.rodata.ALPHA_TO,"a"
 1590              		.align	2
 1591              		.set	.LANCHOR2,. + 0
 1594              	ALPHA_TO:
 1595 0000 01020408 		.ascii	"\001\002\004\010\020 @\200\207\211\225\255\335=z\364"
 1595      10204080 
 1595      878995AD 
 1595      DD3D7AF4 
 1596 0010 6FDE3B76 		.ascii	"o\336;v\354_\276\373q\342C\206\213\221\245\315\035:"
 1596      EC5FBEFB 
 1596      71E24386 
 1596      8B91A5CD 
 1596      1D3A
 1597 0022 74E857AE 		.ascii	"t\350W\256\3331b\304\017\036<x\360g\316\0336l\3307n"
 1597      DB3162C4 
 1597      0F1E3C78 
 1597      F067CE1B 
 1597      366CD837 
 1598 0037 DC3F7EFC 		.ascii	"\334?~\374\177\376{\366k\326+V\254\3379r\344O\236\273"
 1598      7FFE7BF6 
 1598      6BD62B56 
 1598      ACDF3972 
 1598      E44F9EBB 
 1599 004b F165CA13 		.ascii	"\361e\312\023&L\230\267\351U\252\323!B\204\217\231\265"
 1599      264C98B7 
 1599      E955AAD3 
 1599      2142848F 
 1599      99B5
ARM GAS  /tmp/ccm17Rvl.s 			page 43


 1600 005d ED5DBAF3 		.ascii	"\355]\272\363a\302\003\006\014\0300`\300\007\016\034"
 1600      61C20306 
 1600      0C183060 
 1600      C0070E1C 
 1601 006d 3870E047 		.ascii	"8p\340G\216\233\261\345M\232\263\341E\212\223\241\305"
 1601      8E9BB1E5 
 1601      4D9AB3E1 
 1601      458A93A1 
 1601      C5
 1602 007e 0D1A3468 		.ascii	"\015\0324h\320'N\234\277\371u\352S\246\313\021\"D\210"
 1602      D0274E9C 
 1602      BFF975EA 
 1602      53A6CB11 
 1602      224488
 1603 0091 97A9D52D 		.ascii	"\227\251\325-Z\264\357Y\262\343A\202\203\201\205\215"
 1603      5AB4EF59 
 1603      B2E34182 
 1603      8381858D 
 1604 00a1 9DBDFD7D 		.ascii	"\235\275\375}\372s\346K\226\253\321%J\224\257\3315j"
 1604      FA73E64B 
 1604      96ABD125 
 1604      4A94AFD9 
 1604      356A
 1605 00b3 D42F5EBC 		.ascii	"\324/^\274\377y\362c\306\013\026,X\260\347I\222\243"
 1605      FF79F263 
 1605      C60B162C 
 1605      58B0E749 
 1605      92A3
 1606 00c5 C1050A14 		.ascii	"\301\005\012\024(P\240\307\011\022$H\220\247\311\025"
 1606      2850A0C7 
 1606      09122448 
 1606      90A7C915 
 1607 00d5 2A54A8D7 		.ascii	"*T\250\327)R\244\317\0312d\310\027.\\\270\367i\322#"
 1607      2952A4CF 
 1607      193264C8 
 1607      172E5CB8 
 1607      F769D223 
 1608 00e9 468C9FB9 		.ascii	"F\214\237\271\365m\3323f\314\037>|\370w\356[\266\353"
 1608      F56DDA33 
 1608      66CC1F3E 
 1608      7CF877EE 
 1608      5BB6EB
 1609 00fc 51A2C300 		.ascii	"Q\242\303\000"
 1610              		.section	.rodata.GENPOLY,"a"
 1611              		.align	2
 1612              		.set	.LANCHOR1,. + 0
 1615              	GENPOLY:
 1616 0000 00F93B42 		.ascii	"\000\371;B\004+~\373a\036\003\3252B\252\005\030\005"
 1616      042B7EFB 
 1616      611E03D5 
 1616      3242AA05 
 1616      1805
 1617 0012 AA4232D5 		.ascii	"\252B2\325\003\036a\373~+\004B;\371\000"
 1617      031E61FB 
 1617      7E2B0442 
 1617      3BF900
 1618              		.section	.rodata.INDEX_OF,"a"
ARM GAS  /tmp/ccm17Rvl.s 			page 44


 1619              		.align	2
 1620              		.set	.LANCHOR0,. + 0
 1623              	INDEX_OF:
 1624 0000 FF000163 		.ascii	"\377\000\001c\002\306dj\003\315\307\274e~k*\004\215"
 1624      02C6646A 
 1624      03CDC7BC 
 1624      657E6B2A 
 1624      048D
 1625 0012 CE4EC8D4 		.ascii	"\316N\310\324\275\341f\335\1771l +\363\005W\216\350"
 1625      BDE166DD 
 1625      7F316C20 
 1625      2BF30557 
 1625      8EE8
 1626 0024 CFAC4F83 		.ascii	"\317\254O\203\311\331\325A\276\224\342\264g'\336\360"
 1626      C9D9D541 
 1626      BE94E2B4 
 1626      6727DEF0 
 1627 0034 80B13235 		.ascii	"\200\26125mE!\022,\015\3648\006\233X\032\217y\351p\320"
 1627      6D452112 
 1627      2C0DF438 
 1627      069B581A 
 1627      8F79E970 
 1628 0049 C2ADA850 		.ascii	"\302\255\250Pu\204H\312\374\332\212\326TB$\277\230\225"
 1628      758448CA 
 1628      FCDA8AD6 
 1628      544224BF 
 1628      9895
 1629 005b F9E35EB5 		.ascii	"\371\343^\265\025ha(\272\337L\361/\201\346\262?3\356"
 1629      15686128 
 1629      BADF4CF1 
 1629      2F81E6B2 
 1629      3F33EE
 1630 006e 36106E18 		.ascii	"6\020n\030F\246\"\210\023\367-\270\016=\365\2449;\007"
 1630      46A62288 
 1630      13F72DB8 
 1630      0E3DF5A4 
 1630      393B07
 1631 0081 9E9C9D59 		.ascii	"\236\234\235Y\237\033\010\220\011z\034\352\240qZ\321"
 1631      9F1B0890 
 1631      097A1CEA 
 1631      A0715AD1 
 1632 0091 1DC37BAE 		.ascii	"\035\303{\256\012\251\221Q[vr\205\241I\353\313|\375"
 1632      0AA99151 
 1632      5B767285 
 1632      A149EBCB 
 1632      7CFD
 1633 00a3 C4DB1E8B 		.ascii	"\304\333\036\213\322\327\222U\252C\013%\257\300s\231"
 1633      D2D79255 
 1633      AA430B25 
 1633      AFC07399 
 1634 00b3 77965CFA 		.ascii	"w\226\\\372R\344\354_J\266\242\026\206i\305b\376)}\273"
 1634      52E4EC5F 
 1634      4AB6A216 
 1634      8669C562 
 1634      FE297DBB 
 1635 00c7 CCE0D34D 		.ascii	"\314\340\323M\214\362\0370\334\202\253\347V\263\223"
 1635      8CF21F30 
ARM GAS  /tmp/ccm17Rvl.s 			page 45


 1635      DC82ABE7 
 1635      56B393
 1636 00d6 40D834B0 		.ascii	"@\3304\260\357&7\014\021Dox\031\232Gt\247\301#S\211"
 1636      EF26370C 
 1636      11446F78 
 1636      199A4774 
 1636      A7C12353 
 1637 00eb FB145DF8 		.ascii	"\373\024]\370\227.K\271`\017\355>\345\366\207\245\027"
 1637      972E4BB9 
 1637      600FED3E 
 1637      E5F687A5 
 1637      17
 1638 00fc 3AA33CB7 		.ascii	":\243<\267"
 1639              		.text
 1640              	.Letext0:
 1641              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1642              		.file 3 "<built-in>"
 1643              		.file 4 "/usr/include/newlib/string.h"
ARM GAS  /tmp/ccm17Rvl.s 			page 46


DEFINED SYMBOLS
                            *ABS*:0000000000000000 rs8.c
     /tmp/ccm17Rvl.s:16     .text.encode_rs_8:0000000000000000 $t
     /tmp/ccm17Rvl.s:24     .text.encode_rs_8:0000000000000000 encode_rs_8
     /tmp/ccm17Rvl.s:207    .text.encode_rs_8:0000000000000088 $d
     /tmp/ccm17Rvl.s:214    .text.decode_rs_8:0000000000000000 $t
     /tmp/ccm17Rvl.s:221    .text.decode_rs_8:0000000000000000 decode_rs_8
     /tmp/ccm17Rvl.s:994    .text.decode_rs_8:0000000000000318 $d
     /tmp/ccm17Rvl.s:999    .text.decode_rs_8:0000000000000320 $t
     /tmp/ccm17Rvl.s:1584   .text.decode_rs_8:0000000000000560 $d
     /tmp/ccm17Rvl.s:1590   .rodata.ALPHA_TO:0000000000000000 $d
     /tmp/ccm17Rvl.s:1594   .rodata.ALPHA_TO:0000000000000000 ALPHA_TO
     /tmp/ccm17Rvl.s:1611   .rodata.GENPOLY:0000000000000000 $d
     /tmp/ccm17Rvl.s:1615   .rodata.GENPOLY:0000000000000000 GENPOLY
     /tmp/ccm17Rvl.s:1619   .rodata.INDEX_OF:0000000000000000 $d
     /tmp/ccm17Rvl.s:1623   .rodata.INDEX_OF:0000000000000000 INDEX_OF

UNDEFINED SYMBOLS
memset
memmove
