

================================================================
== Vivado HLS Report for 'matmult'
================================================================
* Date:           Sun Nov 20 02:08:40 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-mat_mult.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8020201|  8020201|  8020202|  8020202|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_MAT_MULT_0     |  8020200|  8020200|     80202|          -|          -|   100|    no    |
        | + LOOP_MAT_MULT_1    |    80200|    80200|       802|          -|          -|   100|    no    |
        |  ++ LOOP_MAT_MULT_2  |      800|      800|         8|          -|          -|   100|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a_V), !map !40

ST_1: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %b_V), !map !46

ST_1: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %out_V), !map !50

ST_1: stg_15 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @matmult_str) nounwind

ST_1: stg_16 [1/1] 1.57ns
:4  br label %1


 <State 2>: 1.97ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %8 ]

ST_2: phi_mul1 [1/1] 0.00ns
:1  %phi_mul1 = phi i14 [ 0, %0 ], [ %next_mul2, %8 ]

ST_2: next_mul2 [1/1] 1.96ns
:2  %next_mul2 = add i14 %phi_mul1, 100

ST_2: exitcond1 [1/1] 1.97ns
:3  %exitcond1 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_2: i_1 [1/1] 1.72ns
:5  %i_1 = add i7 %i, 1

ST_2: stg_23 [1/1] 0.00ns
:6  br i1 %exitcond1, label %9, label %2

ST_2: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str)

ST_2: stg_26 [1/1] 1.57ns
:2  br label %3

ST_2: stg_27 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.97ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i7 [ 0, %2 ], [ %j_1, %7 ]

ST_3: exitcond2 [1/1] 1.97ns
:1  %exitcond2 = icmp eq i7 %j, -28

ST_3: empty_2 [1/1] 0.00ns
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_3: j_1 [1/1] 1.72ns
:3  %j_1 = add i7 %j, 1

ST_3: stg_32 [1/1] 0.00ns
:4  br i1 %exitcond2, label %8, label %4

ST_3: stg_33 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str1) nounwind

ST_3: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str1)

ST_3: tmp_2_cast [1/1] 0.00ns
:2  %tmp_2_cast = zext i7 %j to i14

ST_3: tmp_7 [1/1] 1.96ns
:3  %tmp_7 = add i14 %phi_mul1, %tmp_2_cast

ST_3: tmp_7_cast [1/1] 0.00ns
:4  %tmp_7_cast = zext i14 %tmp_7 to i64

ST_3: out_V_addr [1/1] 0.00ns
:5  %out_V_addr = getelementptr [10000 x i32]* %out_V, i64 0, i64 %tmp_7_cast

ST_3: stg_39 [1/1] 1.57ns
:6  br label %5

ST_3: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str, i32 %tmp_1)

ST_3: stg_41 [1/1] 0.00ns
:1  br label %1


 <State 4>: 4.67ns
ST_4: out_V_load [1/1] 0.00ns
:0  %out_V_load = phi i32 [ 0, %4 ], [ %tmp_5, %6 ]

ST_4: k [1/1] 0.00ns
:1  %k = phi i7 [ 0, %4 ], [ %k_1, %6 ]

ST_4: phi_mul [1/1] 0.00ns
:2  %phi_mul = phi i14 [ 0, %4 ], [ %next_mul, %6 ]

ST_4: stg_45 [1/1] 2.71ns
:3  store i32 %out_V_load, i32* %out_V_addr, align 4

ST_4: exitcond [1/1] 1.97ns
:4  %exitcond = icmp eq i7 %k, -28

ST_4: empty_3 [1/1] 0.00ns
:5  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_4: k_1 [1/1] 1.72ns
:6  %k_1 = add i7 %k, 1

ST_4: stg_49 [1/1] 0.00ns
:7  br i1 %exitcond, label %7, label %6

ST_4: tmp_4_cast [1/1] 0.00ns
:1  %tmp_4_cast = zext i7 %k to i14

ST_4: tmp_8 [1/1] 1.96ns
:2  %tmp_8 = add i14 %phi_mul1, %tmp_4_cast

ST_4: tmp_8_cast [1/1] 0.00ns
:3  %tmp_8_cast = zext i14 %tmp_8 to i64

ST_4: a_V_addr [1/1] 0.00ns
:4  %a_V_addr = getelementptr [10000 x i32]* %a_V, i64 0, i64 %tmp_8_cast

ST_4: next_mul [1/1] 1.96ns
:5  %next_mul = add i14 %phi_mul, 100

ST_4: tmp_s [1/1] 1.96ns
:6  %tmp_s = add i14 %phi_mul, %tmp_2_cast

ST_4: tmp_10_cast [1/1] 0.00ns
:7  %tmp_10_cast = zext i14 %tmp_s to i64

ST_4: b_V_addr [1/1] 0.00ns
:8  %b_V_addr = getelementptr [10000 x i32]* %b_V, i64 0, i64 %tmp_10_cast

ST_4: a_V_load [2/2] 2.71ns
:9  %a_V_load = load i32* %a_V_addr, align 4

ST_4: b_V_load [2/2] 2.71ns
:10  %b_V_load = load i32* %b_V_addr, align 4

ST_4: empty_4 [1/1] 0.00ns
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str1, i32 %tmp_3)

ST_4: stg_61 [1/1] 0.00ns
:1  br label %3


 <State 5>: 2.71ns
ST_5: a_V_load [1/2] 2.71ns
:9  %a_V_load = load i32* %a_V_addr, align 4

ST_5: b_V_load [1/2] 2.71ns
:10  %b_V_load = load i32* %b_V_addr, align 4


 <State 6>: 6.08ns
ST_6: p_s [6/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load


 <State 7>: 6.08ns
ST_7: p_s [5/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load


 <State 8>: 6.08ns
ST_8: p_s [4/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load


 <State 9>: 6.08ns
ST_9: p_s [3/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load


 <State 10>: 6.08ns
ST_10: p_s [2/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load


 <State 11>: 8.52ns
ST_11: stg_69 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind

ST_11: p_s [1/6] 6.08ns
:11  %p_s = mul i32 %b_V_load, %a_V_load

ST_11: tmp_5 [1/1] 2.44ns
:12  %tmp_5 = add i32 %p_s, %out_V_load

ST_11: stg_72 [1/1] 0.00ns
:13  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_12      (specbitsmap      ) [ 000000000000]
stg_13      (specbitsmap      ) [ 000000000000]
stg_14      (specbitsmap      ) [ 000000000000]
stg_15      (spectopmodule    ) [ 000000000000]
stg_16      (br               ) [ 011111111111]
i           (phi              ) [ 001000000000]
phi_mul1    (phi              ) [ 001111111111]
next_mul2   (add              ) [ 011111111111]
exitcond1   (icmp             ) [ 001111111111]
empty       (speclooptripcount) [ 000000000000]
i_1         (add              ) [ 011111111111]
stg_23      (br               ) [ 000000000000]
stg_24      (specloopname     ) [ 000000000000]
tmp_1       (specregionbegin  ) [ 000111111111]
stg_26      (br               ) [ 001111111111]
stg_27      (ret              ) [ 000000000000]
j           (phi              ) [ 000100000000]
exitcond2   (icmp             ) [ 001111111111]
empty_2     (speclooptripcount) [ 000000000000]
j_1         (add              ) [ 001111111111]
stg_32      (br               ) [ 000000000000]
stg_33      (specloopname     ) [ 000000000000]
tmp_3       (specregionbegin  ) [ 000011111111]
tmp_2_cast  (zext             ) [ 000011111111]
tmp_7       (add              ) [ 000000000000]
tmp_7_cast  (zext             ) [ 000000000000]
out_V_addr  (getelementptr    ) [ 000011111111]
stg_39      (br               ) [ 001111111111]
empty_5     (specregionend    ) [ 000000000000]
stg_41      (br               ) [ 011111111111]
out_V_load  (phi              ) [ 000011111111]
k           (phi              ) [ 000010000000]
phi_mul     (phi              ) [ 000010000000]
stg_45      (store            ) [ 000000000000]
exitcond    (icmp             ) [ 001111111111]
empty_3     (speclooptripcount) [ 000000000000]
k_1         (add              ) [ 001111111111]
stg_49      (br               ) [ 000000000000]
tmp_4_cast  (zext             ) [ 000000000000]
tmp_8       (add              ) [ 000000000000]
tmp_8_cast  (zext             ) [ 000000000000]
a_V_addr    (getelementptr    ) [ 000001000000]
next_mul    (add              ) [ 001111111111]
tmp_s       (add              ) [ 000000000000]
tmp_10_cast (zext             ) [ 000000000000]
b_V_addr    (getelementptr    ) [ 000001000000]
empty_4     (specregionend    ) [ 000000000000]
stg_61      (br               ) [ 001111111111]
a_V_load    (load             ) [ 000000111111]
b_V_load    (load             ) [ 000000111111]
stg_69      (specloopname     ) [ 000000000000]
p_s         (mul              ) [ 000000000000]
tmp_5       (add              ) [ 001111111111]
stg_72      (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmult_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="out_V_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="14" slack="0"/>
<pin id="46" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="stg_45_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="14" slack="1"/>
<pin id="51" dir="0" index="1" bw="32" slack="0"/>
<pin id="52" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="a_V_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="14" slack="0"/>
<pin id="57" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="14" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_load/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_V_load/4 "/>
</bind>
</comp>

<comp id="77" class="1005" name="i_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="1"/>
<pin id="79" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="7" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="phi_mul1_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="1"/>
<pin id="90" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="phi_mul1_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="14" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="j_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="1"/>
<pin id="102" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="out_V_load_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_V_load (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="out_V_load_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="32" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_V_load/4 "/>
</bind>
</comp>

<comp id="124" class="1005" name="k_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="1"/>
<pin id="126" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="k_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="phi_mul_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="1"/>
<pin id="137" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="phi_mul_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="14" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="next_mul2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="exitcond1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_2_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_7_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="1"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_7_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="14" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="exitcond_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="k_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_4_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_8_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="14" slack="2"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_8_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="next_mul_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_s_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="1"/>
<pin id="227" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_10_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="14" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_s/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_5_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="7"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="244" class="1005" name="next_mul2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="0"/>
<pin id="246" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="j_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_2_cast_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="1"/>
<pin id="267" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="270" class="1005" name="out_V_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="1"/>
<pin id="272" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="k_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="a_V_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="14" slack="1"/>
<pin id="285" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="next_mul_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="0"/>
<pin id="290" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="293" class="1005" name="b_V_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="14" slack="1"/>
<pin id="295" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="a_V_load_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_V_load "/>
</bind>
</comp>

<comp id="303" class="1005" name="b_V_load_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_V_load "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_5_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="34" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="53" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="49" pin=1"/></net>

<net id="123"><net_src comp="115" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="92" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="81" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="81" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="104" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="104" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="104" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="88" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="195"><net_src comp="128" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="128" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="128" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="88" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="222"><net_src comp="139" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="139" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="242"><net_src comp="234" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="111" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="146" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="255"><net_src comp="158" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="263"><net_src comp="170" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="268"><net_src comp="176" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="273"><net_src comp="42" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="281"><net_src comp="197" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="286"><net_src comp="53" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="291"><net_src comp="218" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="296"><net_src comp="60" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="301"><net_src comp="67" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="306"><net_src comp="72" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="311"><net_src comp="238" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="115" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {4 }
 - Input state : 
	Port: matmult : a_V | {4 5 }
	Port: matmult : b_V | {4 5 }
  - Chain level:
	State 1
	State 2
		next_mul2 : 1
		exitcond1 : 1
		i_1 : 1
		stg_23 : 2
	State 3
		exitcond2 : 1
		j_1 : 1
		stg_32 : 2
		tmp_2_cast : 1
		tmp_7 : 2
		tmp_7_cast : 3
		out_V_addr : 4
	State 4
		stg_45 : 1
		exitcond : 1
		k_1 : 1
		stg_49 : 2
		tmp_4_cast : 1
		tmp_8 : 2
		tmp_8_cast : 3
		a_V_addr : 4
		next_mul : 1
		tmp_s : 1
		tmp_10_cast : 2
		b_V_addr : 3
		a_V_load : 5
		b_V_load : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |  next_mul2_fu_146  |    0    |    0    |    14   |
|          |     i_1_fu_158     |    0    |    0    |    7    |
|          |     j_1_fu_170     |    0    |    0    |    7    |
|          |    tmp_7_fu_180    |    0    |    0    |    14   |
|    add   |     k_1_fu_197     |    0    |    0    |    7    |
|          |    tmp_8_fu_207    |    0    |    0    |    14   |
|          |   next_mul_fu_218  |    0    |    0    |    14   |
|          |    tmp_s_fu_224    |    0    |    0    |    14   |
|          |    tmp_5_fu_238    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond1_fu_152  |    0    |    0    |    3    |
|   icmp   |  exitcond2_fu_164  |    0    |    0    |    3    |
|          |   exitcond_fu_191  |    0    |    0    |    3    |
|----------|--------------------|---------|---------|---------|
|    mul   |     grp_fu_234     |    4    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  tmp_2_cast_fu_176 |    0    |    0    |    0    |
|          |  tmp_7_cast_fu_186 |    0    |    0    |    0    |
|   zext   |  tmp_4_cast_fu_203 |    0    |    0    |    0    |
|          |  tmp_8_cast_fu_213 |    0    |    0    |    0    |
|          | tmp_10_cast_fu_229 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    4    |    0    |   132   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| a_V_addr_reg_283 |   14   |
| a_V_load_reg_298 |   32   |
| b_V_addr_reg_293 |   14   |
| b_V_load_reg_303 |   32   |
|    i_1_reg_252   |    7   |
|     i_reg_77     |    7   |
|    j_1_reg_260   |    7   |
|     j_reg_100    |    7   |
|    k_1_reg_278   |    7   |
|     k_reg_124    |    7   |
| next_mul2_reg_244|   14   |
| next_mul_reg_288 |   14   |
|out_V_addr_reg_270|   14   |
|out_V_load_reg_111|   32   |
|  phi_mul1_reg_88 |   14   |
|  phi_mul_reg_135 |   14   |
|tmp_2_cast_reg_265|   14   |
|   tmp_5_reg_308  |   32   |
+------------------+--------+
|       Total      |   282  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_67  |  p0  |   2  |  14  |   28   ||    14   |
|  grp_access_fu_72  |  p0  |   2  |  14  |   28   ||    14   |
|   phi_mul1_reg_88  |  p0  |   2  |  14  |   28   ||    14   |
| out_V_load_reg_111 |  p0  |   2  |  32  |   64   ||    32   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   148  ||  6.284  ||    74   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   132  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   74   |
|  Register |    -   |    -   |   282  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   282  |   206  |
+-----------+--------+--------+--------+--------+
