#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May  6 13:20:57 2025
# Process ID         : 5927
# Current directory  : /home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/UART_Transmitter/UART_Transmitter.runs/synth_1
# Command line       : vivado -log uart_top_tx.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top_tx.tcl
# Log file           : /home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/UART_Transmitter/UART_Transmitter.runs/synth_1/uart_top_tx.vds
# Journal file       : /home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/UART_Transmitter/UART_Transmitter.runs/synth_1/vivado.jou
# Running On         : Sriniketh
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i3-7020U CPU @ 2.30GHz
# CPU Frequency      : 2300.004 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 16665 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20960 MB
# Available Virtual  : 17985 MB
#-----------------------------------------------------------
source uart_top_tx.tcl -notrace
Command: synth_design -top uart_top_tx -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5967
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1740.191 ; gain = 304.859 ; free physical = 8259 ; free virtual = 16238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_top_tx' [/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/uart_top_tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'Piso' [/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/Piso.v:1]
INFO: [Synth 8-226] default block is never used [/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/Piso.v:34]
INFO: [Synth 8-226] default block is never used [/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/Piso.v:75]
INFO: [Synth 8-6155] done synthesizing module 'Piso' (0#1) [/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/Piso.v:1]
INFO: [Synth 8-6157] synthesizing module 'baud_generator' [/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/baud_clock_generator.v:1]
INFO: [Synth 8-226] default block is never used [/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/baud_clock_generator.v:14]
INFO: [Synth 8-6155] done synthesizing module 'baud_generator' (0#1) [/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/baud_clock_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Parity' [/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/Parity.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Parity' (0#1) [/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/Parity.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_top_tx' (0#1) [/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/uart_top_tx.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1811.160 ; gain = 375.828 ; free physical = 8188 ; free virtual = 16170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1828.973 ; gain = 393.641 ; free physical = 8197 ; free virtual = 16179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1836.977 ; gain = 401.645 ; free physical = 8197 ; free virtual = 16179
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Piso'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    LOAD |                               01 |                               01
                   SHIFT |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Piso'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1845.883 ; gain = 410.551 ; free physical = 8189 ; free virtual = 16174
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input   11 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1955.758 ; gain = 520.426 ; free physical = 8066 ; free virtual = 16078
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1955.758 ; gain = 520.426 ; free physical = 8066 ; free virtual = 16078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1955.758 ; gain = 520.426 ; free physical = 8066 ; free virtual = 16078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2102.570 ; gain = 667.238 ; free physical = 7942 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2102.570 ; gain = 667.238 ; free physical = 7942 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2102.570 ; gain = 667.238 ; free physical = 7942 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2102.570 ; gain = 667.238 ; free physical = 7942 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2102.570 ; gain = 667.238 ; free physical = 7942 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2102.570 ; gain = 667.238 ; free physical = 7942 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |    24|
|5     |LUT3   |    11|
|6     |LUT4   |    14|
|7     |LUT5   |     2|
|8     |LUT6   |     2|
|9     |FDCE   |    33|
|10    |FDPE   |     1|
|11    |IBUF   |    15|
|12    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   114|
|2     |  uut1   |Piso           |    45|
|3     |  uut2   |baud_generator |    50|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2102.570 ; gain = 667.238 ; free physical = 7942 ; free virtual = 15954
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2102.570 ; gain = 667.238 ; free physical = 7942 ; free virtual = 15954
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2102.578 ; gain = 667.238 ; free physical = 7942 ; free virtual = 15954
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.445 ; gain = 0.000 ; free physical = 7926 ; free virtual = 15940
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.020 ; gain = 0.000 ; free physical = 7983 ; free virtual = 16011
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ca77ad0c
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2233.020 ; gain = 797.691 ; free physical = 7983 ; free virtual = 16011
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1487.964; main = 1487.964; forked = 267.289
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2873.809; main = 2233.023; forked = 918.047
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.031 ; gain = 0.000 ; free physical = 7983 ; free virtual = 16011
INFO: [Common 17-1381] The checkpoint '/home/sriniketh/Desktop/Silicon-Craft/UART /Transmitter/UART_Transmitter/UART_Transmitter.runs/synth_1/uart_top_tx.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_top_tx_utilization_synth.rpt -pb uart_top_tx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  6 13:21:37 2025...
