// SPDX-License-Identifier: GPL-2.0
/*
 * dts file for Xilinx Versal VCK190 revA
 *
 * (C) Copyright 2019-2022 Xilinx, Inc.
 * (C) Copyright 2022 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 * Michal Simek <michal.simek@xilinx.com>
 */

/ {
	compatible = "xlnx,versal-vck190-revA", "xlnx,versal";
	model = "Xilinx Versal vck190 Eval board revA";

	chosen {
		bootargs = "console=ttyAMA0 earlycon=pl011,mmio32,0xFF000000,115200n8 clk_ignore_unused";
		stdout-path = "serial0:115200";
	};

	aliases {
		serial0 = &serial0;
		ethernet0 = &gem0;
		ethernet1 = &gem1;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		mmc0 = &sdhci1;
		spi0 = &qspi;
		usb0 = &usb0;
		rtc0 = &rtc;
	};
};

/* PMC_MIO 0 -12 - configuration header QSPI/OSPI/EMMC */
/* FIXME PMC_MIO37 ZU4_TRIGGER/PMC_MIO37/38 PCIE */

&dcc {
	status = "okay";
};

&sdhci1 { /* PMC_MIO26-36/51 */
	xlnx,mio-bank = <1>;
	no-1-8-v;
};

&gem0 { /* PMC_MIO_48, LPD_MIO0-11/24/25 */
	phy-handle = <&phy1>; /* u128 */
	phy-mode = "rgmii-id";
	phy1: phy@1 {
		reg = <1>;
		ti,rx-internal-delay = <0xb>;
		ti,tx-internal-delay = <0xa>;
		ti,fifo-depth = <1>;
		ti,dp83867-rxctrl-strap-quirk;
	};
	phy2: phy@2 {
		reg = <2>;
		ti,rx-internal-delay = <0xb>;
		ti,tx-internal-delay = <0xa>;
		ti,fifo-depth = <1>;
		ti,dp83867-rxctrl-strap-quirk;
	};
};

&gem1 { /* PMC_MIO_49, LPD_MIO12-23 */
	phy-handle = <&phy2>; /* u134 */
	phy-mode = "rgmii-id";
};

&i2c0 { /* PMC_MIO46/47 */
	clock-frequency = <400000>;
};

&i2c1 { /* PMC_MIO44/45 */
	clock-frequency = <400000>;
};

&usb0 { /* PMC_MIO13_500 - PMC_MIO25 USB 2.0 */
	xlnx,usb-polarity = <0x0>;
	xlnx,usb-reset-mode = <0x0>;
};

&dwc3_0 { /* USB 2.0 host */
	dr_mode = "host";
	maximum-speed = "high-speed";
	snps,dis_u2_susphy_quirk;
	snps,dis_u3_susphy_quirk;
	snps,usb3_lpm_capable;
};
