/* Generated by Yosys 0.9+3901 (git sha1 9f7cd10c9, clang 14.0.6 -fPIC -Os) */

module riscv_core(clk_i, rst_i, mem_d_data_rd_i, mem_d_accept_i, mem_d_ack_i, mem_d_error_i, mem_d_resp_tag_i, mem_i_accept_i, mem_i_valid_i, mem_i_error_i, mem_i_inst_i, mem_d_addr_o, mem_d_data_wr_o, mem_d_rd_o, mem_d_wr_o, mem_d_cacheable_o, mem_d_req_tag_o, mem_d_invalidate_o, mem_d_writeback_o, mem_d_flush_o, mem_i_rd_o, mem_i_flush_o, mem_i_invalidate_o, mem_i_pc_o);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire [3:0] _0218_;
  wire [31:0] _0219_;
  wire [31:0] _0220_;
  wire [31:0] _0221_;
  wire [31:0] _0222_;
  wire [3:0] _0223_;
  wire [31:0] _0224_;
  wire [31:0] _0225_;
  wire [31:0] _0226_;
  wire [31:0] _0227_;
  wire [31:0] _0228_;
  wire [31:0] _0229_;
  wire [31:0] _0230_;
  wire [31:0] _0231_;
  wire [2:0] _0232_;
  wire [31:0] _0233_;
  wire [31:0] _0234_;
  wire [31:0] _0235_;
  wire [31:0] _0236_;
  wire [5:0] _0237_;
  wire [5:0] _0238_;
  wire [31:0] _0239_;
  wire [5:0] _0240_;
  wire [31:0] _0241_;
  wire [5:0] _0242_;
  wire [31:0] _0243_;
  wire [5:0] _0244_;
  wire [31:0] _0245_;
  wire [31:0] _0246_;
  wire _0247_;
  wire [31:0] _0248_;
  wire [31:0] _0249_;
  wire [5:0] _0250_;
  wire _0251_;
  wire [31:0] _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire [5:0] _0256_;
  wire [5:0] _0257_;
  wire [31:0] _0258_;
  wire [31:0] _0259_;
  wire [31:0] _0260_;
  wire [31:0] _0261_;
  wire [31:0] _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire [31:0] _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire [31:0] _0294_;
  wire _0295_;
  wire [31:0] _0296_;
  wire [5:0] _0297_;
  wire [5:0] _0298_;
  wire [5:0] _0299_;
  wire [5:0] _0300_;
  wire [5:0] _0301_;
  wire [5:0] _0302_;
  wire [5:0] _0303_;
  wire [31:0] _0304_;
  wire [31:0] _0305_;
  wire _0306_;
  wire [31:0] _0307_;
  wire [31:0] _0308_;
  wire [31:0] _0309_;
  wire [31:0] _0310_;
  wire _0311_;
  wire [31:0] _0312_;
  wire [31:0] _0313_;
  wire [31:0] _0314_;
  wire [31:0] _0315_;
  wire [31:0] _0316_;
  wire [31:0] _0317_;
  wire [31:0] _0318_;
  wire _0319_;
  wire [31:0] _0320_;
  wire _0321_;
  wire [31:0] _0322_;
  wire [31:0] _0323_;
  wire [31:0] _0324_;
  wire [31:0] _0325_;
  wire [1:0] _0326_;
  wire _0327_;
  wire [1:0] _0328_;
  wire [1:0] _0329_;
  wire [31:0] _0330_;
  wire [31:0] _0331_;
  wire [31:0] _0332_;
  wire _0333_;
  wire _0334_;
  wire [31:0] _0335_;
  wire [31:0] _0336_;
  wire [31:0] _0337_;
  wire [31:0] _0338_;
  wire [31:0] _0339_;
  wire [31:0] _0340_;
  wire _0341_;
  wire [31:0] _0342_;
  wire [31:0] _0343_;
  wire [31:0] _0344_;
  wire _0345_;
  wire [31:0] _0346_;
  wire [31:0] _0347_;
  wire [31:0] _0348_;
  wire [31:0] _0349_;
  wire [31:0] _0350_;
  wire [31:0] _0351_;
  wire _0352_;
  wire [31:0] _0353_;
  wire [31:0] _0354_;
  wire [31:0] _0355_;
  wire _0356_;
  wire _0357_;
  wire [31:0] _0358_;
  wire [31:0] _0359_;
  wire [31:0] _0360_;
  wire [31:0] _0361_;
  wire _0362_;
  wire [31:0] _0363_;
  wire [31:0] _0364_;
  wire [31:0] _0365_;
  wire [31:0] _0366_;
  wire _0367_;
  wire [31:0] _0368_;
  wire [31:0] _0369_;
  wire [1:0] _0370_;
  wire _0371_;
  wire [31:0] _0372_;
  wire [31:0] _0373_;
  wire [31:0] _0374_;
  wire [31:0] _0375_;
  wire [1:0] _0376_;
  wire [31:0] _0377_;
  wire [31:0] _0378_;
  wire [31:0] _0379_;
  wire _0380_;
  wire [31:0] _0381_;
  wire _0382_;
  wire [31:0] _0383_;
  wire [31:0] _0384_;
  wire [31:0] _0385_;
  wire [31:0] _0386_;
  wire [31:0] _0387_;
  wire [31:0] _0388_;
  wire [31:0] _0389_;
  wire [31:0] _0390_;
  wire [31:0] _0391_;
  wire [31:0] _0392_;
  wire [5:0] _0393_;
  wire [31:0] _0394_;
  wire [31:0] _0395_;
  wire [31:0] _0396_;
  wire [31:0] _0397_;
  wire [31:0] _0398_;
  wire [31:0] _0399_;
  wire [31:0] _0400_;
  wire [31:0] _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire [31:0] _0424_;
  wire [31:0] _0425_;
  wire [31:0] _0426_;
  wire [31:0] _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire [6:0] _0438_;
  wire _0439_;
  wire [2:0] _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire [1:0] _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire [1:0] _0456_;
  wire _0457_;
  wire [31:0] _0458_;
  wire [31:0] _0459_;
  wire _0460_;
  wire _0461_;
  wire [31:0] _0462_;
  wire [62:0] _0463_;
  wire _0464_;
  wire [31:0] _0465_;
  wire [31:0] _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire [31:0] _0471_;
  wire [31:0] _0472_;
  wire _0473_;
  wire [31:0] _0474_;
  wire [31:0] _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire [31:0] _0497_;
  wire [31:0] _0498_;
  wire [31:0] _0499_;
  wire [31:0] _0500_;
  wire [31:0] _0501_;
  wire [31:0] _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire [31:0] _0511_;
  wire [31:0] _0512_;
  wire [31:0] _0513_;
  wire [31:0] _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire [31:0] _0521_;
  wire [31:0] _0522_;
  wire [31:0] _0523_;
  wire [31:0] _0524_;
  wire [31:0] _0525_;
  wire [31:0] _0526_;
  wire [31:0] _0527_;
  wire [31:0] _0528_;
  wire [31:0] _0529_;
  wire [62:0] _0530_;
  wire [62:0] _0531_;
  wire [62:0] _0532_;
  wire [62:0] _0533_;
  wire [62:0] _0534_;
  wire [31:0] _0535_;
  wire [31:0] _0536_;
  wire [31:0] _0537_;
  wire [31:0] _0538_;
  wire [31:0] _0539_;
  wire [31:0] _0540_;
  wire _0541_;
  wire _0542_;
  wire [31:0] _0543_;
  wire [31:0] _0544_;
  wire [31:0] _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire [31:0] _0551_;
  wire [31:0] _0552_;
  wire [31:0] _0553_;
  wire [3:0] _0554_;
  wire [31:0] _0555_;
  wire [31:0] _0556_;
  wire [3:0] _0557_;
  wire [31:0] _0558_;
  wire [31:0] _0559_;
  wire [3:0] _0560_;
  wire [31:0] _0561_;
  wire [31:0] _0562_;
  wire [3:0] _0563_;
  wire [31:0] _0564_;
  wire [31:0] _0565_;
  wire [3:0] _0566_;
  wire [31:0] _0567_;
  wire [31:0] _0568_;
  wire [3:0] _0569_;
  wire [31:0] _0570_;
  wire [31:0] _0571_;
  wire [3:0] _0572_;
  wire [31:0] _0573_;
  wire [31:0] _0574_;
  wire [3:0] _0575_;
  wire [31:0] _0576_;
  wire [31:0] _0577_;
  wire [3:0] _0578_;
  wire [31:0] _0579_;
  wire [31:0] _0580_;
  wire [3:0] _0581_;
  wire [31:0] _0582_;
  wire [31:0] _0583_;
  wire [3:0] _0584_;
  wire [31:0] _0585_;
  wire [31:0] _0586_;
  wire [3:0] _0587_;
  wire [31:0] _0588_;
  wire [31:0] _0589_;
  wire [31:0] _0590_;
  wire [3:0] _0591_;
  wire [31:0] _0592_;
  wire [31:0] _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire [31:0] _0599_;
  wire [3:0] _0600_;
  wire [31:0] _0601_;
  wire [31:0] _0602_;
  wire _0603_;
  wire _0604_;
  wire [3:0] _0605_;
  wire [31:0] _0606_;
  wire [31:0] _0607_;
  wire _0608_;
  wire _0609_;
  wire [3:0] _0610_;
  wire [31:0] _0611_;
  wire [31:0] _0612_;
  wire _0613_;
  wire _0614_;
  wire [3:0] _0615_;
  wire [31:0] _0616_;
  wire [31:0] _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire [3:0] _0621_;
  wire [31:0] _0622_;
  wire [31:0] _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire [3:0] _0627_;
  wire [31:0] _0628_;
  wire [31:0] _0629_;
  wire _0630_;
  wire _0631_;
  wire [3:0] _0632_;
  wire [31:0] _0633_;
  wire [31:0] _0634_;
  wire [31:0] _0635_;
  wire [31:0] _0636_;
  wire [31:0] _0637_;
  wire [31:0] _0638_;
  wire [31:0] _0639_;
  wire [31:0] _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire [31:0] _0696_;
  wire [31:0] _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire [31:0] _0706_;
  wire [31:0] _0707_;
  wire [31:0] _0708_;
  wire [31:0] _0709_;
  wire [31:0] _0710_;
  wire [31:0] _0711_;
  wire [31:0] _0712_;
  wire [31:0] _0713_;
  wire [31:0] _0714_;
  wire [31:0] _0715_;
  wire [31:0] _0716_;
  wire [31:0] _0717_;
  wire [31:0] _0718_;
  wire [15:0] _0719_;
  wire [31:0] _0720_;
  wire [31:0] _0721_;
  wire [31:0] _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire [31:0] _0727_;
  wire _0728_;
  wire [1:0] _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire [31:0] _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire [31:0] _0744_;
  wire [31:0] _0745_;
  wire [31:0] _0746_;
  wire [3:0] _0747_;
  wire [31:0] _0748_;
  wire [31:0] _0749_;
  wire [3:0] _0750_;
  wire [31:0] _0751_;
  wire [31:0] _0752_;
  wire [3:0] _0753_;
  wire [31:0] _0754_;
  wire [31:0] _0755_;
  wire [3:0] _0756_;
  wire [31:0] _0757_;
  wire [31:0] _0758_;
  wire [3:0] _0759_;
  wire [31:0] _0760_;
  wire [31:0] _0761_;
  wire [3:0] _0762_;
  wire [31:0] _0763_;
  wire [31:0] _0764_;
  wire [3:0] _0765_;
  wire [31:0] _0766_;
  wire [31:0] _0767_;
  wire [3:0] _0768_;
  wire [31:0] _0769_;
  wire [31:0] _0770_;
  wire [3:0] _0771_;
  wire [31:0] _0772_;
  wire [31:0] _0773_;
  wire [3:0] _0774_;
  wire [31:0] _0775_;
  wire [31:0] _0776_;
  wire [3:0] _0777_;
  wire [31:0] _0778_;
  wire [31:0] _0779_;
  wire [3:0] _0780_;
  wire [31:0] _0781_;
  wire [31:0] _0782_;
  wire [31:0] _0783_;
  wire [3:0] _0784_;
  wire [31:0] _0785_;
  wire [31:0] _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire [31:0] _0792_;
  wire [3:0] _0793_;
  wire [31:0] _0794_;
  wire [31:0] _0795_;
  wire _0796_;
  wire _0797_;
  wire [3:0] _0798_;
  wire [31:0] _0799_;
  wire [31:0] _0800_;
  wire _0801_;
  wire _0802_;
  wire [3:0] _0803_;
  wire [31:0] _0804_;
  wire [31:0] _0805_;
  wire _0806_;
  wire _0807_;
  wire [3:0] _0808_;
  wire [31:0] _0809_;
  wire [31:0] _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire [3:0] _0814_;
  wire [31:0] _0815_;
  wire [31:0] _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire [3:0] _0820_;
  wire [31:0] _0821_;
  wire [31:0] _0822_;
  wire _0823_;
  wire _0824_;
  wire [3:0] _0825_;
  wire [31:0] _0826_;
  wire [31:0] _0827_;
  wire [31:0] _0828_;
  wire [31:0] _0829_;
  wire [31:0] _0830_;
  wire [31:0] _0831_;
  wire [31:0] _0832_;
  wire [31:0] _0833_;
  wire [31:0] _0834_;
  wire [31:0] _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire [31:0] _0892_;
  wire [31:0] _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire [31:0] _0902_;
  wire [31:0] _0903_;
  wire [31:0] _0904_;
  wire [31:0] _0905_;
  wire [31:0] _0906_;
  wire [31:0] _0907_;
  wire [31:0] _0908_;
  wire [31:0] _0909_;
  wire [31:0] _0910_;
  wire [31:0] _0911_;
  wire [31:0] _0912_;
  wire [31:0] _0913_;
  wire [31:0] _0914_;
  wire [15:0] _0915_;
  wire [31:0] _0916_;
  wire [31:0] _0917_;
  wire [31:0] _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire [31:0] _0923_;
  wire _0924_;
  wire [1:0] _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire [31:0] _0934_;
  wire _0935_;
  wire [31:0] _0936_;
  wire [31:0] _0937_;
  wire [31:0] _0938_;
  wire [31:0] _0939_;
  wire [31:0] _0940_;
  wire [31:0] _0941_;
  wire [31:0] _0942_;
  wire [31:0] _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire [31:0] _1131_;
  wire [31:0] _1132_;
  wire [31:0] _1133_;
  wire [31:0] _1134_;
  wire [31:0] _1135_;
  wire [31:0] _1136_;
  wire [31:0] _1137_;
  wire [31:0] _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire _1260_;
  wire _1261_;
  wire _1262_;
  wire _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire _1271_;
  wire _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire _1301_;
  wire _1302_;
  wire _1303_;
  wire _1304_;
  wire _1305_;
  wire _1306_;
  wire _1307_;
  wire _1308_;
  wire _1309_;
  wire _1310_;
  wire _1311_;
  wire _1312_;
  wire _1313_;
  wire _1314_;
  wire _1315_;
  wire _1316_;
  wire _1317_;
  wire _1318_;
  wire _1319_;
  wire _1320_;
  wire _1321_;
  wire _1322_;
  wire _1323_;
  wire _1324_;
  wire _1325_;
  wire [31:0] _1326_;
  wire [1:0] _1327_;
  wire _1328_;
  wire [1:0] _1329_;
  wire [1:0] _1330_;
  wire [31:0] _1331_;
  wire [63:0] _1332_;
  wire _1333_;
  wire _1334_;
  wire _1335_;
  wire _1336_;
  wire _1337_;
  wire [1:0] _1338_;
  wire _1339_;
  wire _1340_;
  wire _1341_;
  wire _1342_;
  wire _1343_;
  wire _1344_;
  wire _1345_;
  wire _1346_;
  wire _1347_;
  wire _1348_;
  wire _1349_;
  wire _1350_;
  wire _1351_;
  wire _1352_;
  wire _1353_;
  wire _1354_;
  wire [1:0] _1355_;
  wire [63:0] _1356_;
  wire [63:0] _1357_;
  wire [63:0] _1358_;
  wire [63:0] _1359_;
  wire _1360_;
  wire _1361_;
  wire [31:0] _1362_;
  wire [31:0] _1363_;
  wire [1:0] _1364_;
  wire [1:0] _1365_;
  wire _1366_;
  wire _1367_;
  wire _1368_;
  wire _1369_;
  wire _1370_;
  wire _1371_;
  wire _1372_;
  wire _1373_;
  wire _1374_;
  wire _1375_;
  wire [1:0] _1376_;
  wire [1:0] _1377_;
  wire [1:0] _1378_;
  wire _1379_;
  wire _1380_;
  wire _1381_;
  wire _1382_;
  wire _1383_;
  wire [31:0] _1384_;
  wire _1385_;
  wire _1386_;
  wire [31:0] _1387_;
  wire [31:0] _1388_;
  wire [1:0] _1389_;
  wire [99:0] _1390_;
  wire _1391_;
  wire _1392_;
  wire _1393_;
  wire _1394_;
  wire _1395_;
  wire _1396_;
  wire _1397_;
  wire _1398_;
  wire _1399_;
  wire _1400_;
  wire _1401_;
  wire _1402_;
  wire _1403_;
  wire _1404_;
  wire _1405_;
  wire _1406_;
  wire _1407_;
  wire _1408_;
  wire _1409_;
  wire _1410_;
  wire _1411_;
  wire _1412_;
  wire _1413_;
  wire _1414_;
  wire [31:0] _1415_;
  wire [31:0] _1416_;
  wire _1417_;
  wire _1418_;
  wire _1419_;
  wire [99:0] _1420_;
  wire [1:0] _1421_;
  wire [1:0] _1422_;
  wire [31:0] _1423_;
  wire [31:0] _1424_;
  wire [31:0] _1425_;
  wire [31:0] _1426_;
  wire _1427_;
  wire _1428_;
  wire _1429_;
  wire _1430_;
  wire [2:0] _1431_;
  wire [1:0] _1432_;
  wire [1:0] _1433_;
  wire [2:0] _1434_;
  wire [1:0] _1435_;
  wire [1:0] _1436_;
  wire [2:0] _1437_;
  wire _1438_;
  wire _1439_;
  wire [2:0] _1440_;
  wire _1441_;
  wire _1442_;
  wire _1443_;
  wire _1444_;
  wire _1445_;
  wire _1446_;
  wire [31:0] _1447_;
  wire [31:0] _1448_;
  wire [2:0] _1449_;
  wire [31:0] _1450_;
  wire [31:0] _1451_;
  wire [31:0] _1452_;
  wire [2:0] _1453_;
  wire [31:0] _1454_;
  wire [31:0] _1455_;
  wire [2:0] _1456_;
  wire [31:0] _1457_;
  wire [31:0] _1458_;
  wire [2:0] _1459_;
  wire [2:0] _1460_;
  wire _1461_;
  wire _1462_;
  wire _1463_;
  wire [31:0] _1464_;
  wire _1465_;
  wire _1466_;
  wire _1467_;
  wire _1468_;
  wire _1469_;
  wire [31:0] _1470_;
  wire _1471_;
  wire _1472_;
  wire _1473_;
  wire _1474_;
  wire _1475_;
  wire [31:0] _1476_;
  wire _1477_;
  wire _1478_;
  wire _1479_;
  wire _1480_;
  wire _1481_;
  wire [31:0] _1482_;
  wire _1483_;
  wire _1484_;
  wire _1485_;
  wire _1486_;
  wire _1487_;
  wire [31:0] _1488_;
  wire _1489_;
  wire _1490_;
  wire _1491_;
  wire _1492_;
  wire _1493_;
  wire [31:0] _1494_;
  wire _1495_;
  wire _1496_;
  wire _1497_;
  wire _1498_;
  wire _1499_;
  wire [31:0] _1500_;
  wire _1501_;
  wire _1502_;
  wire _1503_;
  wire _1504_;
  wire _1505_;
  wire [31:0] _1506_;
  wire _1507_;
  wire _1508_;
  wire _1509_;
  wire _1510_;
  wire _1511_;
  wire [31:0] _1512_;
  wire _1513_;
  wire _1514_;
  wire _1515_;
  wire _1516_;
  wire _1517_;
  wire _1518_;
  wire [31:0] _1519_;
  wire _1520_;
  wire _1521_;
  wire [2:0] _1522_;
  wire [2:0] _1523_;
  wire _1524_;
  wire _1525_;
  wire _1526_;
  wire _1527_;
  wire [31:0] _1528_;
  wire _1529_;
  wire _1530_;
  wire [2:0] _1531_;
  wire _1532_;
  wire _1533_;
  wire _1534_;
  wire _1535_;
  wire [31:0] _1536_;
  wire _1537_;
  wire _1538_;
  wire [2:0] _1539_;
  wire [2:0] _1540_;
  wire _1541_;
  wire _1542_;
  wire _1543_;
  wire _1544_;
  wire [31:0] _1545_;
  wire _1546_;
  wire _1547_;
  wire [2:0] _1548_;
  wire _1549_;
  wire _1550_;
  wire _1551_;
  wire _1552_;
  wire [31:0] _1553_;
  wire _1554_;
  wire _1555_;
  wire [2:0] _1556_;
  wire _1557_;
  wire _1558_;
  wire _1559_;
  wire _1560_;
  wire [31:0] _1561_;
  wire _1562_;
  wire _1563_;
  wire [2:0] _1564_;
  wire _1565_;
  wire _1566_;
  wire _1567_;
  wire _1568_;
  wire [31:0] _1569_;
  wire _1570_;
  wire _1571_;
  wire [2:0] _1572_;
  wire _1573_;
  wire [2:0] _1574_;
  wire [31:0] _1575_;
  wire [31:0] _1576_;
  wire [31:0] _1577_;
  wire [1:0] _1578_;
  wire [31:0] _1579_;
  wire _1580_;
  wire _1581_;
  wire _1582_;
  wire _1583_;
  wire _1584_;
  wire _1585_;
  wire _1586_;
  wire _1587_;
  wire _1588_;
  wire _1589_;
  wire _1590_;
  wire _1591_;
  wire _1592_;
  wire _1593_;
  wire _1594_;
  wire _1595_;
  wire _1596_;
  wire _1597_;
  wire _1598_;
  wire _1599_;
  wire _1600_;
  wire _1601_;
  wire _1602_;
  wire _1603_;
  wire _1604_;
  wire _1605_;
  wire _1606_;
  wire _1607_;
  wire _1608_;
  wire _1609_;
  wire _1610_;
  wire _1611_;
  wire _1612_;
  wire _1613_;
  wire _1614_;
  wire _1615_;
  wire [1:0] _1616_;
  wire [1:0] _1617_;
  wire _1618_;
  wire _1619_;
  wire _1620_;
  wire _1621_;
  wire _1622_;
  wire _1623_;
  wire _1624_;
  wire _1625_;
  wire _1626_;
  wire _1627_;
  wire _1628_;
  wire _1629_;
  wire _1630_;
  wire _1631_;
  wire _1632_;
  wire _1633_;
  wire _1634_;
  wire _1635_;
  wire _1636_;
  wire _1637_;
  wire _1638_;
  wire _1639_;
  wire _1640_;
  wire _1641_;
  wire [31:0] _1642_;
  wire [31:0] _1643_;
  wire [31:0] _1644_;
  wire [31:0] _1645_;
  wire [31:0] _1646_;
  wire [31:0] _1647_;
  wire [31:0] _1648_;
  wire [31:0] _1649_;
  wire [31:0] _1650_;
  wire [31:0] _1651_;
  wire [31:0] _1652_;
  wire [31:0] _1653_;
  wire [31:0] _1654_;
  wire [31:0] _1655_;
  wire [31:0] _1656_;
  wire [31:0] _1657_;
  wire [31:0] _1658_;
  wire _1659_;
  wire _1660_;
  wire _1661_;
  wire _1662_;
  wire [31:0] _1663_;
  wire _1664_;
  wire _1665_;
  wire _1666_;
  wire [31:0] _1667_;
  wire [31:0] _1668_;
  wire [2:0] _1669_;
  wire [31:0] _1670_;
  wire [31:0] _1671_;
  wire [31:0] _1672_;
  wire [31:0] _1673_;
  wire [2:0] _1674_;
  wire [2:0] _1675_;
  wire _1676_;
  wire _1677_;
  wire _1678_;
  wire [31:0] _1679_;
  wire [31:0] _1680_;
  wire [31:0] _1681_;
  wire [31:0] _1682_;
  wire [2:0] _1683_;
  wire [2:0] _1684_;
  wire [31:0] _1685_;
  wire [31:0] _1686_;
  wire _1687_;
  wire _1688_;
  wire _1689_;
  wire _1690_;
  wire _1691_;
  wire _1692_;
  wire _1693_;
  wire [1:0] _1694_;
  wire [1:0] _1695_;
  wire [2:0] _1696_;
  wire [1:0] _1697_;
  wire [1:0] _1698_;
  wire [1:0] _1699_;
  wire [1:0] _1700_;
  wire [2:0] _1701_;
  wire [2:0] _1702_;
  wire [31:0] _1703_;
  wire [31:0] _1704_;
  wire [2:0] _1705_;
  wire [31:0] _1706_;
  wire [31:0] _1707_;
  wire [31:0] _1708_;
  wire [31:0] _1709_;
  wire [2:0] _1710_;
  wire [2:0] _1711_;
  wire [2:0] _1712_;
  wire [2:0] _1713_;
  wire [2:0] _1714_;
  wire [31:0] _1715_;
  wire [1:0] _1716_;
  wire [31:0] _1717_;
  wire [31:0] _1718_;
  wire [1:0] _1719_;
  wire [15:0] _1720_;
  wire [15:0] _1721_;
  wire [15:0] _1722_;
  wire [15:0] _1723_;
  wire _1724_;
  wire _1725_;
  wire [31:0] _1726_;
  wire [31:0] _1727_;
  wire [31:0] _1728_;
  wire [31:0] _1729_;
  wire [31:0] _1730_;
  wire [31:0] _1731_;
  wire [31:0] _1732_;
  wire [31:0] _1733_;
  wire [31:0] _1734_;
  wire [31:0] _1735_;
  wire _1736_;
  wire _1737_;
  wire [1:0] _1738_;
  wire [31:0] _1739_;
  wire [31:0] _1740_;
  wire _1741_;
  wire _1742_;
  wire _1743_;
  wire _1744_;
  wire [31:0] _1745_;
  wire _1746_;
  wire _1747_;
  wire [31:0] _1748_;
  wire [31:0] _1749_;
  wire [31:0] _1750_;
  wire [31:0] _1751_;
  wire _1752_;
  wire [31:0] _1753_;
  wire _1754_;
  wire [31:0] _1755_;
  wire [31:0] _1756_;
  wire [31:0] _1757_;
  wire [31:0] _1758_;
  wire _1759_;
  wire [31:0] _1760_;
  wire [31:0] _1761_;
  wire [31:0] _1762_;
  wire [31:0] _1763_;
  wire [31:0] _1764_;
  wire [31:0] _1765_;
  wire [31:0] _1766_;
  wire [31:0] _1767_;
  wire [31:0] _1768_;
  wire [31:0] _1769_;
  wire [31:0] _1770_;
  wire [31:0] _1771_;
  wire [31:0] _1772_;
  wire [31:0] _1773_;
  wire [31:0] _1774_;
  wire [31:0] _1775_;
  wire _1776_;
  wire _1777_;
  wire _1778_;
  wire _1779_;
  wire _1780_;
  wire _1781_;
  wire _1782_;
  wire _1783_;
  wire _1784_;
  wire _1785_;
  wire _1786_;
  wire _1787_;
  wire _1788_;
  wire _1789_;
  wire _1790_;
  wire _1791_;
  wire _1792_;
  wire _1793_;
  wire _1794_;
  wire _1795_;
  wire _1796_;
  wire _1797_;
  wire _1798_;
  wire _1799_;
  wire _1800_;
  wire _1801_;
  wire _1802_;
  wire _1803_;
  wire _1804_;
  wire _1805_;
  wire _1806_;
  wire _1807_;
  wire _1808_;
  wire _1809_;
  wire _1810_;
  wire _1811_;
  wire _1812_;
  wire _1813_;
  wire _1814_;
  wire _1815_;
  wire _1816_;
  wire _1817_;
  wire _1818_;
  wire _1819_;
  wire _1820_;
  wire _1821_;
  wire _1822_;
  wire _1823_;
  wire _1824_;
  wire _1825_;
  wire _1826_;
  wire _1827_;
  wire _1828_;
  wire _1829_;
  wire _1830_;
  wire _1831_;
  wire _1832_;
  wire _1833_;
  wire _1834_;
  wire _1835_;
  wire _1836_;
  wire _1837_;
  wire _1838_;
  wire _1839_;
  wire _1840_;
  wire _1841_;
  wire _1842_;
  wire _1843_;
  wire _1844_;
  wire _1845_;
  wire _1846_;
  wire _1847_;
  wire _1848_;
  wire _1849_;
  wire _1850_;
  wire _1851_;
  wire _1852_;
  wire _1853_;
  wire _1854_;
  wire _1855_;
  wire [31:0] _1856_;
  wire [31:0] _1857_;
  wire [31:0] _1858_;
  wire _1859_;
  wire _1860_;
  wire [31:0] _1861_;
  wire [31:0] _1862_;
  wire [31:0] _1863_;
  wire _1864_;
  wire _1865_;
  wire _1866_;
  wire _1867_;
  wire _1868_;
  wire _1869_;
  wire _1870_;
  wire _1871_;
  wire _1872_;
  wire _1873_;
  wire _1874_;
  wire _1875_;
  wire _1876_;
  wire [31:0] _1877_;
  wire [31:0] _1878_;
  wire [31:0] _1879_;
  wire [31:0] _1880_;
  wire [31:0] _1881_;
  wire _1882_;
  wire _1883_;
  wire _1884_;
  wire _1885_;
  wire _1886_;
  wire _1887_;
  wire _1888_;
  wire _1889_;
  wire [31:0] _1890_;
  wire [31:0] _1891_;
  wire [31:0] _1892_;
  wire _1893_;
  wire [31:0] _1894_;
  wire [31:0] _1895_;
  wire _1896_;
  wire _1897_;
  wire [9:0] _1898_;
  wire [9:0] _1899_;
  wire [9:0] _1900_;
  wire [5:0] _1901_;
  wire [5:0] _1902_;
  wire [5:0] _1903_;
  wire [31:0] _1904_;
  wire [31:0] _1905_;
  wire [31:0] _1906_;
  wire [31:0] _1907_;
  wire [31:0] _1908_;
  wire [31:0] _1909_;
  wire [31:0] _1910_;
  wire [31:0] _1911_;
  wire _1912_;
  wire _1913_;
  wire _1914_;
  wire _1915_;
  wire [31:0] _1916_;
  wire _1917_;
  wire _1918_;
  wire _1919_;
  wire _1920_;
  wire _1921_;
  wire _1922_;
  wire _1923_;
  wire _1924_;
  wire _1925_;
  wire _1926_;
  wire _1927_;
  wire _1928_;
  wire _1929_;
  wire _1930_;
  wire _1931_;
  wire _1932_;
  wire _1933_;
  wire _1934_;
  wire _1935_;
  wire _1936_;
  wire _1937_;
  wire _1938_;
  wire _1939_;
  wire _1940_;
  wire _1941_;
  wire _1942_;
  wire _1943_;
  wire _1944_;
  wire _1945_;
  wire _1946_;
  wire _1947_;
  wire _1948_;
  wire _1949_;
  wire _1950_;
  wire _1951_;
  wire _1952_;
  wire _1953_;
  wire [5:0] _1954_;
  wire _1955_;
  wire _1956_;
  wire _1957_;
  wire [5:0] _1958_;
  wire _1959_;
  wire [5:0] _1960_;
  wire [5:0] _1961_;
  wire [5:0] _1962_;
  wire [31:0] _1963_;
  wire [31:0] _1964_;
  wire [31:0] _1965_;
  wire [31:0] _1966_;
  wire [31:0] _1967_;
  wire [31:0] _1968_;
  wire _1969_;
  wire _1970_;
  wire [9:0] _1971_;
  wire [9:0] _1972_;
  wire _1973_;
  wire _1974_;
  wire _1975_;
  wire _1976_;
  wire [31:0] _1977_;
  wire [31:0] _1978_;
  wire [31:0] _1979_;
  wire [31:0] _1980_;
  wire _1981_;
  wire _1982_;
  wire _1983_;
  wire _1984_;
  wire _1985_;
  wire _1986_;
  wire _1987_;
  wire _1988_;
  wire _1989_;
  wire _1990_;
  wire _1991_;
  wire _1992_;
  wire _1993_;
  wire _1994_;
  wire _1995_;
  wire _1996_;
  wire _1997_;
  wire _1998_;
  wire _1999_;
  wire _2000_;
  wire [31:0] _2001_;
  wire [31:0] _2002_;
  wire [31:0] _2003_;
  wire [31:0] _2004_;
  wire _2005_;
  wire [5:0] _2006_;
  wire [5:0] _2007_;
  wire [5:0] _2008_;
  wire [31:0] _2009_;
  wire [31:0] _2010_;
  wire [31:0] _2011_;
  wire [31:0] _2012_;
  wire [31:0] _2013_;
  wire [31:0] _2014_;
  wire _2015_;
  wire [9:0] _2016_;
  wire [9:0] _2017_;
  wire _2018_;
  wire [5:0] _2019_;
  wire [9:0] _2020_;
  wire [9:0] _2021_;
  wire [9:0] _2022_;
  wire [5:0] _2023_;
  wire [5:0] _2024_;
  wire [5:0] _2025_;
  wire [31:0] _2026_;
  wire [31:0] _2027_;
  wire [31:0] _2028_;
  wire [31:0] _2029_;
  wire [31:0] _2030_;
  wire [31:0] _2031_;
  wire [31:0] _2032_;
  wire [31:0] _2033_;
  wire _2034_;
  wire _2035_;
  wire _2036_;
  wire _2037_;
  wire [31:0] _2038_;
  wire _2039_;
  wire _2040_;
  wire _2041_;
  wire _2042_;
  wire _2043_;
  wire _2044_;
  wire _2045_;
  wire _2046_;
  wire _2047_;
  wire _2048_;
  wire _2049_;
  wire _2050_;
  wire _2051_;
  wire _2052_;
  wire _2053_;
  wire _2054_;
  wire _2055_;
  wire _2056_;
  wire _2057_;
  wire _2058_;
  wire _2059_;
  wire _2060_;
  wire _2061_;
  wire _2062_;
  wire _2063_;
  wire _2064_;
  wire _2065_;
  wire _2066_;
  wire _2067_;
  wire [5:0] _2068_;
  wire _2069_;
  wire _2070_;
  wire _2071_;
  wire _2072_;
  wire [5:0] _2073_;
  wire _2074_;
  wire [5:0] _2075_;
  wire [5:0] _2076_;
  wire [5:0] _2077_;
  wire [31:0] _2078_;
  wire [31:0] _2079_;
  wire [31:0] _2080_;
  wire [31:0] _2081_;
  wire [9:0] _2082_;
  wire [9:0] _2083_;
  wire _2084_;
  wire _2085_;
  wire _2086_;
  wire _2087_;
  wire [31:0] _2088_;
  wire [31:0] _2089_;
  wire [31:0] _2090_;
  wire [31:0] _2091_;
  wire _2092_;
  wire _2093_;
  wire _2094_;
  wire _2095_;
  wire _2096_;
  wire _2097_;
  wire _2098_;
  wire _2099_;
  wire _2100_;
  wire _2101_;
  wire _2102_;
  wire _2103_;
  wire _2104_;
  wire _2105_;
  wire _2106_;
  wire _2107_;
  wire _2108_;
  wire _2109_;
  wire [31:0] _2110_;
  wire [31:0] _2111_;
  wire [31:0] _2112_;
  wire [31:0] _2113_;
  wire _2114_;
  wire [5:0] _2115_;
  wire [5:0] _2116_;
  wire [5:0] _2117_;
  wire [5:0] _2118_;
  wire [31:0] _2119_;
  wire [31:0] _2120_;
  wire [31:0] _2121_;
  wire [31:0] _2122_;
  wire [31:0] _2123_;
  wire [31:0] _2124_;
  wire [31:0] _2125_;
  wire [31:0] _2126_;
  wire [9:0] _2127_;
  wire [9:0] _2128_;
  wire [9:0] _2129_;
  wire _2130_;
  wire [5:0] _2131_;
  wire [31:0] _2132_;
  wire [31:0] _2133_;
  wire [31:0] _2134_;
  wire [31:0] _2135_;
  wire [31:0] _2136_;
  wire [31:0] _2137_;
  wire [31:0] _2138_;
  wire [31:0] _2139_;
  wire [31:0] _2140_;
  wire [31:0] _2141_;
  wire [31:0] _2142_;
  wire [31:0] _2143_;
  wire [31:0] _2144_;
  wire [31:0] _2145_;
  wire [31:0] _2146_;
  wire [31:0] _2147_;
  wire [31:0] _2148_;
  wire [31:0] _2149_;
  wire [31:0] _2150_;
  wire [31:0] _2151_;
  wire [31:0] _2152_;
  wire [31:0] _2153_;
  wire [31:0] _2154_;
  wire [31:0] _2155_;
  wire [31:0] _2156_;
  wire [31:0] _2157_;
  wire [31:0] _2158_;
  wire [31:0] _2159_;
  wire [31:0] _2160_;
  wire [31:0] _2161_;
  wire [31:0] _2162_;
  wire _2163_;
  wire _2164_;
  wire _2165_;
  wire _2166_;
  wire _2167_;
  wire _2168_;
  wire _2169_;
  wire _2170_;
  wire _2171_;
  wire _2172_;
  wire _2173_;
  wire _2174_;
  wire _2175_;
  wire _2176_;
  wire _2177_;
  wire _2178_;
  wire _2179_;
  wire _2180_;
  wire _2181_;
  wire _2182_;
  wire _2183_;
  wire _2184_;
  wire _2185_;
  wire _2186_;
  wire _2187_;
  wire _2188_;
  wire _2189_;
  wire _2190_;
  wire _2191_;
  wire _2192_;
  wire _2193_;
  wire _2194_;
  wire _2195_;
  wire _2196_;
  wire _2197_;
  wire _2198_;
  wire _2199_;
  wire _2200_;
  wire _2201_;
  wire _2202_;
  wire _2203_;
  wire _2204_;
  wire _2205_;
  wire _2206_;
  wire _2207_;
  wire _2208_;
  wire _2209_;
  wire _2210_;
  wire _2211_;
  wire _2212_;
  wire _2213_;
  wire _2214_;
  wire _2215_;
  wire _2216_;
  wire _2217_;
  wire _2218_;
  wire _2219_;
  wire _2220_;
  wire _2221_;
  wire _2222_;
  wire _2223_;
  wire _2224_;
  wire _2225_;
  wire _2226_;
  wire _2227_;
  wire _2228_;
  wire _2229_;
  wire _2230_;
  wire _2231_;
  wire _2232_;
  wire _2233_;
  wire _2234_;
  wire _2235_;
  wire _2236_;
  wire _2237_;
  wire _2238_;
  wire _2239_;
  wire _2240_;
  wire _2241_;
  wire _2242_;
  wire _2243_;
  wire _2244_;
  wire _2245_;
  wire _2246_;
  wire _2247_;
  wire _2248_;
  wire _2249_;
  wire _2250_;
  wire _2251_;
  wire _2252_;
  wire _2253_;
  wire _2254_;
  wire _2255_;
  wire _2256_;
  wire _2257_;
  wire _2258_;
  wire _2259_;
  wire _2260_;
  wire _2261_;
  wire _2262_;
  wire _2263_;
  wire _2264_;
  wire _2265_;
  wire _2266_;
  wire _2267_;
  wire _2268_;
  wire _2269_;
  wire _2270_;
  wire _2271_;
  wire _2272_;
  wire _2273_;
  wire _2274_;
  wire _2275_;
  wire _2276_;
  wire _2277_;
  wire _2278_;
  wire _2279_;
  wire _2280_;
  wire _2281_;
  wire _2282_;
  wire _2283_;
  wire _2284_;
  wire _2285_;
  wire _2286_;
  wire _2287_;
  wire _2288_;
  wire _2289_;
  wire _2290_;
  wire _2291_;
  wire _2292_;
  wire _2293_;
  wire _2294_;
  wire _2295_;
  wire _2296_;
  wire _2297_;
  wire _2298_;
  wire _2299_;
  wire _2300_;
  wire _2301_;
  wire _2302_;
  wire _2303_;
  wire _2304_;
  wire _2305_;
  wire _2306_;
  wire _2307_;
  wire _2308_;
  wire _2309_;
  wire _2310_;
  wire _2311_;
  wire _2312_;
  wire _2313_;
  wire _2314_;
  wire _2315_;
  wire _2316_;
  wire _2317_;
  wire _2318_;
  wire _2319_;
  wire _2320_;
  wire _2321_;
  wire _2322_;
  wire _2323_;
  wire _2324_;
  wire _2325_;
  wire _2326_;
  wire _2327_;
  wire _2328_;
  wire _2329_;
  wire _2330_;
  wire _2331_;
  wire _2332_;
  wire _2333_;
  wire _2334_;
  wire _2335_;
  wire _2336_;
  wire _2337_;
  wire _2338_;
  wire _2339_;
  wire _2340_;
  wire _2341_;
  wire _2342_;
  wire _2343_;
  wire _2344_;
  wire _2345_;
  wire _2346_;
  wire [31:0] _2347_;
  wire [31:0] _2348_;
  wire [31:0] _2349_;
  wire [31:0] _2350_;
  wire [31:0] _2351_;
  wire [31:0] _2352_;
  wire [31:0] _2353_;
  wire [31:0] _2354_;
  wire [31:0] _2355_;
  wire [31:0] _2356_;
  wire [31:0] _2357_;
  wire [31:0] _2358_;
  wire [31:0] _2359_;
  wire [31:0] _2360_;
  wire [31:0] _2361_;
  wire [31:0] _2362_;
  wire [31:0] _2363_;
  wire [31:0] _2364_;
  wire [31:0] _2365_;
  wire [31:0] _2366_;
  wire [31:0] _2367_;
  wire [31:0] _2368_;
  wire [31:0] _2369_;
  wire [31:0] _2370_;
  wire [31:0] _2371_;
  wire [31:0] _2372_;
  wire [31:0] _2373_;
  wire [31:0] _2374_;
  wire [31:0] _2375_;
  wire [31:0] _2376_;
  wire [31:0] _2377_;
  wire [31:0] _2378_;
  wire [31:0] _2379_;
  wire [31:0] _2380_;
  wire [31:0] _2381_;
  wire [31:0] _2382_;
  wire [31:0] _2383_;
  wire [31:0] _2384_;
  wire [31:0] _2385_;
  wire [31:0] _2386_;
  wire [31:0] _2387_;
  wire [31:0] _2388_;
  wire [31:0] _2389_;
  wire [31:0] _2390_;
  wire [31:0] _2391_;
  wire [31:0] _2392_;
  wire [31:0] _2393_;
  wire [31:0] _2394_;
  wire [31:0] _2395_;
  wire [31:0] _2396_;
  wire [31:0] _2397_;
  wire [31:0] _2398_;
  wire [31:0] _2399_;
  wire [31:0] _2400_;
  wire [31:0] _2401_;
  wire [31:0] _2402_;
  wire [31:0] _2403_;
  wire [31:0] _2404_;
  wire [31:0] _2405_;
  wire [31:0] _2406_;
  wire [31:0] _2407_;
  wire [31:0] _2408_;
  wire [31:0] _2409_;
  wire _2410_;
  wire [31:0] _2411_;
  wire _2412_;
  wire _2413_;
  wire _2414_;
  wire _2415_;
  wire _2416_;
  wire _2417_;
  wire _2418_;
  wire [3:0] _2419_;
  wire _2420_;
  wire _2421_;
  wire _2422_;
  wire _2423_;
  wire [31:0] _2424_;
  wire [31:0] _2425_;
  wire _2426_;
  wire [3:0] _2427_;
  wire [31:0] _2428_;
  wire [31:0] _2429_;
  wire [3:0] _2430_;
  wire [31:0] _2431_;
  wire [31:0] _2432_;
  wire [3:0] _2433_;
  wire [31:0] _2434_;
  wire [31:0] _2435_;
  wire [3:0] _2436_;
  wire [31:0] _2437_;
  wire [31:0] _2438_;
  wire [31:0] _2439_;
  wire [31:0] _2440_;
  wire [31:0] _2441_;
  wire [31:0] _2442_;
  wire _2443_;
  wire [31:0] _2444_;
  wire _2445_;
  wire _2446_;
  wire _2447_;
  wire _2448_;
  wire _2449_;
  wire _2450_;
  wire _2451_;
  wire _2452_;
  wire _2453_;
  wire _2454_;
  wire _2455_;
  wire _2456_;
  wire _2457_;
  wire _2458_;
  wire _2459_;
  wire _2460_;
  wire _2461_;
  wire _2462_;
  wire _2463_;
  wire _2464_;
  wire _2465_;
  wire _2466_;
  wire _2467_;
  wire _2468_;
  wire _2469_;
  wire _2470_;
  wire _2471_;
  wire _2472_;
  wire _2473_;
  wire _2474_;
  wire _2475_;
  wire _2476_;
  wire _2477_;
  wire _2478_;
  wire _2479_;
  wire _2480_;
  wire _2481_;
  wire _2482_;
  wire _2483_;
  wire _2484_;
  wire _2485_;
  wire _2486_;
  wire _2487_;
  wire _2488_;
  wire _2489_;
  wire _2490_;
  wire _2491_;
  wire _2492_;
  wire _2493_;
  wire _2494_;
  wire _2495_;
  wire _2496_;
  wire _2497_;
  wire _2498_;
  wire _2499_;
  wire _2500_;
  wire _2501_;
  wire _2502_;
  wire _2503_;
  wire _2504_;
  wire _2505_;
  wire _2506_;
  wire _2507_;
  wire [3:0] _2508_;
  wire _2509_;
  wire _2510_;
  wire _2511_;
  wire [31:0] _2512_;
  wire [31:0] _2513_;
  wire [31:0] _2514_;
  wire [31:0] _2515_;
  wire _2516_;
  wire _2517_;
  wire _2518_;
  wire _2519_;
  wire [31:0] _2520_;
  wire [31:0] _2521_;
  wire _2522_;
  wire _2523_;
  wire _2524_;
  wire _2525_;
  wire _2526_;
  wire _2527_;
  wire _2528_;
  wire _2529_;
  wire _2530_;
  wire _2531_;
  wire _2532_;
  wire _2533_;
  wire _2534_;
  wire _2535_;
  wire _2536_;
  wire _2537_;
  wire _2538_;
  wire _2539_;
  wire _2540_;
  wire _2541_;
  wire _2542_;
  wire _2543_;
  wire _2544_;
  wire _2545_;
  wire _2546_;
  wire _2547_;
  wire _2548_;
  wire [3:0] _2549_;
  wire [3:0] _2550_;
  wire [3:0] _2551_;
  wire _2552_;
  wire _2553_;
  wire _2554_;
  wire [31:0] _2555_;
  wire [31:0] _2556_;
  wire [31:0] _2557_;
  wire [31:0] _2558_;
  wire [31:0] _2559_;
  wire [31:0] _2560_;
  wire _2561_;
  wire _2562_;
  wire _2563_;
  wire _2564_;
  wire _2565_;
  wire _2566_;
  wire _2567_;
  wire _2568_;
  wire [5:0] _2569_;
  wire [5:0] _2570_;
  wire _2571_;
  wire [35:0] _2572_;
  wire [35:0] _2573_;
  wire [1:0] _2574_;
  wire _2575_;
  wire _2576_;
  wire [31:0] _2577_;
  wire _2578_;
  wire _2579_;
  wire _2580_;
  wire _2581_;
  wire _2582_;
  wire _2583_;
  wire [35:0] _2584_;
  wire [35:0] _2585_;
  wire _2586_;
  wire [1:0] _2587_;
  wire [1:0] _2588_;
  wire _2589_;
  wire _2590_;
  wire [31:0] _2591_;
  wire _2592_;
  wire [32:0] _2593_;
  wire [32:0] _2594_;
  wire [31:0] _2595_;
  wire [32:0] _2596_;
  wire [32:0] _2597_;
  wire [31:0] _2598_;
  wire _2599_;
  wire _2600_;
  wire _2601_;
  wire _2602_;
  wire _2603_;
  wire _2604_;
  wire _2605_;
  wire _2606_;
  wire [31:0] _2607_;
  wire _2608_;
  wire _2609_;
  wire [32:0] _2610_;
  wire [32:0] _2611_;
  wire [32:0] _2612_;
  wire [32:0] _2613_;
  wire _2614_;
  wire _2615_;
  wire _2616_;
  wire _2617_;
  wire _2618_;
  wire _2619_;
  wire _2620_;
  wire _2621_;
  wire _2622_;
  wire _2623_;
  wire [1:0] _2624_;
  wire [1:0] _2625_;
  wire [1:0] _2626_;
  wire [1:0] _2627_;
  wire [1:0] _2628_;
  wire [1:0] _2629_;
  wire [1:0] _2630_;
  wire [1:0] _2631_;
  wire [1:0] _2632_;
  wire [1:0] _2633_;
  wire _2634_;
  wire _2635_;
  wire _2636_;
  wire _2637_;
  wire _2638_;
  wire _2639_;
  wire _2640_;
  wire _2641_;
  wire _2642_;
  wire _2643_;
  wire [1:0] _2644_;
  wire [1:0] _2645_;
  wire [1:0] _2646_;
  wire [1:0] _2647_;
  wire [1:0] _2648_;
  wire [1:0] _2649_;
  wire [1:0] _2650_;
  wire [1:0] _2651_;
  wire [1:0] _2652_;
  wire [1:0] _2653_;
  wire _2654_;
  wire _2655_;
  wire _2656_;
  wire _2657_;
  wire _2658_;
  wire _2659_;
  wire [31:0] _2660_;
  wire [31:0] _2661_;
  wire [31:0] _2662_;
  wire [31:0] _2663_;
  wire [31:0] _2664_;
  wire [31:0] _2665_;
  wire _2666_;
  wire _2667_;
  wire _2668_;
  wire _2669_;
  wire _2670_;
  wire _2671_;
  wire [63:0] _2672_;
  wire [63:0] _2673_;
  wire [63:0] _2674_;
  wire [63:0] _2675_;
  wire [63:0] _2676_;
  wire [63:0] _2677_;
  wire _2678_;
  wire _2679_;
  wire _2680_;
  wire _2681_;
  wire _2682_;
  wire _2683_;
  wire _2684_;
  wire _2685_;
  wire _2686_;
  wire _2687_;
  wire _2688_;
  wire _2689_;
  wire _2690_;
  wire _2691_;
  wire _2692_;
  wire _2693_;
  wire _2694_;
  wire _2695_;
  wire _2696_;
  wire _2697_;
  wire _2698_;
  wire _2699_;
  wire _2700_;
  wire _2701_;
  wire _2702_;
  wire _2703_;
  wire _2704_;
  wire _2705_;
  wire _2706_;
  wire _2707_;
  wire _2708_;
  wire _2709_;
  wire [1:0] _2710_;
  wire [1:0] _2711_;
  wire [1:0] _2712_;
  wire [1:0] _2713_;
  wire [1:0] _2714_;
  wire [1:0] _2715_;
  wire [1:0] _2716_;
  wire [1:0] _2717_;
  wire [1:0] _2718_;
  wire [1:0] _2719_;
  wire [1:0] _2720_;
  wire [1:0] _2721_;
  wire _2722_;
  wire _2723_;
  wire _2724_;
  wire _2725_;
  wire _2726_;
  wire _2727_;
  wire _2728_;
  wire _2729_;
  wire _2730_;
  wire _2731_;
  wire _2732_;
  wire _2733_;
  wire _2734_;
  wire _2735_;
  wire _2736_;
  wire _2737_;
  wire _2738_;
  wire _2739_;
  wire _2740_;
  wire _2741_;
  wire _2742_;
  wire _2743_;
  wire _2744_;
  wire _2745_;
  wire _2746_;
  wire _2747_;
  wire _2748_;
  wire _2749_;
  wire _2750_;
  wire _2751_;
  wire _2752_;
  wire _2753_;
  wire _2754_;
  wire _2755_;
  wire _2756_;
  wire _2757_;
  wire _2758_;
  wire _2759_;
  wire _2760_;
  wire _2761_;
  wire _2762_;
  wire _2763_;
  wire _2764_;
  wire _2765_;
  wire _2766_;
  wire _2767_;
  wire _2768_;
  wire _2769_;
  wire _2770_;
  wire _2771_;
  wire _2772_;
  wire _2773_;
  wire _2774_;
  wire _2775_;
  wire _2776_;
  wire _2777_;
  wire _2778_;
  wire _2779_;
  wire _2780_;
  wire _2781_;
  wire _2782_;
  wire _2783_;
  wire _2784_;
  wire _2785_;
  wire _2786_;
  wire _2787_;
  wire _2788_;
  wire _2789_;
  wire _2790_;
  wire _2791_;
  wire _2792_;
  wire _2793_;
  wire _2794_;
  wire _2795_;
  wire _2796_;
  wire _2797_;
  wire _2798_;
  wire _2799_;
  wire _2800_;
  wire _2801_;
  wire [1:0] _2802_;
  wire [1:0] _2803_;
  wire [1:0] _2804_;
  wire [1:0] _2805_;
  wire [1:0] _2806_;
  wire [1:0] _2807_;
  wire [1:0] _2808_;
  wire [1:0] _2809_;
  wire [1:0] _2810_;
  wire [1:0] _2811_;
  wire [1:0] _2812_;
  wire [1:0] _2813_;
  wire [1:0] _2814_;
  wire [1:0] _2815_;
  wire [1:0] _2816_;
  wire [1:0] _2817_;
  wire [1:0] _2818_;
  wire [1:0] _2819_;
  wire [1:0] _2820_;
  wire [1:0] _2821_;
  wire [1:0] _2822_;
  wire [1:0] _2823_;
  wire [1:0] _2824_;
  wire [1:0] _2825_;
  wire [1:0] _2826_;
  wire [1:0] _2827_;
  wire [1:0] _2828_;
  wire [1:0] _2829_;
  wire [1:0] _2830_;
  wire [1:0] _2831_;
  wire [1:0] _2832_;
  wire [1:0] _2833_;
  wire [1:0] _2834_;
  wire [1:0] _2835_;
  wire [1:0] _2836_;
  wire [1:0] _2837_;
  wire [1:0] _2838_;
  wire [1:0] _2839_;
  wire [1:0] _2840_;
  wire [1:0] _2841_;
  wire [1:0] _2842_;
  wire [1:0] _2843_;
  wire [1:0] _2844_;
  wire [1:0] _2845_;
  wire [1:0] _2846_;
  wire [1:0] _2847_;
  wire [1:0] _2848_;
  wire [1:0] _2849_;
  wire [1:0] _2850_;
  wire [1:0] _2851_;
  wire [1:0] _2852_;
  wire [1:0] _2853_;
  wire [1:0] _2854_;
  wire [1:0] _2855_;
  wire [1:0] _2856_;
  wire [1:0] _2857_;
  wire [1:0] _2858_;
  wire [1:0] _2859_;
  wire [1:0] _2860_;
  wire [1:0] _2861_;
  wire [1:0] _2862_;
  wire [1:0] _2863_;
  wire [1:0] _2864_;
  wire [1:0] _2865_;
  wire [1:0] _2866_;
  wire [1:0] _2867_;
  wire [1:0] _2868_;
  wire [1:0] _2869_;
  wire [1:0] _2870_;
  wire [1:0] _2871_;
  wire [1:0] _2872_;
  wire [1:0] _2873_;
  wire [1:0] _2874_;
  wire [1:0] _2875_;
  wire [1:0] _2876_;
  wire [1:0] _2877_;
  wire [1:0] _2878_;
  wire [1:0] _2879_;
  wire [1:0] _2880_;
  wire [1:0] _2881_;
  wire _2882_;
  wire _2883_;
  wire _2884_;
  wire _2885_;
  wire _2886_;
  wire _2887_;
  wire _2888_;
  wire _2889_;
  wire _2890_;
  wire _2891_;
  wire _2892_;
  wire _2893_;
  wire _2894_;
  wire _2895_;
  wire _2896_;
  wire _2897_;
  wire _2898_;
  wire _2899_;
  wire _2900_;
  wire _2901_;
  wire _2902_;
  wire _2903_;
  wire _2904_;
  wire _2905_;
  wire _2906_;
  wire _2907_;
  wire _2908_;
  wire _2909_;
  wire _2910_;
  wire _2911_;
  wire _2912_;
  wire _2913_;
  wire _2914_;
  wire _2915_;
  wire _2916_;
  wire _2917_;
  wire _2918_;
  wire _2919_;
  wire _2920_;
  wire _2921_;
  wire _2922_;
  wire _2923_;
  wire _2924_;
  wire _2925_;
  wire _2926_;
  wire _2927_;
  wire _2928_;
  wire _2929_;
  wire _2930_;
  wire _2931_;
  wire _2932_;
  wire _2933_;
  wire _2934_;
  wire _2935_;
  wire _2936_;
  wire _2937_;
  wire _2938_;
  wire _2939_;
  wire _2940_;
  wire _2941_;
  wire _2942_;
  wire _2943_;
  wire _2944_;
  wire _2945_;
  wire _2946_;
  wire _2947_;
  wire _2948_;
  wire _2949_;
  wire _2950_;
  wire _2951_;
  wire _2952_;
  wire _2953_;
  wire _2954_;
  wire _2955_;
  wire _2956_;
  wire _2957_;
  wire _2958_;
  wire _2959_;
  wire _2960_;
  wire _2961_;
  wire _2962_;
  wire _2963_;
  wire _2964_;
  wire _2965_;
  wire _2966_;
  wire _2967_;
  wire _2968_;
  wire _2969_;
  wire _2970_;
  wire _2971_;
  wire _2972_;
  wire _2973_;
  wire _2974_;
  wire _2975_;
  wire _2976_;
  wire _2977_;
  wire _2978_;
  wire _2979_;
  wire _2980_;
  wire _2981_;
  wire _2982_;
  wire _2983_;
  wire _2984_;
  wire _2985_;
  wire _2986_;
  wire _2987_;
  wire _2988_;
  wire _2989_;
  wire _2990_;
  wire _2991_;
  wire _2992_;
  wire _2993_;
  wire _2994_;
  wire _2995_;
  wire _2996_;
  wire _2997_;
  wire _2998_;
  wire _2999_;
  wire _3000_;
  wire _3001_;
  wire _3002_;
  wire _3003_;
  wire _3004_;
  wire _3005_;
  wire _3006_;
  wire _3007_;
  wire _3008_;
  wire _3009_;
  wire _3010_;
  wire _3011_;
  wire _3012_;
  wire _3013_;
  wire _3014_;
  wire _3015_;
  wire _3016_;
  wire _3017_;
  wire _3018_;
  wire _3019_;
  wire _3020_;
  wire _3021_;
  wire _3022_;
  wire _3023_;
  wire _3024_;
  wire _3025_;
  wire _3026_;
  wire _3027_;
  wire _3028_;
  wire _3029_;
  wire _3030_;
  wire _3031_;
  wire _3032_;
  wire _3033_;
  wire _3034_;
  wire _3035_;
  wire _3036_;
  wire _3037_;
  wire _3038_;
  wire _3039_;
  wire _3040_;
  wire _3041_;
  wire _3042_;
  wire _3043_;
  wire _3044_;
  wire _3045_;
  wire _3046_;
  wire _3047_;
  wire _3048_;
  wire _3049_;
  wire _3050_;
  wire _3051_;
  wire _3052_;
  wire _3053_;
  wire _3054_;
  wire _3055_;
  wire _3056_;
  wire _3057_;
  wire _3058_;
  wire _3059_;
  wire _3060_;
  wire _3061_;
  wire _3062_;
  wire _3063_;
  wire _3064_;
  wire _3065_;
  wire _3066_;
  wire _3067_;
  wire _3068_;
  wire _3069_;
  wire _3070_;
  wire _3071_;
  wire _3072_;
  wire _3073_;
  wire _3074_;
  wire _3075_;
  wire _3076_;
  wire _3077_;
  wire _3078_;
  wire _3079_;
  wire _3080_;
  wire _3081_;
  wire _3082_;
  wire _3083_;
  wire _3084_;
  wire _3085_;
  wire _3086_;
  wire _3087_;
  wire _3088_;
  wire _3089_;
  wire _3090_;
  wire _3091_;
  wire _3092_;
  wire _3093_;
  wire _3094_;
  wire _3095_;
  wire _3096_;
  wire _3097_;
  wire _3098_;
  wire _3099_;
  wire _3100_;
  wire _3101_;
  wire _3102_;
  wire _3103_;
  wire _3104_;
  wire _3105_;
  wire _3106_;
  wire _3107_;
  wire _3108_;
  wire _3109_;
  wire _3110_;
  wire _3111_;
  wire _3112_;
  wire _3113_;
  wire _3114_;
  wire _3115_;
  wire _3116_;
  wire _3117_;
  wire _3118_;
  wire _3119_;
  wire _3120_;
  wire _3121_;
  wire _3122_;
  wire _3123_;
  wire _3124_;
  wire _3125_;
  wire _3126_;
  wire _3127_;
  wire _3128_;
  wire _3129_;
  wire _3130_;
  wire _3131_;
  wire _3132_;
  wire _3133_;
  wire _3134_;
  wire _3135_;
  wire _3136_;
  wire _3137_;
  wire _3138_;
  wire _3139_;
  wire _3140_;
  wire _3141_;
  wire _3142_;
  wire _3143_;
  wire _3144_;
  wire _3145_;
  wire _3146_;
  wire _3147_;
  wire _3148_;
  wire _3149_;
  wire _3150_;
  wire _3151_;
  wire _3152_;
  wire _3153_;
  wire _3154_;
  wire _3155_;
  wire _3156_;
  wire _3157_;
  wire _3158_;
  wire _3159_;
  wire _3160_;
  wire _3161_;
  wire _3162_;
  wire _3163_;
  wire _3164_;
  wire _3165_;
  wire _3166_;
  wire _3167_;
  wire _3168_;
  wire _3169_;
  wire _3170_;
  wire _3171_;
  wire _3172_;
  wire _3173_;
  wire _3174_;
  wire _3175_;
  wire _3176_;
  wire _3177_;
  wire _3178_;
  wire _3179_;
  wire _3180_;
  wire _3181_;
  wire _3182_;
  wire _3183_;
  wire _3184_;
  wire _3185_;
  wire _3186_;
  wire _3187_;
  wire _3188_;
  wire _3189_;
  wire _3190_;
  wire _3191_;
  wire _3192_;
  wire _3193_;
  wire _3194_;
  wire _3195_;
  wire _3196_;
  wire _3197_;
  wire _3198_;
  wire _3199_;
  wire _3200_;
  wire _3201_;
  wire _3202_;
  wire _3203_;
  wire _3204_;
  wire _3205_;
  wire _3206_;
  wire _3207_;
  wire _3208_;
  wire _3209_;
  wire _3210_;
  wire _3211_;
  wire _3212_;
  wire _3213_;
  wire _3214_;
  wire _3215_;
  wire _3216_;
  wire _3217_;
  wire _3218_;
  wire _3219_;
  wire _3220_;
  wire _3221_;
  wire _3222_;
  wire _3223_;
  wire _3224_;
  wire _3225_;
  wire _3226_;
  wire _3227_;
  wire _3228_;
  wire _3229_;
  wire _3230_;
  wire _3231_;
  wire _3232_;
  wire _3233_;
  wire _3234_;
  wire _3235_;
  wire _3236_;
  wire _3237_;
  wire _3238_;
  wire _3239_;
  wire _3240_;
  wire _3241_;
  wire _3242_;
  wire _3243_;
  wire _3244_;
  wire _3245_;
  wire _3246_;
  wire _3247_;
  wire _3248_;
  wire _3249_;
  wire _3250_;
  wire _3251_;
  wire _3252_;
  wire _3253_;
  wire _3254_;
  wire _3255_;
  wire _3256_;
  wire _3257_;
  wire _3258_;
  wire _3259_;
  wire _3260_;
  wire _3261_;
  wire _3262_;
  wire _3263_;
  wire _3264_;
  wire _3265_;
  wire _3266_;
  wire _3267_;
  wire _3268_;
  wire _3269_;
  wire _3270_;
  wire _3271_;
  wire _3272_;
  wire _3273_;
  wire _3274_;
  wire _3275_;
  wire _3276_;
  wire _3277_;
  wire _3278_;
  wire _3279_;
  wire _3280_;
  wire _3281_;
  wire _3282_;
  wire _3283_;
  wire _3284_;
  wire _3285_;
  wire _3286_;
  wire _3287_;
  wire _3288_;
  wire _3289_;
  wire _3290_;
  wire _3291_;
  wire _3292_;
  wire _3293_;
  wire _3294_;
  wire _3295_;
  wire _3296_;
  wire _3297_;
  wire _3298_;
  wire _3299_;
  wire _3300_;
  wire _3301_;
  wire _3302_;
  wire _3303_;
  wire _3304_;
  wire _3305_;
  wire _3306_;
  wire _3307_;
  wire _3308_;
  wire _3309_;
  wire _3310_;
  wire _3311_;
  wire _3312_;
  wire _3313_;
  wire _3314_;
  wire _3315_;
  wire _3316_;
  wire _3317_;
  wire _3318_;
  wire _3319_;
  wire _3320_;
  wire _3321_;
  wire _3322_;
  wire _3323_;
  wire _3324_;
  wire _3325_;
  wire _3326_;
  wire _3327_;
  wire _3328_;
  wire _3329_;
  wire _3330_;
  wire _3331_;
  wire _3332_;
  wire _3333_;
  wire _3334_;
  wire _3335_;
  wire _3336_;
  wire _3337_;
  wire _3338_;
  wire _3339_;
  wire _3340_;
  wire _3341_;
  wire _3342_;
  wire _3343_;
  wire _3344_;
  wire _3345_;
  wire _3346_;
  wire _3347_;
  wire _3348_;
  wire _3349_;
  wire _3350_;
  wire _3351_;
  wire _3352_;
  wire _3353_;
  wire _3354_;
  wire _3355_;
  wire _3356_;
  wire _3357_;
  wire _3358_;
  wire _3359_;
  wire _3360_;
  wire _3361_;
  wire _3362_;
  wire _3363_;
  wire _3364_;
  wire _3365_;
  wire _3366_;
  wire _3367_;
  wire _3368_;
  wire _3369_;
  wire _3370_;
  wire _3371_;
  wire _3372_;
  wire _3373_;
  wire _3374_;
  wire _3375_;
  wire _3376_;
  wire _3377_;
  wire _3378_;
  wire _3379_;
  wire _3380_;
  wire _3381_;
  wire _3382_;
  wire _3383_;
  wire _3384_;
  wire _3385_;
  wire _3386_;
  wire _3387_;
  wire _3388_;
  wire _3389_;
  wire _3390_;
  wire _3391_;
  wire _3392_;
  wire _3393_;
  wire _3394_;
  wire _3395_;
  wire _3396_;
  wire _3397_;
  wire _3398_;
  wire _3399_;
  wire _3400_;
  wire _3401_;
  wire _3402_;
  wire _3403_;
  wire _3404_;
  wire _3405_;
  wire _3406_;
  wire _3407_;
  wire _3408_;
  wire _3409_;
  wire _3410_;
  wire _3411_;
  wire _3412_;
  wire _3413_;
  wire _3414_;
  wire _3415_;
  wire _3416_;
  wire _3417_;
  wire _3418_;
  wire _3419_;
  wire _3420_;
  wire _3421_;
  wire _3422_;
  wire _3423_;
  wire _3424_;
  wire _3425_;
  wire _3426_;
  wire _3427_;
  wire _3428_;
  wire _3429_;
  wire _3430_;
  wire _3431_;
  wire _3432_;
  wire _3433_;
  wire _3434_;
  wire _3435_;
  wire _3436_;
  wire _3437_;
  wire _3438_;
  wire _3439_;
  wire _3440_;
  wire _3441_;
  wire _3442_;
  wire _3443_;
  wire _3444_;
  wire _3445_;
  wire _3446_;
  wire _3447_;
  wire _3448_;
  wire _3449_;
  wire _3450_;
  wire _3451_;
  wire _3452_;
  wire _3453_;
  wire _3454_;
  wire _3455_;
  wire _3456_;
  wire _3457_;
  wire _3458_;
  wire _3459_;
  wire _3460_;
  wire _3461_;
  wire _3462_;
  wire _3463_;
  wire _3464_;
  wire _3465_;
  wire _3466_;
  wire _3467_;
  wire _3468_;
  wire _3469_;
  wire _3470_;
  wire _3471_;
  wire _3472_;
  wire _3473_;
  wire _3474_;
  wire _3475_;
  wire _3476_;
  wire _3477_;
  wire _3478_;
  wire _3479_;
  wire _3480_;
  wire _3481_;
  wire _3482_;
  wire _3483_;
  wire _3484_;
  wire _3485_;
  wire _3486_;
  wire _3487_;
  wire _3488_;
  wire _3489_;
  wire _3490_;
  wire _3491_;
  wire _3492_;
  wire _3493_;
  wire _3494_;
  wire _3495_;
  wire _3496_;
  wire _3497_;
  wire _3498_;
  wire _3499_;
  wire _3500_;
  wire _3501_;
  wire _3502_;
  wire _3503_;
  wire _3504_;
  wire _3505_;
  wire [31:0] _3506_;
  wire [31:0] _3507_;
  wire [31:0] _3508_;
  wire [31:0] _3509_;
  wire [31:0] _3510_;
  wire [31:0] _3511_;
  wire [31:0] _3512_;
  wire [31:0] _3513_;
  wire [31:0] _3514_;
  wire [31:0] _3515_;
  wire [31:0] _3516_;
  wire [31:0] _3517_;
  wire [31:0] _3518_;
  wire [31:0] _3519_;
  wire [31:0] _3520_;
  wire [31:0] _3521_;
  wire [31:0] _3522_;
  wire [31:0] _3523_;
  wire [31:0] _3524_;
  wire [31:0] _3525_;
  wire [31:0] _3526_;
  wire [31:0] _3527_;
  wire [31:0] _3528_;
  wire [31:0] _3529_;
  wire [31:0] _3530_;
  wire [31:0] _3531_;
  wire [31:0] _3532_;
  wire [31:0] _3533_;
  wire [31:0] _3534_;
  wire [31:0] _3535_;
  wire [31:0] _3536_;
  wire [31:0] _3537_;
  wire [31:0] _3538_;
  wire [31:0] _3539_;
  wire [31:0] _3540_;
  wire [31:0] _3541_;
  wire [31:0] _3542_;
  wire [31:0] _3543_;
  wire [31:0] _3544_;
  wire [31:0] _3545_;
  wire [31:0] _3546_;
  wire [31:0] _3547_;
  wire [31:0] _3548_;
  wire [31:0] _3549_;
  wire [31:0] _3550_;
  wire [31:0] _3551_;
  wire [31:0] _3552_;
  wire [31:0] _3553_;
  wire _3554_;
  wire _3555_;
  wire _3556_;
  wire _3557_;
  wire _3558_;
  wire _3559_;
  wire _3560_;
  wire _3561_;
  wire _3562_;
  wire _3563_;
  wire _3564_;
  wire _3565_;
  wire _3566_;
  wire _3567_;
  wire _3568_;
  wire _3569_;
  wire _3570_;
  wire _3571_;
  wire _3572_;
  wire _3573_;
  wire _3574_;
  wire _3575_;
  wire _3576_;
  wire _3577_;
  wire _3578_;
  wire _3579_;
  wire _3580_;
  wire _3581_;
  wire _3582_;
  wire _3583_;
  wire _3584_;
  wire _3585_;
  wire _3586_;
  wire _3587_;
  wire _3588_;
  wire _3589_;
  wire _3590_;
  wire _3591_;
  wire _3592_;
  wire _3593_;
  wire _3594_;
  wire _3595_;
  wire _3596_;
  wire _3597_;
  wire _3598_;
  wire _3599_;
  wire _3600_;
  wire _3601_;
  wire _3602_;
  wire _3603_;
  wire _3604_;
  wire _3605_;
  wire _3606_;
  wire _3607_;
  wire _3608_;
  wire _3609_;
  wire _3610_;
  wire _3611_;
  wire _3612_;
  wire _3613_;
  wire _3614_;
  wire _3615_;
  wire _3616_;
  wire _3617_;
  wire _3618_;
  wire _3619_;
  wire _3620_;
  wire _3621_;
  wire _3622_;
  wire _3623_;
  wire _3624_;
  wire _3625_;
  wire _3626_;
  wire _3627_;
  wire _3628_;
  wire _3629_;
  wire _3630_;
  wire _3631_;
  wire _3632_;
  wire _3633_;
  wire [31:0] _3634_;
  wire [31:0] _3635_;
  wire [31:0] _3636_;
  wire [31:0] _3637_;
  wire [31:0] _3638_;
  wire [31:0] _3639_;
  wire [31:0] _3640_;
  wire [31:0] _3641_;
  wire [31:0] _3642_;
  wire [31:0] _3643_;
  wire [31:0] _3644_;
  wire [31:0] _3645_;
  wire [31:0] _3646_;
  wire [31:0] _3647_;
  wire [31:0] _3648_;
  wire [31:0] _3649_;
  wire [31:0] _3650_;
  wire [31:0] _3651_;
  wire [31:0] _3652_;
  wire [31:0] _3653_;
  wire [31:0] _3654_;
  wire [31:0] _3655_;
  wire [31:0] _3656_;
  wire [31:0] _3657_;
  wire [31:0] _3658_;
  wire [31:0] _3659_;
  wire [31:0] _3660_;
  wire [31:0] _3661_;
  wire [31:0] _3662_;
  wire [31:0] _3663_;
  wire [31:0] _3664_;
  wire [31:0] _3665_;
  wire [31:0] _3666_;
  wire [31:0] _3667_;
  wire [31:0] _3668_;
  wire [31:0] _3669_;
  wire [31:0] _3670_;
  wire [31:0] _3671_;
  wire [31:0] _3672_;
  wire [31:0] _3673_;
  wire [31:0] _3674_;
  wire [31:0] _3675_;
  wire [31:0] _3676_;
  wire [31:0] _3677_;
  wire [31:0] _3678_;
  wire [31:0] _3679_;
  wire [31:0] _3680_;
  wire [31:0] _3681_;
  wire [31:0] _3682_;
  wire [31:0] _3683_;
  wire [31:0] _3684_;
  wire [31:0] _3685_;
  wire [31:0] _3686_;
  wire [31:0] _3687_;
  wire [31:0] _3688_;
  wire [31:0] _3689_;
  wire [31:0] _3690_;
  wire [31:0] _3691_;
  wire [31:0] _3692_;
  wire [31:0] _3693_;
  wire [31:0] _3694_;
  wire [31:0] _3695_;
  wire [31:0] _3696_;
  wire [31:0] _3697_;
  wire [31:0] _3698_;
  wire [31:0] _3699_;
  wire [31:0] _3700_;
  wire [31:0] _3701_;
  wire [31:0] _3702_;
  wire [31:0] _3703_;
  wire [31:0] _3704_;
  wire [31:0] _3705_;
  wire [31:0] _3706_;
  wire [31:0] _3707_;
  wire [31:0] _3708_;
  wire [31:0] _3709_;
  wire [31:0] _3710_;
  wire [31:0] _3711_;
  wire [31:0] _3712_;
  wire [31:0] _3713_;
  wire [31:0] _3714_;
  wire [31:0] _3715_;
  wire [31:0] _3716_;
  wire [31:0] _3717_;
  wire [31:0] _3718_;
  wire [31:0] _3719_;
  wire [31:0] _3720_;
  wire [31:0] _3721_;
  wire [31:0] _3722_;
  wire [31:0] _3723_;
  wire [31:0] _3724_;
  wire [31:0] _3725_;
  wire [31:0] _3726_;
  wire [31:0] _3727_;
  wire [31:0] _3728_;
  wire [31:0] _3729_;
  wire [31:0] _3730_;
  wire [31:0] _3731_;
  wire [31:0] _3732_;
  wire [31:0] _3733_;
  wire [31:0] _3734_;
  wire [31:0] _3735_;
  wire [31:0] _3736_;
  wire [31:0] _3737_;
  wire [31:0] _3738_;
  wire [31:0] _3739_;
  wire [31:0] _3740_;
  wire [31:0] _3741_;
  wire [31:0] _3742_;
  wire [31:0] _3743_;
  wire [31:0] _3744_;
  wire [31:0] _3745_;
  wire [31:0] _3746_;
  wire [31:0] _3747_;
  wire [31:0] _3748_;
  wire [31:0] _3749_;
  wire [31:0] _3750_;
  wire [31:0] _3751_;
  wire [31:0] _3752_;
  wire [31:0] _3753_;
  wire [31:0] _3754_;
  wire [31:0] _3755_;
  wire [31:0] _3756_;
  wire [31:0] _3757_;
  wire [31:0] _3758_;
  wire [31:0] _3759_;
  wire [31:0] _3760_;
  wire [31:0] _3761_;
  wire _3762_;
  wire _3763_;
  wire _3764_;
  wire _3765_;
  wire _3766_;
  wire _3767_;
  wire _3768_;
  wire _3769_;
  wire _3770_;
  wire _3771_;
  wire _3772_;
  wire _3773_;
  wire _3774_;
  wire _3775_;
  wire _3776_;
  wire _3777_;
  wire _3778_;
  wire _3779_;
  wire _3780_;
  wire _3781_;
  wire _3782_;
  wire _3783_;
  wire _3784_;
  wire _3785_;
  wire _3786_;
  wire _3787_;
  wire _3788_;
  wire _3789_;
  wire _3790_;
  wire _3791_;
  wire _3792_;
  wire _3793_;
  wire _3794_;
  wire _3795_;
  wire _3796_;
  wire _3797_;
  wire _3798_;
  wire _3799_;
  wire _3800_;
  wire _3801_;
  wire _3802_;
  wire _3803_;
  wire _3804_;
  wire _3805_;
  wire _3806_;
  wire _3807_;
  wire _3808_;
  wire _3809_;
  wire _3810_;
  wire _3811_;
  wire _3812_;
  wire _3813_;
  wire _3814_;
  wire _3815_;
  wire _3816_;
  wire _3817_;
  wire _3818_;
  wire _3819_;
  wire _3820_;
  wire _3821_;
  wire _3822_;
  wire _3823_;
  wire _3824_;
  wire _3825_;
  wire _3826_;
  wire _3827_;
  wire _3828_;
  wire _3829_;
  wire _3830_;
  wire _3831_;
  wire _3832_;
  wire _3833_;
  wire _3834_;
  wire _3835_;
  wire _3836_;
  wire _3837_;
  wire _3838_;
  wire _3839_;
  wire _3840_;
  wire _3841_;
  wire [31:0] _3842_;
  wire [31:0] _3843_;
  wire [31:0] _3844_;
  wire [31:0] _3845_;
  wire [31:0] _3846_;
  wire [31:0] _3847_;
  wire [31:0] _3848_;
  wire [31:0] _3849_;
  wire [31:0] _3850_;
  wire [31:0] _3851_;
  wire [31:0] _3852_;
  wire [31:0] _3853_;
  wire [31:0] _3854_;
  wire [31:0] _3855_;
  wire [31:0] _3856_;
  wire [31:0] _3857_;
  wire [31:0] _3858_;
  wire [31:0] _3859_;
  wire [31:0] _3860_;
  wire [31:0] _3861_;
  wire [31:0] _3862_;
  wire [31:0] _3863_;
  wire [31:0] _3864_;
  wire [31:0] _3865_;
  wire [31:0] _3866_;
  wire [31:0] _3867_;
  wire [31:0] _3868_;
  wire [31:0] _3869_;
  wire [31:0] _3870_;
  wire [31:0] _3871_;
  wire [31:0] _3872_;
  wire [31:0] _3873_;
  wire [31:0] _3874_;
  wire [31:0] _3875_;
  wire [31:0] _3876_;
  wire [31:0] _3877_;
  wire [31:0] _3878_;
  wire [31:0] _3879_;
  wire [31:0] _3880_;
  wire [31:0] _3881_;
  wire [31:0] _3882_;
  wire [31:0] _3883_;
  wire [31:0] _3884_;
  wire [31:0] _3885_;
  wire [31:0] _3886_;
  wire [31:0] _3887_;
  wire [31:0] _3888_;
  wire [31:0] _3889_;
  wire [31:0] _3890_;
  wire [31:0] _3891_;
  wire [31:0] _3892_;
  wire [31:0] _3893_;
  wire [31:0] _3894_;
  wire [31:0] _3895_;
  wire [31:0] _3896_;
  wire [31:0] _3897_;
  wire [31:0] _3898_;
  wire [31:0] _3899_;
  wire [31:0] _3900_;
  wire [31:0] _3901_;
  wire [31:0] _3902_;
  wire [31:0] _3903_;
  wire [31:0] _3904_;
  wire [31:0] _3905_;
  wire [31:0] _3906_;
  wire [31:0] _3907_;
  wire [31:0] _3908_;
  wire [31:0] _3909_;
  wire [31:0] _3910_;
  wire [31:0] _3911_;
  wire [31:0] _3912_;
  wire [31:0] _3913_;
  wire [31:0] _3914_;
  wire [31:0] _3915_;
  wire [31:0] _3916_;
  wire [31:0] _3917_;
  wire [31:0] _3918_;
  wire [31:0] _3919_;
  wire [31:0] _3920_;
  wire [31:0] _3921_;
  wire [31:0] _3922_;
  wire [31:0] _3923_;
  wire [31:0] _3924_;
  wire [31:0] _3925_;
  wire [31:0] _3926_;
  wire [31:0] _3927_;
  wire _3928_;
  wire _3929_;
  wire _3930_;
  wire _3931_;
  wire _3932_;
  wire _3933_;
  wire _3934_;
  wire _3935_;
  wire _3936_;
  wire _3937_;
  wire _3938_;
  wire _3939_;
  wire _3940_;
  wire _3941_;
  wire _3942_;
  wire _3943_;
  wire _3944_;
  wire _3945_;
  wire _3946_;
  wire _3947_;
  wire _3948_;
  wire _3949_;
  wire _3950_;
  wire _3951_;
  wire _3952_;
  wire _3953_;
  wire _3954_;
  wire _3955_;
  wire _3956_;
  wire _3957_;
  wire _3958_;
  wire _3959_;
  wire _3960_;
  wire _3961_;
  wire _3962_;
  wire _3963_;
  wire _3964_;
  wire _3965_;
  wire _3966_;
  wire _3967_;
  wire _3968_;
  wire _3969_;
  wire _3970_;
  wire _3971_;
  wire _3972_;
  wire _3973_;
  wire _3974_;
  wire _3975_;
  wire _3976_;
  wire _3977_;
  wire _3978_;
  wire _3979_;
  wire _3980_;
  wire _3981_;
  wire _3982_;
  wire _3983_;
  wire _3984_;
  wire _3985_;
  wire _3986_;
  wire _3987_;
  wire _3988_;
  wire _3989_;
  wire _3990_;
  wire _3991_;
  wire _3992_;
  wire _3993_;
  wire _3994_;
  wire _3995_;
  wire _3996_;
  wire _3997_;
  wire _3998_;
  wire _3999_;
  wire _4000_;
  wire _4001_;
  wire _4002_;
  wire _4003_;
  wire _4004_;
  wire _4005_;
  wire _4006_;
  wire _4007_;
  wire [31:0] _4008_;
  wire [31:0] _4009_;
  wire [31:0] _4010_;
  wire [31:0] _4011_;
  wire [31:0] _4012_;
  wire [31:0] _4013_;
  wire [31:0] _4014_;
  wire [31:0] _4015_;
  wire [31:0] _4016_;
  wire [31:0] _4017_;
  wire [31:0] _4018_;
  wire [31:0] _4019_;
  wire [31:0] _4020_;
  wire [31:0] _4021_;
  wire [31:0] _4022_;
  wire [31:0] _4023_;
  wire [31:0] _4024_;
  wire [31:0] _4025_;
  wire [31:0] _4026_;
  wire [31:0] _4027_;
  wire [31:0] _4028_;
  wire [31:0] _4029_;
  wire [31:0] _4030_;
  wire [31:0] _4031_;
  wire [31:0] _4032_;
  wire [31:0] _4033_;
  wire [31:0] _4034_;
  wire [31:0] _4035_;
  wire [31:0] _4036_;
  wire [31:0] _4037_;
  wire [31:0] _4038_;
  wire [31:0] _4039_;
  wire [31:0] _4040_;
  wire [31:0] _4041_;
  wire [31:0] _4042_;
  wire [31:0] _4043_;
  wire [31:0] _4044_;
  wire [31:0] _4045_;
  wire [31:0] _4046_;
  wire [31:0] _4047_;
  wire [31:0] _4048_;
  wire [31:0] _4049_;
  wire [31:0] _4050_;
  wire [31:0] _4051_;
  wire [31:0] _4052_;
  wire [31:0] _4053_;
  wire [31:0] _4054_;
  wire [31:0] _4055_;
  wire [31:0] _4056_;
  wire [31:0] _4057_;
  wire [31:0] _4058_;
  wire [31:0] _4059_;
  wire [31:0] _4060_;
  wire [31:0] _4061_;
  wire [31:0] _4062_;
  wire [31:0] _4063_;
  wire [31:0] _4064_;
  wire [31:0] _4065_;
  wire [31:0] _4066_;
  wire [31:0] _4067_;
  wire [31:0] _4068_;
  wire [31:0] _4069_;
  wire [31:0] _4070_;
  wire [31:0] _4071_;
  wire [31:0] _4072_;
  wire [31:0] _4073_;
  wire [31:0] _4074_;
  wire [31:0] _4075_;
  wire [31:0] _4076_;
  wire [31:0] _4077_;
  wire [31:0] _4078_;
  wire [31:0] _4079_;
  wire [31:0] _4080_;
  wire [31:0] _4081_;
  wire [31:0] _4082_;
  wire [31:0] _4083_;
  wire [31:0] _4084_;
  wire [31:0] _4085_;
  wire [31:0] _4086_;
  wire [31:0] _4087_;
  wire _4088_;
  wire _4089_;
  wire _4090_;
  wire _4091_;
  wire _4092_;
  wire _4093_;
  wire [35:0] _4094_;
  wire [35:0] _4095_;
  wire [35:0] _4096_;
  wire [35:0] _4097_;
  wire [35:0] _4098_;
  wire [35:0] _4099_;
  wire [31:0] branch_csr_pc_w;
  wire branch_csr_request_w;
  wire [31:0] branch_d_exec0_pc_w;
  wire [1:0] branch_d_exec0_priv_w;
  wire branch_d_exec0_request_w;
  wire [31:0] branch_d_exec1_pc_w;
  wire [1:0] branch_d_exec1_priv_w;
  wire branch_d_exec1_request_w;
  wire branch_exec0_is_call_w;
  wire branch_exec0_is_jmp_w;
  wire branch_exec0_is_not_taken_w;
  wire branch_exec0_is_ret_w;
  wire branch_exec0_is_taken_w;
  wire [31:0] branch_exec0_pc_w;
  wire [31:0] branch_exec0_source_w;
  wire branch_exec1_is_call_w;
  wire branch_exec1_is_jmp_w;
  wire branch_exec1_is_not_taken_w;
  wire branch_exec1_is_ret_w;
  wire branch_exec1_is_taken_w;
  wire [31:0] branch_exec1_pc_w;
  wire branch_exec1_request_w;
  wire [31:0] branch_exec1_source_w;
  wire branch_info_is_call_w;
  wire branch_info_is_jmp_w;
  wire branch_info_is_not_taken_w;
  wire branch_info_is_ret_w;
  wire branch_info_is_taken_w;
  wire [31:0] branch_info_pc_w;
  wire branch_info_request_w;
  wire [31:0] branch_info_source_w;
  wire [31:0] branch_pc_w;
  wire [1:0] branch_priv_w;
  wire branch_request_w;
  input clk_i;
  wire [31:0] cpu_id_i;
  wire csr_opcode_invalid_w;
  wire [31:0] csr_opcode_opcode_w;
  wire [31:0] csr_opcode_pc_w;
  wire [4:0] csr_opcode_ra_idx_w;
  wire [31:0] csr_opcode_ra_operand_w;
  wire [4:0] csr_opcode_rb_idx_w;
  wire [31:0] csr_opcode_rb_operand_w;
  wire [4:0] csr_opcode_rd_idx_w;
  wire csr_opcode_valid_w;
  wire [5:0] csr_result_e1_exception_w;
  wire [31:0] csr_result_e1_value_w;
  wire [31:0] csr_result_e1_wdata_w;
  wire csr_result_e1_write_w;
  wire [31:0] csr_writeback_exception_addr_w;
  wire [31:0] csr_writeback_exception_pc_w;
  wire [5:0] csr_writeback_exception_w;
  wire [11:0] csr_writeback_waddr_w;
  wire [31:0] csr_writeback_wdata_w;
  wire csr_writeback_write_w;
  wire div_opcode_valid_w;
  wire exec0_hold_w;
  wire exec0_opcode_valid_w;
  wire exec1_hold_w;
  wire exec1_opcode_valid_w;
  wire fetch0_accept_w;
  wire fetch0_fault_fetch_w;
  wire fetch0_fault_page_w;
  wire fetch0_instr_branch_w;
  wire fetch0_instr_csr_w;
  wire fetch0_instr_div_w;
  wire fetch0_instr_exec_w;
  wire fetch0_instr_invalid_w;
  wire fetch0_instr_lsu_w;
  wire fetch0_instr_mul_w;
  wire fetch0_instr_rd_valid_w;
  wire [31:0] fetch0_instr_w;
  wire [31:0] fetch0_pc_w;
  wire fetch0_valid_w;
  wire fetch1_accept_w;
  wire fetch1_fault_fetch_w;
  wire fetch1_fault_page_w;
  wire fetch1_instr_branch_w;
  wire fetch1_instr_csr_w;
  wire fetch1_instr_div_w;
  wire fetch1_instr_exec_w;
  wire fetch1_instr_invalid_w;
  wire fetch1_instr_lsu_w;
  wire fetch1_instr_mul_w;
  wire fetch1_instr_rd_valid_w;
  wire [31:0] fetch1_instr_w;
  wire [31:0] fetch1_pc_w;
  wire fetch1_valid_w;
  wire fetch_in_fault_w;
  wire [1:0] fetch_in_priv_w;
  wire ifence_w;
  wire interrupt_inhibit_w;
  wire intr_i;
  wire lsu_opcode_invalid_w;
  wire [31:0] lsu_opcode_opcode_w;
  wire [31:0] lsu_opcode_ra_operand_w;
  wire [31:0] lsu_opcode_rb_operand_w;
  wire lsu_opcode_valid_w;
  wire lsu_stall_w;
  input mem_d_accept_i;
  input mem_d_ack_i;
  output [31:0] mem_d_addr_o;
  output mem_d_cacheable_o;
  input [31:0] mem_d_data_rd_i;
  output [31:0] mem_d_data_wr_o;
  input mem_d_error_i;
  output mem_d_flush_o;
  output mem_d_invalidate_o;
  output mem_d_rd_o;
  output [10:0] mem_d_req_tag_o;
  input [10:0] mem_d_resp_tag_i;
  output [3:0] mem_d_wr_o;
  output mem_d_writeback_o;
  input mem_i_accept_i;
  input mem_i_error_i;
  output mem_i_flush_o;
  input [63:0] mem_i_inst_i;
  output mem_i_invalidate_o;
  output [31:0] mem_i_pc_o;
  output mem_i_rd_o;
  input mem_i_valid_i;
  wire mmu_ifetch_accept_w;
  wire mmu_ifetch_error_w;
  wire mmu_ifetch_flush_w;
  wire [63:0] mmu_ifetch_inst_w;
  wire mmu_ifetch_invalidate_w;
  wire [31:0] mmu_ifetch_pc_w;
  wire mmu_ifetch_rd_w;
  wire mmu_ifetch_valid_w;
  wire mmu_load_fault_w;
  wire mmu_lsu_accept_w;
  wire mmu_lsu_ack_w;
  wire [31:0] mmu_lsu_addr_w;
  wire mmu_lsu_cacheable_w;
  wire [31:0] mmu_lsu_data_rd_w;
  wire [31:0] mmu_lsu_data_wr_w;
  wire mmu_lsu_error_w;
  wire mmu_lsu_flush_w;
  wire mmu_lsu_invalidate_w;
  wire mmu_lsu_rd_w;
  wire [10:0] mmu_lsu_req_tag_w;
  wire [10:0] mmu_lsu_resp_tag_w;
  wire [3:0] mmu_lsu_wr_w;
  wire mmu_lsu_writeback_w;
  wire mmu_mxr_w;
  wire mmu_store_fault_w;
  wire mmu_sum_w;
  wire mul_hold_w;
  wire mul_opcode_invalid_w;
  wire [31:0] mul_opcode_opcode_w;
  wire [31:0] mul_opcode_ra_operand_w;
  wire [31:0] mul_opcode_rb_operand_w;
  wire mul_opcode_valid_w;
  wire opcode0_invalid_w;
  wire [31:0] opcode0_opcode_w;
  wire [31:0] opcode0_pc_w;
  wire [4:0] opcode0_ra_idx_w;
  wire [31:0] opcode0_ra_operand_w;
  wire [4:0] opcode0_rb_idx_w;
  wire [31:0] opcode0_rb_operand_w;
  wire [4:0] opcode0_rd_idx_w;
  wire opcode1_invalid_w;
  wire [31:0] opcode1_opcode_w;
  wire [31:0] opcode1_pc_w;
  wire [4:0] opcode1_ra_idx_w;
  wire [31:0] opcode1_ra_operand_w;
  wire [4:0] opcode1_rb_idx_w;
  wire [31:0] opcode1_rb_operand_w;
  wire [4:0] opcode1_rd_idx_w;
  wire [31:0] reset_vector_i;
  input rst_i;
  wire take_interrupt_w;
  wire [31:0] \u_csr.branch_csr_pc_o ;
  wire \u_csr.branch_csr_request_o ;
  reg \u_csr.branch_q ;
  reg [31:0] \u_csr.branch_target_q ;
  wire \u_csr.clk_i ;
  wire \u_csr.clr_r ;
  wire [31:0] \u_csr.cpu_id_i ;
  wire \u_csr.csr_branch_w ;
  wire \u_csr.csr_fault_r ;
  wire [1:0] \u_csr.csr_priv_r ;
  wire [31:0] \u_csr.csr_rdata_w ;
  wire [5:0] \u_csr.csr_result_e1_exception_o ;
  wire [31:0] \u_csr.csr_result_e1_value_o ;
  wire [31:0] \u_csr.csr_result_e1_wdata_o ;
  wire \u_csr.csr_result_e1_write_o ;
  wire [31:0] \u_csr.csr_target_w ;
  reg [31:0] \u_csr.csr_wdata_e1_q ;
  wire \u_csr.csr_write_r ;
  wire [31:0] \u_csr.csr_writeback_exception_addr_i ;
  wire [5:0] \u_csr.csr_writeback_exception_i ;
  wire [31:0] \u_csr.csr_writeback_exception_pc_i ;
  wire [11:0] \u_csr.csr_writeback_waddr_i ;
  wire [31:0] \u_csr.csr_writeback_wdata_i ;
  wire \u_csr.csr_writeback_write_i ;
  wire \u_csr.csrrc_w ;
  wire \u_csr.csrrci_w ;
  wire \u_csr.csrrs_w ;
  wire \u_csr.csrrsi_w ;
  wire \u_csr.csrrw_w ;
  wire \u_csr.csrrwi_w ;
  wire [1:0] \u_csr.current_priv_w ;
  wire [31:0] \u_csr.data_r ;
  wire \u_csr.eret_fault_w ;
  wire [1:0] \u_csr.eret_priv_w ;
  wire \u_csr.eret_w ;
  reg [5:0] \u_csr.exception_e1_q ;
  wire \u_csr.ifence_o ;
  reg \u_csr.ifence_q ;
  wire \u_csr.ifence_w ;
  wire \u_csr.interrupt_inhibit_i ;
  wire [31:0] \u_csr.interrupt_w ;
  wire \u_csr.intr_i ;
  wire [31:0] \u_csr.misa_w ;
  wire \u_csr.mmu_mxr_o ;
  wire \u_csr.mmu_sum_o ;
  wire \u_csr.opcode_invalid_i ;
  wire [31:0] \u_csr.opcode_opcode_i ;
  wire [31:0] \u_csr.opcode_pc_i ;
  wire [4:0] \u_csr.opcode_ra_idx_i ;
  wire [31:0] \u_csr.opcode_ra_operand_i ;
  wire [4:0] \u_csr.opcode_rb_idx_i ;
  wire [31:0] \u_csr.opcode_rb_operand_i ;
  wire [4:0] \u_csr.opcode_rd_idx_i ;
  wire \u_csr.opcode_valid_i ;
  reg [31:0] \u_csr.rd_result_e1_q ;
  reg \u_csr.rd_valid_e1_q ;
  reg \u_csr.reset_q ;
  wire [31:0] \u_csr.reset_vector_i ;
  wire \u_csr.rst_i ;
  wire \u_csr.satp_update_w ;
  wire \u_csr.set_r ;
  wire \u_csr.sfence_w ;
  wire [31:0] \u_csr.status_reg_w ;
  wire \u_csr.take_interrupt_o ;
  reg \u_csr.take_interrupt_q ;
  wire \u_csr.timer_irq_w ;
  wire \u_csr.u_csrfile.branch_r ;
  wire [31:0] \u_csr.u_csrfile.branch_target_r ;
  wire \u_csr.u_csrfile.buffer_mip_w ;
  wire \u_csr.u_csrfile.clk_i ;
  wire [31:0] \u_csr.u_csrfile.cpu_id_i ;
  wire \u_csr.u_csrfile.csr_branch_o ;
  reg [31:0] \u_csr.u_csrfile.csr_mcause_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mcause_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mcycle_h_q ;
  reg [31:0] \u_csr.u_csrfile.csr_mcycle_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mcycle_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mepc_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mepc_r ;
  wire [31:0] \u_csr.u_csrfile.csr_mideleg_q ;
  reg [31:0] \u_csr.u_csrfile.csr_mie_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mie_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mip_next_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mip_next_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mip_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mip_r ;
  reg \u_csr.u_csrfile.csr_mip_upd_q ;
  wire [1:0] \u_csr.u_csrfile.csr_mpriv_q ;
  reg [31:0] \u_csr.u_csrfile.csr_mscratch_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mscratch_r ;
  reg \u_csr.u_csrfile.csr_mtime_ie_q ;
  wire \u_csr.u_csrfile.csr_mtime_ie_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mtimecmp_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mtimecmp_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mtval_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mtval_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mtvec_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mtvec_r ;
  wire [11:0] \u_csr.u_csrfile.csr_raddr_i ;
  wire [31:0] \u_csr.u_csrfile.csr_rdata_o ;
  wire \u_csr.u_csrfile.csr_ren_i ;
  wire [31:0] \u_csr.u_csrfile.csr_sepc_q ;
  reg [31:0] \u_csr.u_csrfile.csr_sr_q ;
  wire [31:0] \u_csr.u_csrfile.csr_sr_r ;
  wire [31:0] \u_csr.u_csrfile.csr_stvec_q ;
  wire [31:0] \u_csr.u_csrfile.csr_target_o ;
  wire [11:0] \u_csr.u_csrfile.csr_waddr_i ;
  wire [31:0] \u_csr.u_csrfile.csr_wdata_i ;
  wire [31:0] \u_csr.u_csrfile.exception_addr_i ;
  wire [5:0] \u_csr.u_csrfile.exception_i ;
  wire [31:0] \u_csr.u_csrfile.exception_pc_i ;
  wire \u_csr.u_csrfile.exception_s_w ;
  wire \u_csr.u_csrfile.ext_intr_i ;
  wire [31:0] \u_csr.u_csrfile.interrupt_o ;
  wire [31:0] \u_csr.u_csrfile.irq_masked_r ;
  wire [31:0] \u_csr.u_csrfile.irq_pending_r ;
  reg [1:0] \u_csr.u_csrfile.irq_priv_q ;
  wire [1:0] \u_csr.u_csrfile.irq_priv_r ;
  wire \u_csr.u_csrfile.is_exception_w ;
  wire [31:0] \u_csr.u_csrfile.misa_i ;
  wire [1:0] \u_csr.u_csrfile.priv_o ;
  wire [31:0] \u_csr.u_csrfile.rdata_r ;
  wire \u_csr.u_csrfile.rst_i ;
  wire [31:0] \u_csr.u_csrfile.status_o ;
  wire \u_csr.u_csrfile.timer_intr_i ;
  wire \u_div.clk_i ;
  reg \u_div.div_busy_q ;
  wire \u_div.div_complete_w ;
  reg \u_div.div_inst_q ;
  wire \u_div.div_operation_w ;
  wire \u_div.div_rem_inst_w ;
  wire [31:0] \u_div.div_result_r ;
  wire \u_div.div_start_w ;
  reg [31:0] \u_div.dividend_q ;
  reg [62:0] \u_div.divisor_q ;
  wire \u_div.inst_div_w ;
  wire \u_div.inst_divu_w ;
  wire \u_div.inst_rem_w ;
  wire \u_div.inst_remu_w ;
  reg \u_div.invert_res_q ;
  reg [31:0] \u_div.last_a_q ;
  reg [31:0] \u_div.last_b_q ;
  reg \u_div.last_div_q ;
  reg \u_div.last_divu_q ;
  reg \u_div.last_rem_q ;
  reg \u_div.last_remu_q ;
  wire \u_div.opcode_invalid_i ;
  wire [31:0] \u_div.opcode_opcode_i ;
  wire [31:0] \u_div.opcode_pc_i ;
  wire [4:0] \u_div.opcode_ra_idx_i ;
  wire [31:0] \u_div.opcode_ra_operand_i ;
  wire [4:0] \u_div.opcode_rb_idx_i ;
  wire [31:0] \u_div.opcode_rb_operand_i ;
  wire [4:0] \u_div.opcode_rd_idx_i ;
  wire \u_div.opcode_valid_i ;
  reg [31:0] \u_div.q_mask_q ;
  reg [31:0] \u_div.quotient_q ;
  wire \u_div.rst_i ;
  wire \u_div.signed_operation_w ;
  reg \u_div.valid_q ;
  reg [31:0] \u_div.wb_result_q ;
  wire \u_div.writeback_valid_o ;
  wire [31:0] \u_div.writeback_value_o ;
  wire [3:0] \u_exec0.alu_func_r ;
  wire [31:0] \u_exec0.alu_input_a_r ;
  wire [31:0] \u_exec0.alu_input_b_r ;
  wire [31:0] \u_exec0.alu_p_w ;
  wire [31:0] \u_exec0.bimm_r ;
  reg \u_exec0.branch_call_q ;
  wire \u_exec0.branch_call_r ;
  wire [31:0] \u_exec0.branch_d_pc_o ;
  wire [1:0] \u_exec0.branch_d_priv_o ;
  wire \u_exec0.branch_d_request_o ;
  wire \u_exec0.branch_is_call_o ;
  wire \u_exec0.branch_is_jmp_o ;
  wire \u_exec0.branch_is_not_taken_o ;
  wire \u_exec0.branch_is_ret_o ;
  wire \u_exec0.branch_is_taken_o ;
  reg \u_exec0.branch_jmp_q ;
  wire \u_exec0.branch_jmp_r ;
  reg \u_exec0.branch_ntaken_q ;
  wire [31:0] \u_exec0.branch_pc_o ;
  wire \u_exec0.branch_r ;
  reg \u_exec0.branch_ret_q ;
  wire \u_exec0.branch_ret_r ;
  wire [31:0] \u_exec0.branch_source_o ;
  reg \u_exec0.branch_taken_q ;
  wire \u_exec0.branch_taken_r ;
  wire [31:0] \u_exec0.branch_target_r ;
  wire \u_exec0.clk_i ;
  wire [31:0] \u_exec0.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.v ;
  wire [31:0] \u_exec0.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.x ;
  wire [31:0] \u_exec0.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.y ;
  wire \u_exec0.hold_i ;
  wire [31:0] \u_exec0.imm12_r ;
  wire [31:0] \u_exec0.imm20_r ;
  wire [31:0] \u_exec0.jimm20_r ;
  wire [31:0] \u_exec0.less_than_signed$func$../src/core/biriscv_exec.v:342$913.v ;
  wire [31:0] \u_exec0.less_than_signed$func$../src/core/biriscv_exec.v:342$913.x ;
  wire [31:0] \u_exec0.less_than_signed$func$../src/core/biriscv_exec.v:342$913.y ;
  wire \u_exec0.opcode_invalid_i ;
  wire [31:0] \u_exec0.opcode_opcode_i ;
  wire [31:0] \u_exec0.opcode_pc_i ;
  wire [4:0] \u_exec0.opcode_ra_idx_i ;
  wire [31:0] \u_exec0.opcode_ra_operand_i ;
  wire [4:0] \u_exec0.opcode_rb_idx_i ;
  wire [31:0] \u_exec0.opcode_rb_operand_i ;
  wire [4:0] \u_exec0.opcode_rd_idx_i ;
  wire \u_exec0.opcode_valid_i ;
  reg [31:0] \u_exec0.pc_m_q ;
  reg [31:0] \u_exec0.pc_x_q ;
  reg [31:0] \u_exec0.result_q ;
  wire \u_exec0.rst_i ;
  wire [4:0] \u_exec0.shamt_r ;
  wire [31:0] \u_exec0.u_alu.alu_a_i ;
  wire [31:0] \u_exec0.u_alu.alu_b_i ;
  wire [3:0] \u_exec0.u_alu.alu_op_i ;
  wire [31:0] \u_exec0.u_alu.alu_p_o ;
  wire [31:0] \u_exec0.u_alu.result_r ;
  wire [31:0] \u_exec0.u_alu.sub_res_w ;
  wire [31:0] \u_exec0.writeback_value_o ;
  wire [3:0] \u_exec1.alu_func_r ;
  wire [31:0] \u_exec1.alu_input_a_r ;
  wire [31:0] \u_exec1.alu_input_b_r ;
  wire [31:0] \u_exec1.alu_p_w ;
  wire [31:0] \u_exec1.bimm_r ;
  reg \u_exec1.branch_call_q ;
  wire \u_exec1.branch_call_r ;
  wire [31:0] \u_exec1.branch_d_pc_o ;
  wire [1:0] \u_exec1.branch_d_priv_o ;
  wire \u_exec1.branch_d_request_o ;
  wire \u_exec1.branch_is_call_o ;
  wire \u_exec1.branch_is_jmp_o ;
  wire \u_exec1.branch_is_not_taken_o ;
  wire \u_exec1.branch_is_ret_o ;
  wire \u_exec1.branch_is_taken_o ;
  reg \u_exec1.branch_jmp_q ;
  wire \u_exec1.branch_jmp_r ;
  reg \u_exec1.branch_ntaken_q ;
  wire [31:0] \u_exec1.branch_pc_o ;
  wire \u_exec1.branch_r ;
  wire \u_exec1.branch_request_o ;
  reg \u_exec1.branch_ret_q ;
  wire \u_exec1.branch_ret_r ;
  wire [31:0] \u_exec1.branch_source_o ;
  reg \u_exec1.branch_taken_q ;
  wire \u_exec1.branch_taken_r ;
  wire [31:0] \u_exec1.branch_target_r ;
  wire \u_exec1.clk_i ;
  wire [31:0] \u_exec1.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.v ;
  wire [31:0] \u_exec1.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.x ;
  wire [31:0] \u_exec1.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.y ;
  wire \u_exec1.hold_i ;
  wire [31:0] \u_exec1.imm12_r ;
  wire [31:0] \u_exec1.imm20_r ;
  wire [31:0] \u_exec1.jimm20_r ;
  wire [31:0] \u_exec1.less_than_signed$func$../src/core/biriscv_exec.v:342$913.v ;
  wire [31:0] \u_exec1.less_than_signed$func$../src/core/biriscv_exec.v:342$913.x ;
  wire [31:0] \u_exec1.less_than_signed$func$../src/core/biriscv_exec.v:342$913.y ;
  wire \u_exec1.opcode_invalid_i ;
  wire [31:0] \u_exec1.opcode_opcode_i ;
  wire [31:0] \u_exec1.opcode_pc_i ;
  wire [4:0] \u_exec1.opcode_ra_idx_i ;
  wire [31:0] \u_exec1.opcode_ra_operand_i ;
  wire [4:0] \u_exec1.opcode_rb_idx_i ;
  wire [31:0] \u_exec1.opcode_rb_operand_i ;
  wire [4:0] \u_exec1.opcode_rd_idx_i ;
  wire \u_exec1.opcode_valid_i ;
  reg [31:0] \u_exec1.pc_m_q ;
  reg [31:0] \u_exec1.pc_x_q ;
  reg [31:0] \u_exec1.result_q ;
  wire \u_exec1.rst_i ;
  wire [4:0] \u_exec1.shamt_r ;
  wire [31:0] \u_exec1.u_alu.alu_a_i ;
  wire [31:0] \u_exec1.u_alu.alu_b_i ;
  wire [3:0] \u_exec1.u_alu.alu_op_i ;
  wire [31:0] \u_exec1.u_alu.alu_p_o ;
  wire [31:0] \u_exec1.u_alu.result_r ;
  wire [31:0] \u_exec1.u_alu.sub_res_w ;
  wire [31:0] \u_exec1.writeback_value_o ;
  wire \u_frontend.branch_info_is_call_i ;
  wire \u_frontend.branch_info_is_jmp_i ;
  wire \u_frontend.branch_info_is_not_taken_i ;
  wire \u_frontend.branch_info_is_ret_i ;
  wire \u_frontend.branch_info_is_taken_i ;
  wire [31:0] \u_frontend.branch_info_pc_i ;
  wire \u_frontend.branch_info_request_i ;
  wire [31:0] \u_frontend.branch_info_source_i ;
  wire [31:0] \u_frontend.branch_pc_i ;
  wire [1:0] \u_frontend.branch_priv_i ;
  wire \u_frontend.branch_request_i ;
  wire \u_frontend.clk_i ;
  wire \u_frontend.fetch0_accept_i ;
  wire \u_frontend.fetch0_fault_fetch_o ;
  wire \u_frontend.fetch0_fault_page_o ;
  wire \u_frontend.fetch0_instr_branch_o ;
  wire \u_frontend.fetch0_instr_csr_o ;
  wire \u_frontend.fetch0_instr_div_o ;
  wire \u_frontend.fetch0_instr_exec_o ;
  wire \u_frontend.fetch0_instr_invalid_o ;
  wire \u_frontend.fetch0_instr_lsu_o ;
  wire \u_frontend.fetch0_instr_mul_o ;
  wire [31:0] \u_frontend.fetch0_instr_o ;
  wire \u_frontend.fetch0_instr_rd_valid_o ;
  wire [31:0] \u_frontend.fetch0_pc_o ;
  wire \u_frontend.fetch0_valid_o ;
  wire \u_frontend.fetch1_accept_i ;
  wire \u_frontend.fetch1_fault_fetch_o ;
  wire \u_frontend.fetch1_fault_page_o ;
  wire \u_frontend.fetch1_instr_branch_o ;
  wire \u_frontend.fetch1_instr_csr_o ;
  wire \u_frontend.fetch1_instr_div_o ;
  wire \u_frontend.fetch1_instr_exec_o ;
  wire \u_frontend.fetch1_instr_invalid_o ;
  wire \u_frontend.fetch1_instr_lsu_o ;
  wire \u_frontend.fetch1_instr_mul_o ;
  wire [31:0] \u_frontend.fetch1_instr_o ;
  wire \u_frontend.fetch1_instr_rd_valid_o ;
  wire [31:0] \u_frontend.fetch1_pc_o ;
  wire \u_frontend.fetch1_valid_o ;
  wire \u_frontend.fetch_accept_w ;
  wire \u_frontend.fetch_fault_fetch_w ;
  wire \u_frontend.fetch_fault_page_w ;
  wire [63:0] \u_frontend.fetch_instr_w ;
  wire \u_frontend.fetch_invalidate_i ;
  wire \u_frontend.fetch_pc_accept_w ;
  wire [31:0] \u_frontend.fetch_pc_f_w ;
  wire [31:0] \u_frontend.fetch_pc_w ;
  wire [1:0] \u_frontend.fetch_pred_branch_w ;
  wire \u_frontend.fetch_valid_w ;
  wire \u_frontend.icache_accept_i ;
  wire \u_frontend.icache_error_i ;
  wire \u_frontend.icache_flush_o ;
  wire [63:0] \u_frontend.icache_inst_i ;
  wire \u_frontend.icache_invalidate_o ;
  wire \u_frontend.icache_page_fault_i ;
  wire [31:0] \u_frontend.icache_pc_o ;
  wire [1:0] \u_frontend.icache_priv_o ;
  wire \u_frontend.icache_rd_o ;
  wire \u_frontend.icache_valid_i ;
  wire [31:0] \u_frontend.next_pc_f_w ;
  wire [1:0] \u_frontend.next_taken_f_w ;
  wire \u_frontend.rst_i ;
  wire [31:0] \u_frontend.u_decode.branch_pc_i ;
  wire [1:0] \u_frontend.u_decode.branch_priv_i ;
  wire \u_frontend.u_decode.branch_request_i ;
  wire \u_frontend.u_decode.clk_i ;
  wire \u_frontend.u_decode.enable_muldiv_w ;
  wire \u_frontend.u_decode.fetch_in_accept_o ;
  wire \u_frontend.u_decode.fetch_in_fault_fetch_i ;
  wire \u_frontend.u_decode.fetch_in_fault_page_i ;
  wire [63:0] \u_frontend.u_decode.fetch_in_instr_i ;
  wire [31:0] \u_frontend.u_decode.fetch_in_pc_i ;
  wire [1:0] \u_frontend.u_decode.fetch_in_pred_branch_i ;
  wire \u_frontend.u_decode.fetch_in_valid_i ;
  wire \u_frontend.u_decode.fetch_out0_accept_i ;
  wire \u_frontend.u_decode.fetch_out0_fault_fetch_o ;
  wire \u_frontend.u_decode.fetch_out0_fault_page_o ;
  wire \u_frontend.u_decode.fetch_out0_instr_branch_o ;
  wire \u_frontend.u_decode.fetch_out0_instr_csr_o ;
  wire \u_frontend.u_decode.fetch_out0_instr_div_o ;
  wire \u_frontend.u_decode.fetch_out0_instr_exec_o ;
  wire \u_frontend.u_decode.fetch_out0_instr_invalid_o ;
  wire \u_frontend.u_decode.fetch_out0_instr_lsu_o ;
  wire \u_frontend.u_decode.fetch_out0_instr_mul_o ;
  wire [31:0] \u_frontend.u_decode.fetch_out0_instr_o ;
  wire \u_frontend.u_decode.fetch_out0_instr_rd_valid_o ;
  wire [31:0] \u_frontend.u_decode.fetch_out0_pc_o ;
  wire \u_frontend.u_decode.fetch_out0_valid_o ;
  wire \u_frontend.u_decode.fetch_out1_accept_i ;
  wire \u_frontend.u_decode.fetch_out1_fault_fetch_o ;
  wire \u_frontend.u_decode.fetch_out1_fault_page_o ;
  wire \u_frontend.u_decode.fetch_out1_instr_branch_o ;
  wire \u_frontend.u_decode.fetch_out1_instr_csr_o ;
  wire \u_frontend.u_decode.fetch_out1_instr_div_o ;
  wire \u_frontend.u_decode.fetch_out1_instr_exec_o ;
  wire \u_frontend.u_decode.fetch_out1_instr_invalid_o ;
  wire \u_frontend.u_decode.fetch_out1_instr_lsu_o ;
  wire \u_frontend.u_decode.fetch_out1_instr_mul_o ;
  wire [31:0] \u_frontend.u_decode.fetch_out1_instr_o ;
  wire \u_frontend.u_decode.fetch_out1_instr_rd_valid_o ;
  wire [31:0] \u_frontend.u_decode.fetch_out1_pc_o ;
  wire \u_frontend.u_decode.fetch_out1_valid_o ;
  wire \u_frontend.u_decode.genblk1.u_dec0.branch_o ;
  wire \u_frontend.u_decode.genblk1.u_dec0.csr_o ;
  wire \u_frontend.u_decode.genblk1.u_dec0.div_o ;
  wire \u_frontend.u_decode.genblk1.u_dec0.enable_muldiv_i ;
  wire \u_frontend.u_decode.genblk1.u_dec0.exec_o ;
  wire \u_frontend.u_decode.genblk1.u_dec0.fetch_fault_i ;
  wire \u_frontend.u_decode.genblk1.u_dec0.invalid_o ;
  wire \u_frontend.u_decode.genblk1.u_dec0.invalid_w ;
  wire \u_frontend.u_decode.genblk1.u_dec0.lsu_o ;
  wire \u_frontend.u_decode.genblk1.u_dec0.mul_o ;
  wire [31:0] \u_frontend.u_decode.genblk1.u_dec0.opcode_i ;
  wire \u_frontend.u_decode.genblk1.u_dec0.rd_valid_o ;
  wire \u_frontend.u_decode.genblk1.u_dec0.valid_i ;
  wire \u_frontend.u_decode.genblk1.u_dec1.branch_o ;
  wire \u_frontend.u_decode.genblk1.u_dec1.csr_o ;
  wire \u_frontend.u_decode.genblk1.u_dec1.div_o ;
  wire \u_frontend.u_decode.genblk1.u_dec1.enable_muldiv_i ;
  wire \u_frontend.u_decode.genblk1.u_dec1.exec_o ;
  wire \u_frontend.u_decode.genblk1.u_dec1.fetch_fault_i ;
  wire \u_frontend.u_decode.genblk1.u_dec1.invalid_o ;
  wire \u_frontend.u_decode.genblk1.u_dec1.invalid_w ;
  wire \u_frontend.u_decode.genblk1.u_dec1.lsu_o ;
  wire \u_frontend.u_decode.genblk1.u_dec1.mul_o ;
  wire [31:0] \u_frontend.u_decode.genblk1.u_dec1.opcode_i ;
  wire \u_frontend.u_decode.genblk1.u_dec1.rd_valid_o ;
  wire \u_frontend.u_decode.genblk1.u_dec1.valid_i ;
  wire \u_frontend.u_decode.genblk1.u_fifo.accept_o ;
  wire \u_frontend.u_decode.genblk1.u_fifo.clk_i ;
  reg [1:0] \u_frontend.u_decode.genblk1.u_fifo.count_q ;
  wire [31:0] \u_frontend.u_decode.genblk1.u_fifo.data0_out_o ;
  wire [31:0] \u_frontend.u_decode.genblk1.u_fifo.data1_out_o ;
  wire [63:0] \u_frontend.u_decode.genblk1.u_fifo.data_in_i ;
  wire \u_frontend.u_decode.genblk1.u_fifo.flush_i ;
  wire [1:0] \u_frontend.u_decode.genblk1.u_fifo.info0_in_i ;
  wire [1:0] \u_frontend.u_decode.genblk1.u_fifo.info0_out_o ;
  reg [1:0] \u_frontend.u_decode.genblk1.u_fifo.info0_q[0] ;
  reg [1:0] \u_frontend.u_decode.genblk1.u_fifo.info0_q[1] ;
  wire [1:0] \u_frontend.u_decode.genblk1.u_fifo.info1_in_i ;
  wire [1:0] \u_frontend.u_decode.genblk1.u_fifo.info1_out_o ;
  reg [1:0] \u_frontend.u_decode.genblk1.u_fifo.info1_q[0] ;
  reg [1:0] \u_frontend.u_decode.genblk1.u_fifo.info1_q[1] ;
  wire [31:0] \u_frontend.u_decode.genblk1.u_fifo.pc0_out_o ;
  wire [31:0] \u_frontend.u_decode.genblk1.u_fifo.pc1_out_o ;
  wire [31:0] \u_frontend.u_decode.genblk1.u_fifo.pc_in_i ;
  reg [31:0] \u_frontend.u_decode.genblk1.u_fifo.pc_q[0] ;
  reg [31:0] \u_frontend.u_decode.genblk1.u_fifo.pc_q[1] ;
  wire \u_frontend.u_decode.genblk1.u_fifo.pop0_i ;
  wire \u_frontend.u_decode.genblk1.u_fifo.pop1_i ;
  wire \u_frontend.u_decode.genblk1.u_fifo.pop1_w ;
  wire \u_frontend.u_decode.genblk1.u_fifo.pop2_w ;
  wire \u_frontend.u_decode.genblk1.u_fifo.pop_complete_w ;
  wire [1:0] \u_frontend.u_decode.genblk1.u_fifo.pred_in_i ;
  wire \u_frontend.u_decode.genblk1.u_fifo.push_i ;
  wire \u_frontend.u_decode.genblk1.u_fifo.push_w ;
  reg [63:0] \u_frontend.u_decode.genblk1.u_fifo.ram_q[0] ;
  reg [63:0] \u_frontend.u_decode.genblk1.u_fifo.ram_q[1] ;
  reg \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q ;
  wire \u_frontend.u_decode.genblk1.u_fifo.rst_i ;
  wire \u_frontend.u_decode.genblk1.u_fifo.valid0_o ;
  reg \u_frontend.u_decode.genblk1.u_fifo.valid0_q[0] ;
  reg \u_frontend.u_decode.genblk1.u_fifo.valid0_q[1] ;
  wire \u_frontend.u_decode.genblk1.u_fifo.valid1_o ;
  reg \u_frontend.u_decode.genblk1.u_fifo.valid1_q[0] ;
  reg \u_frontend.u_decode.genblk1.u_fifo.valid1_q[1] ;
  reg \u_frontend.u_decode.genblk1.u_fifo.wr_ptr_q ;
  wire \u_frontend.u_decode.rst_i ;
  reg \u_frontend.u_fetch.active_q ;
  wire [31:0] \u_frontend.u_fetch.branch_pc_i ;
  reg [31:0] \u_frontend.u_fetch.branch_pc_q ;
  wire [31:0] \u_frontend.u_fetch.branch_pc_w ;
  wire [1:0] \u_frontend.u_fetch.branch_priv_i ;
  wire [1:0] \u_frontend.u_fetch.branch_priv_w ;
  reg \u_frontend.u_fetch.branch_q ;
  wire \u_frontend.u_fetch.branch_request_i ;
  wire \u_frontend.u_fetch.branch_w ;
  wire \u_frontend.u_fetch.clk_i ;
  wire \u_frontend.u_fetch.fetch_accept_i ;
  wire \u_frontend.u_fetch.fetch_fault_fetch_o ;
  wire \u_frontend.u_fetch.fetch_fault_page_o ;
  wire [63:0] \u_frontend.u_fetch.fetch_instr_o ;
  wire \u_frontend.u_fetch.fetch_invalidate_i ;
  wire [31:0] \u_frontend.u_fetch.fetch_pc_o ;
  wire [1:0] \u_frontend.u_fetch.fetch_pred_branch_o ;
  wire \u_frontend.u_fetch.fetch_resp_drop_w ;
  wire \u_frontend.u_fetch.fetch_valid_o ;
  wire \u_frontend.u_fetch.icache_accept_i ;
  wire \u_frontend.u_fetch.icache_busy_w ;
  wire \u_frontend.u_fetch.icache_error_i ;
  reg \u_frontend.u_fetch.icache_fetch_q ;
  wire \u_frontend.u_fetch.icache_flush_o ;
  wire [63:0] \u_frontend.u_fetch.icache_inst_i ;
  wire \u_frontend.u_fetch.icache_invalidate_o ;
  wire \u_frontend.u_fetch.icache_invalidate_q ;
  wire \u_frontend.u_fetch.icache_page_fault_i ;
  wire [31:0] \u_frontend.u_fetch.icache_pc_o ;
  wire [31:0] \u_frontend.u_fetch.icache_pc_w ;
  wire [1:0] \u_frontend.u_fetch.icache_priv_o ;
  wire [1:0] \u_frontend.u_fetch.icache_priv_w ;
  wire \u_frontend.u_fetch.icache_rd_o ;
  wire \u_frontend.u_fetch.icache_valid_i ;
  wire [31:0] \u_frontend.u_fetch.next_pc_f_i ;
  wire [1:0] \u_frontend.u_fetch.next_taken_f_i ;
  wire \u_frontend.u_fetch.pc_accept_o ;
  reg [31:0] \u_frontend.u_fetch.pc_d_q ;
  wire [31:0] \u_frontend.u_fetch.pc_f_o ;
  reg [31:0] \u_frontend.u_fetch.pc_f_q ;
  reg [1:0] \u_frontend.u_fetch.pred_d_q ;
  wire \u_frontend.u_fetch.rst_i ;
  reg [99:0] \u_frontend.u_fetch.skid_buffer_q ;
  reg \u_frontend.u_fetch.skid_valid_q ;
  reg \u_frontend.u_fetch.stall_q ;
  wire \u_frontend.u_fetch.stall_w ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.bht_predict_taken_w ;
  wire [2:0] \u_frontend.u_npc.BRANCH_PREDICTION.bht_rd_entry_w ;
  reg [1:0] \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[0] ;
  reg [1:0] \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[1] ;
  reg [1:0] \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[2] ;
  reg [1:0] \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[3] ;
  reg [1:0] \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[4] ;
  reg [1:0] \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[5] ;
  reg [1:0] \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[6] ;
  reg [1:0] \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[7] ;
  wire [2:0] \u_frontend.u_npc.BRANCH_PREDICTION.bht_wr_entry_w ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[0] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[1] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[7] ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_r ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_w ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7] ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_r ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6] ;
  reg \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7] ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_r ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_w ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.btb_miss_r ;
  wire [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_next_pc_r ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[0] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[1] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[2] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[4] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[5] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[6] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[0] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[1] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[4] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[7] ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_w ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.btb_valid_r ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.btb_valid_w ;
  wire [2:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_wr_alloc_w ;
  wire [2:0] \u_frontend.u_npc.BRANCH_PREDICTION.btb_wr_entry_r ;
  wire [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.i0 ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.ras_call_pred_w ;
  reg [2:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q ;
  wire [2:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_r ;
  reg [2:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_real_q ;
  wire [2:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_real_r ;
  wire [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_pc_pred_w ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.ras_ret_pred_w ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[0] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[1] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[2] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[3] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[4] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[5] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[6] ;
  reg [31:0] \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[7] ;
  wire [2:0] \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.alloc_entry_o ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.alloc_i ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.clk_i ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.hit_i ;
  reg [15:0] \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.lfsr_q ;
  wire \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.rst_i ;
  wire \u_frontend.u_npc.branch_is_call_i ;
  wire \u_frontend.u_npc.branch_is_jmp_i ;
  wire \u_frontend.u_npc.branch_is_not_taken_i ;
  wire \u_frontend.u_npc.branch_is_ret_i ;
  wire \u_frontend.u_npc.branch_is_taken_i ;
  wire [31:0] \u_frontend.u_npc.branch_pc_i ;
  wire \u_frontend.u_npc.branch_request_i ;
  wire [31:0] \u_frontend.u_npc.branch_source_i ;
  wire \u_frontend.u_npc.clk_i ;
  wire \u_frontend.u_npc.invalidate_i ;
  wire [31:0] \u_frontend.u_npc.next_pc_f_o ;
  wire [1:0] \u_frontend.u_npc.next_taken_f_o ;
  wire \u_frontend.u_npc.pc_accept_i ;
  wire [31:0] \u_frontend.u_npc.pc_f_i ;
  wire \u_frontend.u_npc.rst_i ;
  wire [31:0] \u_issue.branch_csr_pc_i ;
  wire \u_issue.branch_csr_request_i ;
  wire [31:0] \u_issue.branch_d_exec0_pc_i ;
  wire [1:0] \u_issue.branch_d_exec0_priv_i ;
  wire \u_issue.branch_d_exec0_request_i ;
  wire [31:0] \u_issue.branch_d_exec1_pc_i ;
  wire [1:0] \u_issue.branch_d_exec1_priv_i ;
  wire \u_issue.branch_d_exec1_request_i ;
  wire \u_issue.branch_exec0_is_call_i ;
  wire \u_issue.branch_exec0_is_jmp_i ;
  wire \u_issue.branch_exec0_is_not_taken_i ;
  wire \u_issue.branch_exec0_is_ret_i ;
  wire \u_issue.branch_exec0_is_taken_i ;
  wire [31:0] \u_issue.branch_exec0_pc_i ;
  wire [31:0] \u_issue.branch_exec0_source_i ;
  wire \u_issue.branch_exec1_is_call_i ;
  wire \u_issue.branch_exec1_is_jmp_i ;
  wire \u_issue.branch_exec1_is_not_taken_i ;
  wire \u_issue.branch_exec1_is_ret_i ;
  wire \u_issue.branch_exec1_is_taken_i ;
  wire [31:0] \u_issue.branch_exec1_pc_i ;
  wire \u_issue.branch_exec1_request_i ;
  wire [31:0] \u_issue.branch_exec1_source_i ;
  wire \u_issue.branch_info_is_call_o ;
  wire \u_issue.branch_info_is_jmp_o ;
  wire \u_issue.branch_info_is_not_taken_o ;
  wire \u_issue.branch_info_is_ret_o ;
  wire \u_issue.branch_info_is_taken_o ;
  wire [31:0] \u_issue.branch_info_pc_o ;
  wire \u_issue.branch_info_request_o ;
  wire [31:0] \u_issue.branch_info_source_o ;
  wire [31:0] \u_issue.branch_pc_o ;
  wire [1:0] \u_issue.branch_priv_o ;
  wire \u_issue.branch_request_o ;
  wire \u_issue.clk_i ;
  wire \u_issue.csr_opcode_invalid_o ;
  wire [31:0] \u_issue.csr_opcode_opcode_o ;
  wire [31:0] \u_issue.csr_opcode_pc_o ;
  wire [4:0] \u_issue.csr_opcode_ra_idx_o ;
  wire [31:0] \u_issue.csr_opcode_ra_operand_o ;
  wire [4:0] \u_issue.csr_opcode_rb_idx_o ;
  wire [31:0] \u_issue.csr_opcode_rb_operand_o ;
  wire [4:0] \u_issue.csr_opcode_rd_idx_o ;
  wire \u_issue.csr_opcode_valid_o ;
  reg \u_issue.csr_pending_q ;
  wire [5:0] \u_issue.csr_result_e1_exception_i ;
  wire [31:0] \u_issue.csr_result_e1_value_i ;
  wire [31:0] \u_issue.csr_result_e1_wdata_i ;
  wire \u_issue.csr_result_e1_write_i ;
  wire [31:0] \u_issue.csr_writeback_exception_addr_o ;
  wire [5:0] \u_issue.csr_writeback_exception_o ;
  wire [31:0] \u_issue.csr_writeback_exception_pc_o ;
  wire [11:0] \u_issue.csr_writeback_waddr_o ;
  wire [31:0] \u_issue.csr_writeback_wdata_o ;
  wire \u_issue.csr_writeback_write_o ;
  wire \u_issue.div_opcode_valid_o ;
  reg \u_issue.div_pending_q ;
  wire \u_issue.dual_issue_ok_w ;
  wire \u_issue.dual_issue_w ;
  wire \u_issue.enable_dual_issue_w ;
  wire \u_issue.enable_mul_bypass_w ;
  wire \u_issue.enable_muldiv_w ;
  wire \u_issue.exec0_hold_o ;
  wire \u_issue.exec0_opcode_valid_o ;
  wire \u_issue.exec1_hold_o ;
  wire \u_issue.exec1_opcode_valid_o ;
  wire \u_issue.fetch0_accept_o ;
  wire \u_issue.fetch0_fault_fetch_i ;
  wire \u_issue.fetch0_fault_page_i ;
  wire \u_issue.fetch0_instr_branch_i ;
  wire \u_issue.fetch0_instr_csr_i ;
  wire \u_issue.fetch0_instr_div_i ;
  wire \u_issue.fetch0_instr_exec_i ;
  wire [31:0] \u_issue.fetch0_instr_i ;
  wire \u_issue.fetch0_instr_invalid_i ;
  wire \u_issue.fetch0_instr_lsu_i ;
  wire \u_issue.fetch0_instr_mul_i ;
  wire \u_issue.fetch0_instr_rd_valid_i ;
  wire [31:0] \u_issue.fetch0_pc_i ;
  wire \u_issue.fetch0_valid_i ;
  wire \u_issue.fetch1_accept_o ;
  wire \u_issue.fetch1_fault_fetch_i ;
  wire \u_issue.fetch1_fault_page_i ;
  wire \u_issue.fetch1_instr_branch_i ;
  wire \u_issue.fetch1_instr_csr_i ;
  wire \u_issue.fetch1_instr_div_i ;
  wire \u_issue.fetch1_instr_exec_i ;
  wire [31:0] \u_issue.fetch1_instr_i ;
  wire \u_issue.fetch1_instr_invalid_i ;
  wire \u_issue.fetch1_instr_lsu_i ;
  wire \u_issue.fetch1_instr_mul_i ;
  wire \u_issue.fetch1_instr_rd_valid_i ;
  wire [31:0] \u_issue.fetch1_pc_i ;
  wire \u_issue.fetch1_valid_i ;
  wire \u_issue.interrupt_inhibit_o ;
  wire \u_issue.issue_a_branch_w ;
  wire \u_issue.issue_a_csr_w ;
  wire \u_issue.issue_a_div_w ;
  wire \u_issue.issue_a_exec_w ;
  wire [5:0] \u_issue.issue_a_fault_w ;
  wire \u_issue.issue_a_invalid_w ;
  wire \u_issue.issue_a_lsu_w ;
  wire \u_issue.issue_a_mul_w ;
  wire [4:0] \u_issue.issue_a_ra_idx_w ;
  wire [31:0] \u_issue.issue_a_ra_value_r ;
  wire [31:0] \u_issue.issue_a_ra_value_w ;
  wire [4:0] \u_issue.issue_a_rb_idx_w ;
  wire [31:0] \u_issue.issue_a_rb_value_r ;
  wire [31:0] \u_issue.issue_a_rb_value_w ;
  wire [4:0] \u_issue.issue_a_rd_idx_w ;
  wire \u_issue.issue_a_sb_alloc_w ;
  wire \u_issue.issue_b_branch_w ;
  wire \u_issue.issue_b_csr_w ;
  wire \u_issue.issue_b_div_w ;
  wire \u_issue.issue_b_exec_w ;
  wire [5:0] \u_issue.issue_b_fault_w ;
  wire \u_issue.issue_b_invalid_w ;
  wire \u_issue.issue_b_lsu_w ;
  wire \u_issue.issue_b_mul_w ;
  wire [4:0] \u_issue.issue_b_ra_idx_w ;
  wire [31:0] \u_issue.issue_b_ra_value_r ;
  wire [31:0] \u_issue.issue_b_ra_value_w ;
  wire [4:0] \u_issue.issue_b_rb_idx_w ;
  wire [31:0] \u_issue.issue_b_rb_value_r ;
  wire [31:0] \u_issue.issue_b_rb_value_w ;
  wire [4:0] \u_issue.issue_b_rd_idx_w ;
  wire \u_issue.issue_b_sb_alloc_w ;
  wire \u_issue.lsu_opcode_invalid_o ;
  wire [31:0] \u_issue.lsu_opcode_opcode_o ;
  wire [31:0] \u_issue.lsu_opcode_ra_operand_o ;
  wire [31:0] \u_issue.lsu_opcode_rb_operand_o ;
  wire \u_issue.lsu_opcode_valid_o ;
  wire \u_issue.lsu_stall_i ;
  wire \u_issue.mispredicted_r ;
  wire \u_issue.mul_hold_o ;
  wire \u_issue.mul_opcode_invalid_o ;
  wire [31:0] \u_issue.mul_opcode_opcode_o ;
  wire [31:0] \u_issue.mul_opcode_ra_operand_o ;
  wire [31:0] \u_issue.mul_opcode_rb_operand_o ;
  wire \u_issue.mul_opcode_valid_o ;
  wire \u_issue.opcode0_invalid_o ;
  wire [31:0] \u_issue.opcode0_opcode_o ;
  wire [31:0] \u_issue.opcode0_pc_o ;
  wire [4:0] \u_issue.opcode0_ra_idx_o ;
  wire [31:0] \u_issue.opcode0_ra_operand_o ;
  wire [4:0] \u_issue.opcode0_rb_idx_o ;
  wire [31:0] \u_issue.opcode0_rb_operand_o ;
  wire [4:0] \u_issue.opcode0_rd_idx_o ;
  wire \u_issue.opcode1_invalid_o ;
  wire [31:0] \u_issue.opcode1_opcode_o ;
  wire [31:0] \u_issue.opcode1_pc_o ;
  wire [4:0] \u_issue.opcode1_ra_idx_o ;
  wire [31:0] \u_issue.opcode1_ra_operand_o ;
  wire [4:0] \u_issue.opcode1_rb_idx_o ;
  wire [31:0] \u_issue.opcode1_rb_operand_o ;
  wire [4:0] \u_issue.opcode1_rd_idx_o ;
  wire \u_issue.opcode_a_accept_r ;
  wire [1:0] \u_issue.opcode_a_fault_r ;
  wire \u_issue.opcode_a_issue_r ;
  wire [31:0] \u_issue.opcode_a_pc_r ;
  wire [31:0] \u_issue.opcode_a_r ;
  wire \u_issue.opcode_a_valid_r ;
  wire \u_issue.opcode_b_accept_r ;
  wire [1:0] \u_issue.opcode_b_fault_r ;
  wire \u_issue.opcode_b_issue_r ;
  wire [31:0] \u_issue.opcode_b_pc_r ;
  wire [31:0] \u_issue.opcode_b_r ;
  wire \u_issue.opcode_b_valid_r ;
  reg [31:0] \u_issue.pc_x_q ;
  wire \u_issue.pipe0_branch_e1_w ;
  wire \u_issue.pipe0_csr_wb_w ;
  wire [5:0] \u_issue.pipe0_exception_wb_w ;
  wire \u_issue.pipe0_load_e1_w ;
  wire \u_issue.pipe0_load_e2_w ;
  wire \u_issue.pipe0_mul_e1_w ;
  wire \u_issue.pipe0_mul_e2_w ;
  wire [31:0] \u_issue.pipe0_opc_wb_w ;
  wire [31:0] \u_issue.pipe0_opcode_e1_w ;
  wire [31:0] \u_issue.pipe0_pc_e1_w ;
  wire [31:0] \u_issue.pipe0_pc_wb_w ;
  wire [4:0] \u_issue.pipe0_rd_e1_w ;
  wire [4:0] \u_issue.pipe0_rd_e2_w ;
  wire [4:0] \u_issue.pipe0_rd_wb_w ;
  wire [31:0] \u_issue.pipe0_result_e2_w ;
  wire [31:0] \u_issue.pipe0_result_wb_w ;
  wire \u_issue.pipe0_squash_e1_e2_w ;
  wire \u_issue.pipe0_stall_raw_w ;
  wire \u_issue.pipe0_store_e1_w ;
  wire \u_issue.pipe0_valid_wb_w ;
  wire \u_issue.pipe1_branch_e1_w ;
  wire [5:0] \u_issue.pipe1_exception_wb_w ;
  wire \u_issue.pipe1_load_e1_w ;
  wire \u_issue.pipe1_load_e2_w ;
  wire \u_issue.pipe1_mul_e1_w ;
  wire \u_issue.pipe1_mul_e2_w ;
  wire \u_issue.pipe1_mux_lsu_r ;
  wire \u_issue.pipe1_mux_mul_r ;
  wire \u_issue.pipe1_ok_w ;
  wire [31:0] \u_issue.pipe1_opc_wb_w ;
  wire [31:0] \u_issue.pipe1_opcode_e1_w ;
  wire [31:0] \u_issue.pipe1_pc_e1_w ;
  wire [31:0] \u_issue.pipe1_pc_wb_w ;
  wire [4:0] \u_issue.pipe1_rd_e1_w ;
  wire [4:0] \u_issue.pipe1_rd_e2_w ;
  wire [4:0] \u_issue.pipe1_rd_wb_w ;
  wire [31:0] \u_issue.pipe1_result_e2_w ;
  wire [31:0] \u_issue.pipe1_result_wb_w ;
  wire \u_issue.pipe1_squash_e1_e2_w ;
  wire \u_issue.pipe1_stall_raw_w ;
  wire \u_issue.pipe1_store_e1_w ;
  wire \u_issue.pipe1_valid_wb_w ;
  wire \u_issue.rst_i ;
  wire \u_issue.single_issue_w ;
  wire \u_issue.slot0_valid_r ;
  wire \u_issue.slot1_valid_r ;
  wire \u_issue.squash_w ;
  wire \u_issue.stall_w ;
  wire \u_issue.take_interrupt_i ;
  wire \u_issue.u_pipe0_ctrl.alu_e1_w ;
  wire [31:0] \u_issue.u_pipe0_ctrl.alu_result_e1_i ;
  wire \u_issue.u_pipe0_ctrl.branch_e1_o ;
  wire \u_issue.u_pipe0_ctrl.branch_misaligned_w ;
  wire \u_issue.u_pipe0_ctrl.clk_i ;
  wire \u_issue.u_pipe0_ctrl.csr_e1_w ;
  wire [5:0] \u_issue.u_pipe0_ctrl.csr_result_exception_e1_i ;
  wire [31:0] \u_issue.u_pipe0_ctrl.csr_result_value_e1_i ;
  wire [31:0] \u_issue.u_pipe0_ctrl.csr_result_wdata_e1_i ;
  wire \u_issue.u_pipe0_ctrl.csr_result_write_e1_i ;
  wire [11:0] \u_issue.u_pipe0_ctrl.csr_waddr_wb_o ;
  wire \u_issue.u_pipe0_ctrl.csr_wb_o ;
  reg [31:0] \u_issue.u_pipe0_ctrl.csr_wdata_e2_q ;
  wire [31:0] \u_issue.u_pipe0_ctrl.csr_wdata_wb_o ;
  reg [31:0] \u_issue.u_pipe0_ctrl.csr_wdata_wb_q ;
  reg \u_issue.u_pipe0_ctrl.csr_wr_e2_q ;
  reg \u_issue.u_pipe0_ctrl.csr_wr_wb_q ;
  wire \u_issue.u_pipe0_ctrl.csr_write_wb_o ;
  reg [9:0] \u_issue.u_pipe0_ctrl.ctrl_e1_q ;
  reg [9:0] \u_issue.u_pipe0_ctrl.ctrl_e2_q ;
  reg [9:0] \u_issue.u_pipe0_ctrl.ctrl_wb_q ;
  wire \u_issue.u_pipe0_ctrl.div_complete_i ;
  wire \u_issue.u_pipe0_ctrl.div_e1_w ;
  wire [31:0] \u_issue.u_pipe0_ctrl.div_result_i ;
  reg [5:0] \u_issue.u_pipe0_ctrl.exception_e1_q ;
  reg [5:0] \u_issue.u_pipe0_ctrl.exception_e2_q ;
  wire [5:0] \u_issue.u_pipe0_ctrl.exception_e2_r ;
  wire [5:0] \u_issue.u_pipe0_ctrl.exception_wb_o ;
  reg [5:0] \u_issue.u_pipe0_ctrl.exception_wb_q ;
  wire \u_issue.u_pipe0_ctrl.issue_accept_i ;
  wire \u_issue.u_pipe0_ctrl.issue_branch_i ;
  wire \u_issue.u_pipe0_ctrl.issue_branch_taken_i ;
  wire [31:0] \u_issue.u_pipe0_ctrl.issue_branch_target_i ;
  wire \u_issue.u_pipe0_ctrl.issue_csr_i ;
  wire \u_issue.u_pipe0_ctrl.issue_div_i ;
  wire [5:0] \u_issue.u_pipe0_ctrl.issue_exception_i ;
  wire \u_issue.u_pipe0_ctrl.issue_lsu_i ;
  wire \u_issue.u_pipe0_ctrl.issue_mul_i ;
  wire [31:0] \u_issue.u_pipe0_ctrl.issue_opcode_i ;
  wire [31:0] \u_issue.u_pipe0_ctrl.issue_operand_ra_i ;
  wire [31:0] \u_issue.u_pipe0_ctrl.issue_operand_rb_i ;
  wire [31:0] \u_issue.u_pipe0_ctrl.issue_pc_i ;
  wire [4:0] \u_issue.u_pipe0_ctrl.issue_rd_i ;
  wire \u_issue.u_pipe0_ctrl.issue_rd_valid_i ;
  wire \u_issue.u_pipe0_ctrl.issue_stall_i ;
  wire \u_issue.u_pipe0_ctrl.issue_valid_i ;
  wire \u_issue.u_pipe0_ctrl.load_e1_o ;
  wire \u_issue.u_pipe0_ctrl.load_e2_o ;
  wire \u_issue.u_pipe0_ctrl.mem_complete_i ;
  wire [5:0] \u_issue.u_pipe0_ctrl.mem_exception_e2_i ;
  wire [31:0] \u_issue.u_pipe0_ctrl.mem_result_e2_i ;
  wire \u_issue.u_pipe0_ctrl.mul_e1_o ;
  wire \u_issue.u_pipe0_ctrl.mul_e2_o ;
  wire [31:0] \u_issue.u_pipe0_ctrl.mul_result_e2_i ;
  wire [31:0] \u_issue.u_pipe0_ctrl.opcode_e1_o ;
  reg [31:0] \u_issue.u_pipe0_ctrl.opcode_e1_q ;
  reg [31:0] \u_issue.u_pipe0_ctrl.opcode_e2_q ;
  wire [31:0] \u_issue.u_pipe0_ctrl.opcode_wb_o ;
  reg [31:0] \u_issue.u_pipe0_ctrl.opcode_wb_q ;
  wire [31:0] \u_issue.u_pipe0_ctrl.pc_e1_o ;
  reg [31:0] \u_issue.u_pipe0_ctrl.pc_e1_q ;
  reg [31:0] \u_issue.u_pipe0_ctrl.pc_e2_q ;
  wire [31:0] \u_issue.u_pipe0_ctrl.pc_wb_o ;
  reg [31:0] \u_issue.u_pipe0_ctrl.pc_wb_q ;
  wire [4:0] \u_issue.u_pipe0_ctrl.rd_e1_o ;
  wire [4:0] \u_issue.u_pipe0_ctrl.rd_e2_o ;
  wire [4:0] \u_issue.u_pipe0_ctrl.rd_wb_o ;
  wire [31:0] \u_issue.u_pipe0_ctrl.result_e2_o ;
  reg [31:0] \u_issue.u_pipe0_ctrl.result_e2_q ;
  wire [31:0] \u_issue.u_pipe0_ctrl.result_e2_r ;
  wire [31:0] \u_issue.u_pipe0_ctrl.result_wb_o ;
  reg [31:0] \u_issue.u_pipe0_ctrl.result_wb_q ;
  wire \u_issue.u_pipe0_ctrl.rst_i ;
  wire \u_issue.u_pipe0_ctrl.squash_e1_e2_i ;
  wire \u_issue.u_pipe0_ctrl.squash_e1_e2_o ;
  reg \u_issue.u_pipe0_ctrl.squash_e1_e2_q ;
  wire \u_issue.u_pipe0_ctrl.squash_e1_e2_w ;
  wire \u_issue.u_pipe0_ctrl.squash_wb_i ;
  wire \u_issue.u_pipe0_ctrl.stall_o ;
  wire \u_issue.u_pipe0_ctrl.store_e1_o ;
  wire \u_issue.u_pipe0_ctrl.take_interrupt_i ;
  reg \u_issue.u_pipe0_ctrl.valid_e1_q ;
  reg \u_issue.u_pipe0_ctrl.valid_e2_q ;
  wire \u_issue.u_pipe0_ctrl.valid_e2_w ;
  wire \u_issue.u_pipe0_ctrl.valid_wb_o ;
  reg \u_issue.u_pipe0_ctrl.valid_wb_q ;
  wire \u_issue.u_pipe1_ctrl.alu_e1_w ;
  wire [31:0] \u_issue.u_pipe1_ctrl.alu_result_e1_i ;
  wire \u_issue.u_pipe1_ctrl.branch_e1_o ;
  wire \u_issue.u_pipe1_ctrl.branch_misaligned_w ;
  wire \u_issue.u_pipe1_ctrl.clk_i ;
  wire \u_issue.u_pipe1_ctrl.csr_e1_w ;
  wire [5:0] \u_issue.u_pipe1_ctrl.csr_result_exception_e1_i ;
  wire [31:0] \u_issue.u_pipe1_ctrl.csr_result_value_e1_i ;
  wire [31:0] \u_issue.u_pipe1_ctrl.csr_result_wdata_e1_i ;
  wire \u_issue.u_pipe1_ctrl.csr_result_write_e1_i ;
  wire [11:0] \u_issue.u_pipe1_ctrl.csr_waddr_wb_o ;
  reg [9:0] \u_issue.u_pipe1_ctrl.ctrl_e1_q ;
  reg [9:0] \u_issue.u_pipe1_ctrl.ctrl_e2_q ;
  reg [9:0] \u_issue.u_pipe1_ctrl.ctrl_wb_q ;
  wire \u_issue.u_pipe1_ctrl.div_complete_i ;
  wire \u_issue.u_pipe1_ctrl.div_e1_w ;
  wire [31:0] \u_issue.u_pipe1_ctrl.div_result_i ;
  reg [5:0] \u_issue.u_pipe1_ctrl.exception_e1_q ;
  reg [5:0] \u_issue.u_pipe1_ctrl.exception_e2_q ;
  wire [5:0] \u_issue.u_pipe1_ctrl.exception_e2_r ;
  wire [5:0] \u_issue.u_pipe1_ctrl.exception_wb_o ;
  reg [5:0] \u_issue.u_pipe1_ctrl.exception_wb_q ;
  wire \u_issue.u_pipe1_ctrl.issue_accept_i ;
  wire \u_issue.u_pipe1_ctrl.issue_branch_i ;
  wire \u_issue.u_pipe1_ctrl.issue_branch_taken_i ;
  wire [31:0] \u_issue.u_pipe1_ctrl.issue_branch_target_i ;
  wire \u_issue.u_pipe1_ctrl.issue_csr_i ;
  wire \u_issue.u_pipe1_ctrl.issue_div_i ;
  wire [5:0] \u_issue.u_pipe1_ctrl.issue_exception_i ;
  wire \u_issue.u_pipe1_ctrl.issue_lsu_i ;
  wire \u_issue.u_pipe1_ctrl.issue_mul_i ;
  wire [31:0] \u_issue.u_pipe1_ctrl.issue_opcode_i ;
  wire [31:0] \u_issue.u_pipe1_ctrl.issue_operand_ra_i ;
  wire [31:0] \u_issue.u_pipe1_ctrl.issue_operand_rb_i ;
  wire [31:0] \u_issue.u_pipe1_ctrl.issue_pc_i ;
  wire [4:0] \u_issue.u_pipe1_ctrl.issue_rd_i ;
  wire \u_issue.u_pipe1_ctrl.issue_rd_valid_i ;
  wire \u_issue.u_pipe1_ctrl.issue_stall_i ;
  wire \u_issue.u_pipe1_ctrl.issue_valid_i ;
  wire \u_issue.u_pipe1_ctrl.load_e1_o ;
  wire \u_issue.u_pipe1_ctrl.load_e2_o ;
  wire \u_issue.u_pipe1_ctrl.mem_complete_i ;
  wire [5:0] \u_issue.u_pipe1_ctrl.mem_exception_e2_i ;
  wire [31:0] \u_issue.u_pipe1_ctrl.mem_result_e2_i ;
  wire \u_issue.u_pipe1_ctrl.mul_e1_o ;
  wire \u_issue.u_pipe1_ctrl.mul_e2_o ;
  wire [31:0] \u_issue.u_pipe1_ctrl.mul_result_e2_i ;
  wire [31:0] \u_issue.u_pipe1_ctrl.opcode_e1_o ;
  reg [31:0] \u_issue.u_pipe1_ctrl.opcode_e1_q ;
  reg [31:0] \u_issue.u_pipe1_ctrl.opcode_e2_q ;
  wire [31:0] \u_issue.u_pipe1_ctrl.opcode_wb_o ;
  reg [31:0] \u_issue.u_pipe1_ctrl.opcode_wb_q ;
  wire [31:0] \u_issue.u_pipe1_ctrl.pc_e1_o ;
  reg [31:0] \u_issue.u_pipe1_ctrl.pc_e1_q ;
  reg [31:0] \u_issue.u_pipe1_ctrl.pc_e2_q ;
  wire [31:0] \u_issue.u_pipe1_ctrl.pc_wb_o ;
  reg [31:0] \u_issue.u_pipe1_ctrl.pc_wb_q ;
  wire [4:0] \u_issue.u_pipe1_ctrl.rd_e1_o ;
  wire [4:0] \u_issue.u_pipe1_ctrl.rd_e2_o ;
  wire [4:0] \u_issue.u_pipe1_ctrl.rd_wb_o ;
  wire [31:0] \u_issue.u_pipe1_ctrl.result_e2_o ;
  reg [31:0] \u_issue.u_pipe1_ctrl.result_e2_q ;
  wire [31:0] \u_issue.u_pipe1_ctrl.result_e2_r ;
  wire [31:0] \u_issue.u_pipe1_ctrl.result_wb_o ;
  reg [31:0] \u_issue.u_pipe1_ctrl.result_wb_q ;
  wire \u_issue.u_pipe1_ctrl.rst_i ;
  wire \u_issue.u_pipe1_ctrl.squash_e1_e2_i ;
  wire \u_issue.u_pipe1_ctrl.squash_e1_e2_o ;
  reg \u_issue.u_pipe1_ctrl.squash_e1_e2_q ;
  wire \u_issue.u_pipe1_ctrl.squash_e1_e2_w ;
  wire \u_issue.u_pipe1_ctrl.squash_wb_i ;
  wire \u_issue.u_pipe1_ctrl.stall_o ;
  wire \u_issue.u_pipe1_ctrl.store_e1_o ;
  wire \u_issue.u_pipe1_ctrl.take_interrupt_i ;
  reg \u_issue.u_pipe1_ctrl.valid_e1_q ;
  reg \u_issue.u_pipe1_ctrl.valid_e2_q ;
  wire \u_issue.u_pipe1_ctrl.valid_e2_w ;
  wire \u_issue.u_pipe1_ctrl.valid_wb_o ;
  reg \u_issue.u_pipe1_ctrl.valid_wb_q ;
  wire \u_issue.u_regfile.clk_i ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.ra0_value_r ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.ra1_value_r ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.rb0_value_r ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.rb1_value_r ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r10_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r11_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r12_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r13_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r14_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r15_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r16_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r17_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r18_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r19_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r1_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r20_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r21_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r22_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r23_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r24_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r25_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r26_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r27_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r28_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r29_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r2_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r30_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r31_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r3_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r4_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r5_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r6_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r7_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r8_q ;
  reg [31:0] \u_issue.u_regfile.genblk1.REGFILE.reg_r9_q ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x0_zero_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x10_a0_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x11_a1_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x12_a2_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x13_a3_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x14_a4_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x15_a5_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x16_a6_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x17_a7_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x18_s2_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x19_s3_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x1_ra_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x20_s4_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x21_s5_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x22_s6_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x23_s7_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x24_s8_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x25_s9_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x26_s10_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x27_s11_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x28_t3_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x29_t4_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x2_sp_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x30_t5_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x31_t6_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x3_gp_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x4_tp_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x5_t0_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x6_t1_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x7_t2_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x8_s0_w ;
  wire [31:0] \u_issue.u_regfile.genblk1.REGFILE.x9_s1_w ;
  wire [4:0] \u_issue.u_regfile.ra0_i ;
  wire [31:0] \u_issue.u_regfile.ra0_value_o ;
  wire [4:0] \u_issue.u_regfile.ra1_i ;
  wire [31:0] \u_issue.u_regfile.ra1_value_o ;
  wire [4:0] \u_issue.u_regfile.rb0_i ;
  wire [31:0] \u_issue.u_regfile.rb0_value_o ;
  wire [4:0] \u_issue.u_regfile.rb1_i ;
  wire [31:0] \u_issue.u_regfile.rb1_value_o ;
  wire [4:0] \u_issue.u_regfile.rd0_i ;
  wire [31:0] \u_issue.u_regfile.rd0_value_i ;
  wire [4:0] \u_issue.u_regfile.rd1_i ;
  wire [31:0] \u_issue.u_regfile.rd1_value_i ;
  wire \u_issue.u_regfile.rst_i ;
  wire \u_issue.writeback_div_valid_i ;
  wire [31:0] \u_issue.writeback_div_value_i ;
  wire [31:0] \u_issue.writeback_exec0_value_i ;
  wire [31:0] \u_issue.writeback_exec1_value_i ;
  wire [5:0] \u_issue.writeback_mem_exception_i ;
  wire \u_issue.writeback_mem_valid_i ;
  wire [31:0] \u_issue.writeback_mem_value_i ;
  wire [31:0] \u_issue.writeback_mul_value_i ;
  wire [1:0] \u_lsu.addr_lsb_r ;
  wire \u_lsu.clk_i ;
  wire \u_lsu.complete_err_e2_w ;
  wire \u_lsu.complete_ok_e2_w ;
  wire \u_lsu.dcache_flush_w ;
  wire \u_lsu.dcache_invalidate_w ;
  wire \u_lsu.dcache_writeback_w ;
  wire \u_lsu.delay_lsu_e2_w ;
  wire \u_lsu.fault_load_align_w ;
  wire \u_lsu.fault_load_bus_w ;
  wire \u_lsu.fault_load_page_w ;
  wire \u_lsu.fault_store_align_w ;
  wire \u_lsu.fault_store_bus_w ;
  wire \u_lsu.fault_store_page_w ;
  wire \u_lsu.issue_lsu_e1_w ;
  wire \u_lsu.load_byte_r ;
  wire \u_lsu.load_half_r ;
  wire \u_lsu.load_inst_w ;
  wire \u_lsu.load_signed_inst_w ;
  wire \u_lsu.load_signed_r ;
  wire \u_lsu.mem_accept_i ;
  wire \u_lsu.mem_ack_i ;
  wire [31:0] \u_lsu.mem_addr_o ;
  reg [31:0] \u_lsu.mem_addr_q ;
  wire [31:0] \u_lsu.mem_addr_r ;
  wire \u_lsu.mem_cacheable_o ;
  reg \u_lsu.mem_cacheable_q ;
  wire [31:0] \u_lsu.mem_data_r ;
  wire [31:0] \u_lsu.mem_data_rd_i ;
  wire [31:0] \u_lsu.mem_data_wr_o ;
  reg [31:0] \u_lsu.mem_data_wr_q ;
  wire \u_lsu.mem_error_i ;
  wire \u_lsu.mem_flush_o ;
  reg \u_lsu.mem_flush_q ;
  wire \u_lsu.mem_invalidate_o ;
  reg \u_lsu.mem_invalidate_q ;
  wire \u_lsu.mem_load_fault_i ;
  reg \u_lsu.mem_load_q ;
  reg \u_lsu.mem_ls_q ;
  wire \u_lsu.mem_rd_o ;
  reg \u_lsu.mem_rd_q ;
  wire \u_lsu.mem_rd_r ;
  wire [10:0] \u_lsu.mem_req_tag_o ;
  wire [10:0] \u_lsu.mem_resp_tag_i ;
  wire \u_lsu.mem_store_fault_i ;
  reg \u_lsu.mem_unaligned_e1_q ;
  reg \u_lsu.mem_unaligned_e2_q ;
  wire \u_lsu.mem_unaligned_r ;
  wire [3:0] \u_lsu.mem_wr_o ;
  reg [3:0] \u_lsu.mem_wr_q ;
  wire [3:0] \u_lsu.mem_wr_r ;
  wire \u_lsu.mem_writeback_o ;
  reg \u_lsu.mem_writeback_q ;
  reg \u_lsu.mem_xb_q ;
  reg \u_lsu.mem_xh_q ;
  wire \u_lsu.opcode_invalid_i ;
  wire [31:0] \u_lsu.opcode_opcode_i ;
  wire [31:0] \u_lsu.opcode_ra_operand_i ;
  wire [31:0] \u_lsu.opcode_rb_operand_i ;
  wire \u_lsu.opcode_valid_i ;
  reg \u_lsu.pending_lsu_e2_q ;
  wire \u_lsu.req_lb_w ;
  wire \u_lsu.req_lh_w ;
  wire \u_lsu.req_sb_w ;
  wire \u_lsu.req_sh_lh_w ;
  wire \u_lsu.req_sh_w ;
  wire \u_lsu.req_sw_lw_w ;
  wire [31:0] \u_lsu.resp_addr_w ;
  wire \u_lsu.resp_byte_w ;
  wire \u_lsu.resp_half_w ;
  wire \u_lsu.resp_load_w ;
  wire \u_lsu.resp_signed_w ;
  wire \u_lsu.rst_i ;
  wire \u_lsu.stall_o ;
  wire \u_lsu.u_lsu_request.accept_o ;
  wire \u_lsu.u_lsu_request.clk_i ;
  reg [1:0] \u_lsu.u_lsu_request.count_q ;
  wire [35:0] \u_lsu.u_lsu_request.data_in_i ;
  wire [35:0] \u_lsu.u_lsu_request.data_out_o ;
  wire \u_lsu.u_lsu_request.pop_i ;
  wire \u_lsu.u_lsu_request.push_i ;
  reg [35:0] \u_lsu.u_lsu_request.ram_q[0] ;
  reg [35:0] \u_lsu.u_lsu_request.ram_q[1] ;
  reg \u_lsu.u_lsu_request.rd_ptr_q ;
  wire \u_lsu.u_lsu_request.rst_i ;
  wire \u_lsu.u_lsu_request.valid_o ;
  reg \u_lsu.u_lsu_request.wr_ptr_q ;
  wire [31:0] \u_lsu.wb_result_r ;
  wire [5:0] \u_lsu.writeback_exception_o ;
  wire \u_lsu.writeback_valid_o ;
  wire [31:0] \u_lsu.writeback_value_o ;
  wire \u_mmu.clk_i ;
  wire \u_mmu.fetch_in_accept_o ;
  wire \u_mmu.fetch_in_error_o ;
  wire \u_mmu.fetch_in_fault_o ;
  wire \u_mmu.fetch_in_flush_i ;
  wire [63:0] \u_mmu.fetch_in_inst_o ;
  wire \u_mmu.fetch_in_invalidate_i ;
  wire [31:0] \u_mmu.fetch_in_pc_i ;
  wire [1:0] \u_mmu.fetch_in_priv_i ;
  wire \u_mmu.fetch_in_rd_i ;
  wire \u_mmu.fetch_in_valid_o ;
  wire \u_mmu.fetch_out_accept_i ;
  wire \u_mmu.fetch_out_error_i ;
  wire \u_mmu.fetch_out_flush_o ;
  wire [63:0] \u_mmu.fetch_out_inst_i ;
  wire \u_mmu.fetch_out_invalidate_o ;
  wire [31:0] \u_mmu.fetch_out_pc_o ;
  wire \u_mmu.fetch_out_rd_o ;
  wire \u_mmu.fetch_out_valid_i ;
  wire \u_mmu.lsu_in_accept_o ;
  wire \u_mmu.lsu_in_ack_o ;
  wire [31:0] \u_mmu.lsu_in_addr_i ;
  wire \u_mmu.lsu_in_cacheable_i ;
  wire [31:0] \u_mmu.lsu_in_data_rd_o ;
  wire [31:0] \u_mmu.lsu_in_data_wr_i ;
  wire \u_mmu.lsu_in_error_o ;
  wire \u_mmu.lsu_in_flush_i ;
  wire \u_mmu.lsu_in_invalidate_i ;
  wire \u_mmu.lsu_in_load_fault_o ;
  wire \u_mmu.lsu_in_rd_i ;
  wire [10:0] \u_mmu.lsu_in_req_tag_i ;
  wire [10:0] \u_mmu.lsu_in_resp_tag_o ;
  wire \u_mmu.lsu_in_store_fault_o ;
  wire [3:0] \u_mmu.lsu_in_wr_i ;
  wire \u_mmu.lsu_in_writeback_i ;
  wire \u_mmu.lsu_out_accept_i ;
  wire \u_mmu.lsu_out_ack_i ;
  wire [31:0] \u_mmu.lsu_out_addr_o ;
  wire \u_mmu.lsu_out_cacheable_o ;
  wire [31:0] \u_mmu.lsu_out_data_rd_i ;
  wire [31:0] \u_mmu.lsu_out_data_wr_o ;
  wire \u_mmu.lsu_out_error_i ;
  wire \u_mmu.lsu_out_flush_o ;
  wire \u_mmu.lsu_out_invalidate_o ;
  wire \u_mmu.lsu_out_rd_o ;
  wire [10:0] \u_mmu.lsu_out_req_tag_o ;
  wire [10:0] \u_mmu.lsu_out_resp_tag_i ;
  wire [3:0] \u_mmu.lsu_out_wr_o ;
  wire \u_mmu.lsu_out_writeback_o ;
  wire \u_mmu.mxr_i ;
  wire \u_mmu.rst_i ;
  wire \u_mmu.sum_i ;
  wire \u_mul.clk_i ;
  wire \u_mul.hold_i ;
  reg \u_mul.mulhi_sel_e1_q ;
  wire \u_mul.mult_inst_w ;
  wire [64:0] \u_mul.mult_result_w ;
  wire \u_mul.opcode_invalid_i ;
  wire [31:0] \u_mul.opcode_opcode_i ;
  wire [31:0] \u_mul.opcode_ra_operand_i ;
  wire [31:0] \u_mul.opcode_rb_operand_i ;
  wire \u_mul.opcode_valid_i ;
  reg [32:0] \u_mul.operand_a_e1_q ;
  wire [32:0] \u_mul.operand_a_r ;
  reg [32:0] \u_mul.operand_b_e1_q ;
  wire [32:0] \u_mul.operand_b_r ;
  reg [31:0] \u_mul.result_e2_q ;
  wire [31:0] \u_mul.result_r ;
  wire \u_mul.rst_i ;
  wire [31:0] \u_mul.writeback_value_o ;
  wire writeback_div_valid_w;
  wire [31:0] writeback_div_value_w;
  wire [31:0] writeback_exec0_value_w;
  wire [31:0] writeback_exec1_value_w;
  wire [5:0] writeback_mem_exception_w;
  wire writeback_mem_valid_w;
  wire [31:0] writeback_mem_value_w;
  wire [31:0] writeback_mul_value_w;
  assign _0164_ = 1'h0 == 1'h0;
  assign _0165_ = 1'h1 == 1'h0;
  assign _0166_ = _1328_ == 1'h0;
  assign _0167_ = 1'h0 == 1'h1;
  assign _0168_ = 1'h1 == 1'h1;
  assign _0169_ = _1328_ == 1'h1;
  assign _0170_ = _1333_ == 1'h0;
  assign _0171_ = _1333_ == 1'h1;
  assign _0172_ = _1336_ == 1'h0;
  assign _0173_ = _1336_ == 1'h1;
  assign _0174_ = _1431_[0] == 1'h0;
  assign _0175_ = _1431_[1] == 1'h0;
  assign _0176_ = _1431_[2] == 1'h0;
  assign _0177_ = _1434_[0] == 1'h0;
  assign _0178_ = _1434_[1] == 1'h0;
  assign _0179_ = _1434_[2] == 1'h0;
  assign _0180_ = _1431_[0] == 1'h1;
  assign _0181_ = _1434_[0] == 1'h1;
  assign _0182_ = _1431_[1] == 1'h1;
  assign _0183_ = _1434_[1] == 1'h1;
  assign _0184_ = _1431_[2] == 1'h1;
  assign _0185_ = _1434_[2] == 1'h1;
  assign _0186_ = _1437_[0] == 1'h0;
  assign _0187_ = _1437_[1] == 1'h0;
  assign _0188_ = _1437_[2] == 1'h0;
  assign _0189_ = _1440_[0] == 1'h0;
  assign _0190_ = _1440_[1] == 1'h0;
  assign _0191_ = _1440_[2] == 1'h0;
  assign _0192_ = _1437_[0] == 1'h1;
  assign _0193_ = _1440_[0] == 1'h1;
  assign _0194_ = _1437_[1] == 1'h1;
  assign _0195_ = _1440_[1] == 1'h1;
  assign _0196_ = _1437_[2] == 1'h1;
  assign _0197_ = _1440_[2] == 1'h1;
  assign _0198_ = _1449_[0] == 1'h0;
  assign _0199_ = _1449_[1] == 1'h0;
  assign _0200_ = _1449_[2] == 1'h0;
  assign _0201_ = _1449_[0] == 1'h1;
  assign _0202_ = _1449_[1] == 1'h1;
  assign _0203_ = _1449_[2] == 1'h1;
  assign _0204_ = _1453_[0] == 1'h0;
  assign _0205_ = _1453_[1] == 1'h0;
  assign _0206_ = _1453_[2] == 1'h0;
  assign _0207_ = _1456_[0] == 1'h0;
  assign _0208_ = _1456_[1] == 1'h0;
  assign _0209_ = _1456_[2] == 1'h0;
  assign _0210_ = _1453_[0] == 1'h1;
  assign _0211_ = _1456_[0] == 1'h1;
  assign _0212_ = _1453_[1] == 1'h1;
  assign _0213_ = _1456_[1] == 1'h1;
  assign _0214_ = _1453_[2] == 1'h1;
  assign _0215_ = _1456_[2] == 1'h1;
  assign _0216_ = _2571_ == 1'h0;
  assign _0217_ = _2571_ == 1'h1;
  assign _0000_ = _0164_ & _0164_;
  assign _0001_ = _0164_ & _0000_;
  assign _0002_ = _0165_ & _0000_;
  assign _0003_ = _0165_ & _0164_;
  assign _0004_ = _0164_ & _0003_;
  assign _0005_ = _0165_ & _0003_;
  assign _0006_ = _0164_ & _0165_;
  assign _0007_ = _0164_ & _0006_;
  assign _0008_ = _0165_ & _0006_;
  assign _0009_ = _0165_ & _0165_;
  assign _0010_ = _0164_ & _0009_;
  assign _0011_ = _0165_ & _0009_;
  assign _0012_ = _0175_ & _0176_;
  assign _0013_ = _0174_ & _0012_;
  assign _0014_ = _0178_ & _0179_;
  assign _0015_ = _0177_ & _0014_;
  assign _0016_ = _0167_ & _0000_;
  assign _0017_ = _0168_ & _0000_;
  assign _0018_ = _0167_ & _0003_;
  assign _0019_ = _0168_ & _0003_;
  assign _0020_ = _0167_ & _0006_;
  assign _0021_ = _0168_ & _0006_;
  assign _0022_ = _0167_ & _0009_;
  assign _0023_ = _0168_ & _0009_;
  assign _0024_ = _0180_ & _0012_;
  assign _0025_ = _0181_ & _0014_;
  assign _0026_ = _0167_ & _0164_;
  assign _0027_ = _0164_ & _0026_;
  assign _0028_ = _0165_ & _0026_;
  assign _0029_ = _0168_ & _0164_;
  assign _0030_ = _0164_ & _0029_;
  assign _0031_ = _0165_ & _0029_;
  assign _0032_ = _0167_ & _0165_;
  assign _0033_ = _0164_ & _0032_;
  assign _0034_ = _0165_ & _0032_;
  assign _0035_ = _0168_ & _0165_;
  assign _0036_ = _0164_ & _0035_;
  assign _0037_ = _0165_ & _0035_;
  assign _0038_ = _0182_ & _0176_;
  assign _0039_ = _0174_ & _0038_;
  assign _0040_ = _0183_ & _0179_;
  assign _0041_ = _0177_ & _0040_;
  assign _0042_ = _0167_ & _0026_;
  assign _0043_ = _0168_ & _0026_;
  assign _0044_ = _0167_ & _0029_;
  assign _0045_ = _0168_ & _0029_;
  assign _0046_ = _0167_ & _0032_;
  assign _0047_ = _0168_ & _0032_;
  assign _0048_ = _0167_ & _0035_;
  assign _0049_ = _0168_ & _0035_;
  assign _0050_ = _0180_ & _0038_;
  assign _0051_ = _0181_ & _0040_;
  assign _0052_ = _0164_ & _0167_;
  assign _0053_ = _0164_ & _0052_;
  assign _0054_ = _0165_ & _0052_;
  assign _0055_ = _0165_ & _0167_;
  assign _0056_ = _0164_ & _0055_;
  assign _0057_ = _0165_ & _0055_;
  assign _0058_ = _0164_ & _0168_;
  assign _0059_ = _0164_ & _0058_;
  assign _0060_ = _0165_ & _0058_;
  assign _0061_ = _0165_ & _0168_;
  assign _0062_ = _0164_ & _0061_;
  assign _0063_ = _0165_ & _0061_;
  assign _0064_ = _0175_ & _0184_;
  assign _0065_ = _0174_ & _0064_;
  assign _0066_ = _0178_ & _0185_;
  assign _0067_ = _0177_ & _0066_;
  assign _0068_ = _0167_ & _0052_;
  assign _0069_ = _0168_ & _0052_;
  assign _0070_ = _0167_ & _0055_;
  assign _0071_ = _0168_ & _0055_;
  assign _0072_ = _0167_ & _0058_;
  assign _0073_ = _0168_ & _0058_;
  assign _0074_ = _0167_ & _0061_;
  assign _0075_ = _0168_ & _0061_;
  assign _0076_ = _0180_ & _0064_;
  assign _0077_ = _0181_ & _0066_;
  assign _0078_ = _0167_ & _0167_;
  assign _0079_ = _0164_ & _0078_;
  assign _0080_ = _0165_ & _0078_;
  assign _0081_ = _0168_ & _0167_;
  assign _0082_ = _0164_ & _0081_;
  assign _0083_ = _0165_ & _0081_;
  assign _0084_ = _0167_ & _0168_;
  assign _0085_ = _0164_ & _0084_;
  assign _0086_ = _0165_ & _0084_;
  assign _0087_ = _0168_ & _0168_;
  assign _0088_ = _0164_ & _0087_;
  assign _0089_ = _0165_ & _0087_;
  assign _0090_ = _0182_ & _0184_;
  assign _0091_ = _0174_ & _0090_;
  assign _0092_ = _0183_ & _0185_;
  assign _0093_ = _0177_ & _0092_;
  assign _0094_ = _0167_ & _0078_;
  assign _0095_ = _0168_ & _0078_;
  assign _0096_ = _0167_ & _0081_;
  assign _0097_ = _0168_ & _0081_;
  assign _0098_ = _0167_ & _0084_;
  assign _0099_ = _0168_ & _0084_;
  assign _0100_ = _0167_ & _0087_;
  assign _0101_ = _0168_ & _0087_;
  assign _0102_ = _0180_ & _0090_;
  assign _0103_ = _0181_ & _0092_;
  assign _0104_ = _0187_ & _0188_;
  assign _0105_ = _0186_ & _0104_;
  assign _0106_ = _0190_ & _0191_;
  assign _0107_ = _0189_ & _0106_;
  assign _0108_ = _0192_ & _0104_;
  assign _0109_ = _0193_ & _0106_;
  assign _0110_ = _0194_ & _0188_;
  assign _0111_ = _0186_ & _0110_;
  assign _0112_ = _0195_ & _0191_;
  assign _0113_ = _0189_ & _0112_;
  assign _0114_ = _0192_ & _0110_;
  assign _0115_ = _0193_ & _0112_;
  assign _0116_ = _0187_ & _0196_;
  assign _0117_ = _0186_ & _0116_;
  assign _0118_ = _0190_ & _0197_;
  assign _0119_ = _0189_ & _0118_;
  assign _0120_ = _0192_ & _0116_;
  assign _0121_ = _0193_ & _0118_;
  assign _0122_ = _0194_ & _0196_;
  assign _0123_ = _0186_ & _0122_;
  assign _0124_ = _0195_ & _0197_;
  assign _0125_ = _0189_ & _0124_;
  assign _0126_ = _0192_ & _0122_;
  assign _0127_ = _0193_ & _0124_;
  assign _0128_ = _0199_ & _0200_;
  assign _0129_ = _0198_ & _0128_;
  assign _0130_ = _0201_ & _0128_;
  assign _0131_ = _0202_ & _0200_;
  assign _0132_ = _0198_ & _0131_;
  assign _0133_ = _0201_ & _0131_;
  assign _0134_ = _0199_ & _0203_;
  assign _0135_ = _0198_ & _0134_;
  assign _0136_ = _0201_ & _0134_;
  assign _0137_ = _0202_ & _0203_;
  assign _0138_ = _0198_ & _0137_;
  assign _0139_ = _0201_ & _0137_;
  assign _0140_ = _0205_ & _0206_;
  assign _0141_ = _0204_ & _0140_;
  assign _0142_ = _0208_ & _0209_;
  assign _0143_ = _0207_ & _0142_;
  assign _0144_ = _0210_ & _0140_;
  assign _0145_ = _0211_ & _0142_;
  assign _0146_ = _0212_ & _0206_;
  assign _0147_ = _0204_ & _0146_;
  assign _0148_ = _0213_ & _0209_;
  assign _0149_ = _0207_ & _0148_;
  assign _0150_ = _0210_ & _0146_;
  assign _0151_ = _0211_ & _0148_;
  assign _0152_ = _0205_ & _0214_;
  assign _0153_ = _0204_ & _0152_;
  assign _0154_ = _0208_ & _0215_;
  assign _0155_ = _0207_ & _0154_;
  assign _0156_ = _0210_ & _0152_;
  assign _0157_ = _0211_ & _0154_;
  assign _0158_ = _0212_ & _0214_;
  assign _0159_ = _0204_ & _0158_;
  assign _0160_ = _0213_ & _0215_;
  assign _0161_ = _0207_ & _0160_;
  assign _0162_ = _0210_ & _0158_;
  assign _0163_ = _0211_ & _0160_;
  assign _0256_ = 5'h18 + { \u_csr.u_csrfile.csr_mpriv_q [0], \u_csr.u_csrfile.csr_mpriv_q [0] };
  assign _0257_ = 6'h30 + \u_csr.opcode_opcode_i [29:28];
  assign _0258_ = \u_csr.opcode_opcode_i  & 32'hfe007fff;
  assign _0259_ = \u_csr.opcode_opcode_i  & 15'h707f;
  assign _0260_ = \u_csr.opcode_opcode_i  & 32'hffffffff;
  assign _0261_ = \u_csr.opcode_opcode_i  & 32'hcfffffff;
  assign _0262_ = \u_csr.csr_rdata_w  & _0285_;
  assign _0263_ = _0311_ & _0286_;
  assign _0264_ = _0258_ == 29'h12000073;
  assign _0265_ = _0259_ == 13'h100f;
  assign _0266_ = \u_csr.opcode_opcode_i [31:20] == 9'h180;
  assign _0267_ = _0260_ == 7'h73;
  assign _0268_ = _0261_ == 22'h200073;
  assign _0269_ = _0260_ == 21'h100073;
  assign _0270_ = _0259_ == 13'h1073;
  assign _0271_ = _0259_ == 14'h2073;
  assign _0272_ = _0259_ == 14'h3073;
  assign _0273_ = _0259_ == 15'h5073;
  assign _0274_ = _0259_ == 15'h6073;
  assign _0275_ = _0259_ == 15'h7073;
  assign \u_csr.sfence_w  = \u_csr.opcode_valid_i  && _0264_;
  assign \u_csr.ifence_w  = \u_csr.opcode_valid_i  && _0265_;
  assign _0276_ = \u_csr.opcode_valid_i  && _0278_;
  assign _0277_ = _0276_ && \u_csr.csr_write_r ;
  assign \u_csr.satp_update_w  = _0277_ && _0266_;
  assign \u_csr.eret_fault_w  = \u_csr.eret_w  && _0283_;
  assign _0279_ = \u_csr.set_r  && \u_csr.clr_r ;
  assign \u_csr.eret_w  = \u_csr.opcode_valid_i  && _0268_;
  assign \u_csr.csrrw_w  = \u_csr.opcode_valid_i  && _0270_;
  assign \u_csr.csrrs_w  = \u_csr.opcode_valid_i  && _0271_;
  assign \u_csr.csrrc_w  = \u_csr.opcode_valid_i  && _0272_;
  assign \u_csr.csrrwi_w  = \u_csr.opcode_valid_i  && _0273_;
  assign \u_csr.csrrsi_w  = \u_csr.opcode_valid_i  && _0274_;
  assign \u_csr.csrrci_w  = \u_csr.opcode_valid_i  && _0275_;
  assign _0278_ = \u_csr.set_r  || \u_csr.clr_r ;
  assign _0280_ = \u_csr.opcode_invalid_i  || \u_csr.eret_fault_w ;
  assign _0281_ = \u_csr.satp_update_w  || \u_csr.ifence_w ;
  assign _0282_ = _0281_ || \u_csr.sfence_w ;
  assign _0283_ = { \u_csr.u_csrfile.csr_mpriv_q [0], \u_csr.u_csrfile.csr_mpriv_q [0] } < \u_csr.opcode_opcode_i [29:28];
  assign _0284_ = | \u_csr.opcode_opcode_i [19:15];
  assign _0285_ = ~ \u_csr.data_r ;
  assign _0286_ = ~ \u_csr.interrupt_inhibit_i ;
  assign _0287_ = \u_csr.csrrw_w  | \u_csr.csrrs_w ;
  assign _0288_ = _0287_ | \u_csr.csrrwi_w ;
  assign \u_csr.set_r  = _0288_ | \u_csr.csrrsi_w ;
  assign _0289_ = \u_csr.csrrw_w  | \u_csr.csrrc_w ;
  assign _0290_ = _0289_ | \u_csr.csrrwi_w ;
  assign \u_csr.clr_r  = _0290_ | \u_csr.csrrci_w ;
  assign _0291_ = _0284_ | \u_csr.csrrw_w ;
  assign \u_csr.csr_write_r  = _0291_ | \u_csr.csrrwi_w ;
  assign _0292_ = \u_csr.csrrwi_w  | \u_csr.csrrsi_w ;
  assign _0293_ = _0292_ | \u_csr.csrrci_w ;
  assign _0294_ = \u_csr.csr_rdata_w  | \u_csr.data_r ;
  always @(posedge clk_i)
    \u_csr.branch_q  <= _0247_;
  always @(posedge clk_i)
    \u_csr.branch_target_q  <= _0248_;
  always @(posedge clk_i)
    \u_csr.reset_q  <= _0254_;
  always @(posedge clk_i)
    \u_csr.ifence_q  <= _0251_;
  always @(posedge clk_i)
    \u_csr.take_interrupt_q  <= _0255_;
  always @(posedge clk_i)
    \u_csr.rd_valid_e1_q  <= _0253_;
  always @(posedge clk_i)
    \u_csr.rd_result_e1_q  <= _0252_;
  always @(posedge clk_i)
    \u_csr.csr_wdata_e1_q  <= _0249_;
  always @(posedge clk_i)
    \u_csr.exception_e1_q  <= _0250_;
  assign _0295_ = \u_csr.reset_q  ? 1'h1 : \u_csr.csr_branch_w ;
  assign _0247_ = rst_i ? 1'h0 : _0295_;
  assign _0296_ = \u_csr.reset_q  ? 32'h80000000 : \u_csr.csr_target_w ;
  assign _0248_ = rst_i ? 32'h00000000 : _0296_;
  assign _0254_ = rst_i ? 1'h1 : 1'h0;
  assign _0251_ = rst_i ? 1'h0 : \u_csr.ifence_w ;
  assign _0255_ = rst_i ? 1'h0 : _0263_;
  assign _0297_ = _0282_ ? 6'h34 : 6'h00;
  assign _0298_ = \u_csr.opcode_invalid_i  ? 6'h12 : _0297_;
  assign _0299_ = _0269_ ? 6'h13 : _0298_;
  assign _0300_ = _0268_ ? _0257_ : _0299_;
  assign _0301_ = \u_csr.eret_fault_w  ? 6'h12 : _0300_;
  assign _0302_ = _0267_ ? _0256_ : _0301_;
  assign _0303_ = \u_csr.opcode_valid_i  ? _0302_ : 6'h00;
  assign _0250_ = rst_i ? 6'h00 : _0303_;
  assign _0304_ = _0280_ ? \u_csr.opcode_opcode_i  : \u_csr.csr_rdata_w ;
  assign _0305_ = \u_csr.opcode_valid_i  ? _0304_ : 32'h00000000;
  assign _0252_ = rst_i ? 32'h00000000 : _0305_;
  assign _0306_ = \u_csr.opcode_valid_i  ? _0278_ : 1'h0;
  assign _0253_ = rst_i ? 1'h0 : _0306_;
  assign _0307_ = \u_csr.clr_r  ? _0262_ : \u_csr.csr_wdata_e1_q ;
  assign _0308_ = \u_csr.set_r  ? _0294_ : _0307_;
  assign _0309_ = _0279_ ? \u_csr.data_r  : _0308_;
  assign _0310_ = \u_csr.opcode_valid_i  ? _0309_ : 32'h00000000;
  assign _0249_ = rst_i ? 32'h00000000 : _0310_;
  assign _0311_ = | \u_csr.interrupt_w ;
  assign \u_csr.data_r  = _0293_ ? { 27'h0000000, \u_csr.opcode_opcode_i [19:15] } : \u_csr.opcode_ra_operand_i ;
  assign \u_csr.u_csrfile.csr_waddr_i  = \u_issue.u_pipe0_ctrl.csr_wr_wb_q  ? \u_issue.u_pipe0_ctrl.opcode_wb_q [31:20] : 12'h000;
  assign \u_csr.u_csrfile.csr_mcycle_r  = \u_csr.u_csrfile.csr_mcycle_q  + 1'h1;
  assign _0383_ = \u_csr.u_csrfile.csr_mcycle_h_q  + 1'h1;
  assign _0384_ = \u_csr.u_csrfile.exception_pc_i  + 3'h4;
  assign \u_csr.u_csrfile.irq_pending_r  = \u_csr.u_csrfile.csr_mip_q  & \u_csr.u_csrfile.csr_mie_q ;
  assign _0385_ = \u_csr.u_csrfile.csr_mscratch_q  & 32'hffffffff;
  assign _0386_ = \u_csr.u_csrfile.csr_mepc_q  & 32'hffffffff;
  assign _0387_ = \u_csr.u_csrfile.csr_mtvec_q  & 32'hffffffff;
  assign _0388_ = \u_csr.u_csrfile.csr_mcause_q  & 32'h8000000f;
  assign _0389_ = \u_csr.u_csrfile.csr_mtval_q  & 32'hffffffff;
  assign _0390_ = \u_csr.u_csrfile.csr_sr_q  & 32'hffffffff;
  assign _0391_ = \u_csr.u_csrfile.csr_mip_q  & 12'haaa;
  assign _0392_ = \u_csr.u_csrfile.csr_mie_q  & 12'haaa;
  assign _0393_ = \u_csr.u_csrfile.exception_i  & 6'h30;
  assign _0394_ = \u_issue.u_pipe0_ctrl.csr_wdata_wb_q  & 32'hffffffff;
  assign _0395_ = \u_issue.u_pipe0_ctrl.csr_wdata_wb_q  & 32'h8000000f;
  assign _0396_ = \u_issue.u_pipe0_ctrl.csr_wdata_wb_q  & 12'haaa;
  assign _0397_ = \u_csr.u_csrfile.csr_sr_q  & 32'hfffbfecc;
  assign _0398_ = \u_issue.u_pipe0_ctrl.csr_wdata_wb_q  & 19'h40133;
  assign _0399_ = \u_csr.u_csrfile.csr_mip_q  & 32'hfffffddd;
  assign _0400_ = \u_issue.u_pipe0_ctrl.csr_wdata_wb_q  & 10'h222;
  assign _0401_ = \u_csr.u_csrfile.csr_mie_q  & 32'hfffffddd;
  assign _0402_ = \u_csr.opcode_opcode_i [31:20] == 10'h344;
  assign _0403_ = \u_csr.opcode_opcode_i [31:20] == 9'h144;
  assign _0404_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h344;
  assign _0405_ = \u_csr.u_csrfile.csr_waddr_i  == 9'h144;
  assign \u_csr.u_csrfile.is_exception_w  = _0393_ == 5'h10;
  assign _0406_ = _0393_ == 6'h20;
  assign _0407_ = \u_csr.u_csrfile.irq_priv_q  == 2'h3;
  assign _0408_ = { \u_csr.u_csrfile.csr_mpriv_q [0], \u_csr.u_csrfile.csr_mpriv_q [0] } == 1'h1;
  assign _0409_ = \u_csr.u_csrfile.exception_i [1:0] == 2'h3;
  assign _0410_ = \u_csr.u_csrfile.csr_mcycle_q  == \u_csr.u_csrfile.csr_mtimecmp_q ;
  assign _0411_ = \u_csr.u_csrfile.csr_mcycle_q  == 32'hffffffff;
  assign _0412_ = \u_csr.u_csrfile.exception_i  == 6'h20;
  assign _0413_ = \u_csr.u_csrfile.exception_i  == 6'h34;
  assign _0414_ = \u_csr.u_csrfile.exception_i  >= 6'h30;
  assign _0415_ = \u_csr.u_csrfile.exception_i  <= 6'h33;
  assign _0416_ = \u_csr.opcode_valid_i  && _0402_;
  assign _0417_ = \u_csr.opcode_valid_i  && _0403_;
  assign _0418_ = _0414_ && _0415_;
  assign _0419_ = $signed(32'h00000001) && _0410_;
  assign _0420_ = _0416_ || _0417_;
  assign _0421_ = _0404_ || _0405_;
  assign _0422_ = _0421_ || _0457_;
  assign _0423_ = _0416_ | _0417_;
  assign \u_csr.u_csrfile.buffer_mip_w  = _0423_ | \u_csr.u_csrfile.csr_mip_upd_q ;
  assign _0424_ = _0397_ | _0398_;
  assign _0425_ = _0399_ | _0400_;
  assign _0426_ = _0401_ | _0400_;
  assign \u_csr.u_csrfile.csr_mip_r  = _0332_ | { \u_csr.u_csrfile.csr_mip_next_q [31:8], \u_csr.u_csrfile.csr_mip_next_r [7], \u_csr.u_csrfile.csr_mip_next_q [6:0] };
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mepc_q  <= _0315_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mcause_q  <= _0312_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_sr_q  <= _0325_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mtvec_q  <= _0324_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mip_q  <= _0318_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mie_q  <= _0316_;
  reg \u_csr.u_csrfile.csr_mpriv_q_reg[0] ;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mpriv_q_reg[0]  <= 1'h1;
  assign \u_csr.u_csrfile.csr_mpriv_q [0] = \u_csr.u_csrfile.csr_mpriv_q_reg[0] ;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mcycle_q  <= _0314_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mcycle_h_q  <= _0313_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mscratch_q  <= _0320_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mtval_q  <= _0323_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mtimecmp_q  <= _0322_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mtime_ie_q  <= _0321_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mip_next_q  <= _0317_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.csr_mip_upd_q  <= _0319_;
  always @(posedge clk_i)
    \u_csr.u_csrfile.irq_priv_q  <= _0326_;
  assign _0372_ = _0413_ ? _0384_ : 32'h00000000;
  assign _0371_ = _0413_ ? 1'h1 : 1'h0;
  assign _0358_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mtvec_q  : _0372_;
  assign _0357_ = \u_csr.u_csrfile.is_exception_w  ? 1'h1 : _0371_;
  assign _0346_ = _0409_ ? \u_csr.u_csrfile.csr_mepc_q  : 32'h00000000;
  assign _0335_ = _0418_ ? _0346_ : _0358_;
  assign _0334_ = _0418_ ? 1'h1 : _0357_;
  assign \u_csr.csr_target_w  = _0412_ ? _0459_ : _0335_;
  assign \u_csr.csr_branch_w  = _0412_ ? 1'h1 : _0334_;
  assign _0317_ = rst_i ? 32'h00000000 : _0458_;
  assign _0321_ = rst_i ? 1'h0 : \u_csr.u_csrfile.csr_mtime_ie_r ;
  assign _0322_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mtimecmp_r ;
  assign _0320_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mscratch_r ;
  assign _0314_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mcycle_r ;
  assign _0316_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mie_r ;
  assign _0318_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mip_r ;
  assign _0324_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mtvec_r ;
  assign _0323_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mtval_r ;
  assign _0312_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mcause_r ;
  assign _0325_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_sr_r ;
  assign _0315_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mepc_r ;
  assign _0427_ = _0411_ ? _0383_ : \u_csr.u_csrfile.csr_mcycle_h_q ;
  assign _0313_ = rst_i ? 32'h00000000 : _0427_;
  assign \u_csr.u_csrfile.csr_mtime_ie_r  = _0419_ ? 1'h0 : _0333_;
  assign \u_csr.u_csrfile.csr_mip_next_r [7] = _0419_ ? \u_csr.u_csrfile.csr_mtime_ie_q  : \u_csr.u_csrfile.csr_mip_next_q [7];
  assign _0366_ = _0428_ ? _0394_ : \u_csr.u_csrfile.csr_mscratch_q ;
  assign _0428_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h340;
  assign _0367_ = _0429_ ? 1'h1 : \u_csr.u_csrfile.csr_mtime_ie_q ;
  assign _0429_ = \u_csr.u_csrfile.csr_waddr_i  == 11'h7c0;
  assign _0368_ = _0429_ ? _0394_ : \u_csr.u_csrfile.csr_mtimecmp_q ;
  function [31:0] _4503_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _4503_ = b[31:0];
      2'b1?:
        _4503_ = b[63:32];
      default:
        _4503_ = a;
    endcase
  endfunction
  assign _0364_ = _4503_(\u_csr.u_csrfile.csr_mie_q , { _0396_, _0426_ }, { _0431_, _0430_ });
  assign _0430_ = \u_csr.u_csrfile.csr_waddr_i  == 9'h104;
  assign _0431_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h304;
  function [31:0] _4506_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _4506_ = b[31:0];
      2'b1?:
        _4506_ = b[63:32];
      default:
        _4506_ = a;
    endcase
  endfunction
  assign _0365_ = _4506_(\u_csr.u_csrfile.csr_mip_q , { _0396_, _0425_ }, { _0404_, _0405_ });
  assign _0369_ = _0432_ ? _0394_ : \u_csr.u_csrfile.csr_mtvec_q ;
  assign _0432_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h305;
  function [31:0] _4509_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _4509_ = b[31:0];
      2'b1?:
        _4509_ = b[63:32];
      default:
        _4509_ = a;
    endcase
  endfunction
  assign _0331_ = _4509_(\u_csr.u_csrfile.csr_sr_q , { _0394_, _0424_ }, { _0434_, _0433_ });
  assign _0433_ = \u_csr.u_csrfile.csr_waddr_i  == 9'h100;
  assign _0434_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h300;
  assign _0378_ = _0435_ ? _0394_ : \u_csr.u_csrfile.csr_mtval_q ;
  assign _0435_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h343;
  assign _0381_ = _0436_ ? _0395_ : \u_csr.u_csrfile.csr_mcause_q ;
  assign _0436_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h342;
  assign _0374_ = _0437_ ? _0394_ : \u_csr.u_csrfile.csr_mepc_q ;
  assign _0437_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h341;
  assign _0330_[31:13] = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_sr_q [31:13] : _0331_[31:13];
  assign _0330_[10:8] = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_sr_q [10:8] : _0331_[10:8];
  assign _0330_[6:4] = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_sr_q [6:4] : _0331_[6:4];
  assign _0330_[2:0] = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_sr_q [2:0] : _0331_[2:0];
  assign _0377_ = \u_csr.u_csrfile.is_exception_w  ? { 28'h0000000, \u_csr.u_csrfile.exception_i [3:0] } : _0381_;
  assign _0361_ = \u_csr.u_csrfile.is_exception_w  ? _0375_ : _0378_;
  assign _0360_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.exception_pc_i  : _0374_;
  assign _0330_[3] = \u_csr.u_csrfile.is_exception_w  ? 1'h0 : _0331_[3];
  assign _0330_[12:11] = \u_csr.u_csrfile.is_exception_w  ? { \u_csr.u_csrfile.csr_mpriv_q [0], \u_csr.u_csrfile.csr_mpriv_q [0] } : _0331_[12:11];
  assign _0330_[7] = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_sr_q [3] : _0331_[7];
  assign _0352_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mtime_ie_q  : _0367_;
  assign _0353_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mtimecmp_q  : _0368_;
  assign _0351_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mscratch_q  : _0366_;
  assign _0349_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mie_q  : _0364_;
  assign _0350_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mip_q  : _0365_;
  assign _0355_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mtvec_q  : _0369_;
  function [31:0] _4534_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _4534_ = b[31:0];
      2'b1?:
        _4534_ = b[63:32];
      default:
        _4534_ = a;
    endcase
  endfunction
  assign _0375_ = _4534_(32'h00000000, { \u_csr.u_csrfile.exception_pc_i , \u_csr.u_csrfile.exception_addr_i  }, { _0441_, _0439_ });
  assign _0439_ = | _0438_;
  assign _0438_[0] = \u_csr.u_csrfile.exception_i  == 5'h12;
  assign _0438_[1] = \u_csr.u_csrfile.exception_i  == 5'h14;
  assign _0438_[2] = \u_csr.u_csrfile.exception_i  == 5'h15;
  assign _0438_[3] = \u_csr.u_csrfile.exception_i  == 5'h16;
  assign _0438_[4] = \u_csr.u_csrfile.exception_i  == 5'h17;
  assign _0438_[5] = \u_csr.u_csrfile.exception_i  == 5'h1d;
  assign _0438_[6] = \u_csr.u_csrfile.exception_i  == 5'h1f;
  assign _0441_ = | _0440_;
  assign _0440_[0] = \u_csr.u_csrfile.exception_i  == 5'h10;
  assign _0440_[1] = \u_csr.u_csrfile.exception_i  == 5'h11;
  assign _0440_[2] = \u_csr.u_csrfile.exception_i  == 5'h1c;
  assign _0379_[31:13] = _0418_ ? \u_csr.u_csrfile.csr_sr_q [31:13] : _0330_[31:13];
  assign _0379_[10:9] = _0418_ ? \u_csr.u_csrfile.csr_sr_q [10:9] : _0330_[10:9];
  assign _0379_[6] = _0418_ ? \u_csr.u_csrfile.csr_sr_q [6] : _0330_[6];
  assign _0379_[4] = _0418_ ? \u_csr.u_csrfile.csr_sr_q [4] : _0330_[4];
  assign _0379_[2] = _0418_ ? \u_csr.u_csrfile.csr_sr_q [2] : _0330_[2];
  assign _0379_[0] = _0418_ ? \u_csr.u_csrfile.csr_sr_q [0] : _0330_[0];
  assign _0328_[0] = _0409_ ? 1'h1 : \u_csr.u_csrfile.csr_sr_q [7];
  assign _0382_ = _0409_ ? \u_csr.u_csrfile.csr_sr_q [7] : \u_csr.u_csrfile.csr_sr_q [3];
  assign _0328_[1] = _0409_ ? \u_csr.u_csrfile.csr_sr_q [8] : 1'h0;
  assign _0327_ = _0409_ ? \u_csr.u_csrfile.csr_sr_q [5] : 1'h1;
  assign _0380_ = _0409_ ? \u_csr.u_csrfile.csr_sr_q [1] : \u_csr.u_csrfile.csr_sr_q [5];
  assign _0379_[12:11] = _0418_ ? _0329_ : _0330_[12:11];
  assign _0379_[8:7] = _0418_ ? _0328_ : _0330_[8:7];
  assign _0379_[5] = _0418_ ? _0327_ : _0330_[5];
  assign _0379_[3] = _0418_ ? _0382_ : _0330_[3];
  assign _0379_[1] = _0418_ ? _0380_ : _0330_[1];
  assign _0341_ = _0418_ ? \u_csr.u_csrfile.csr_mtime_ie_q  : _0352_;
  assign _0342_ = _0418_ ? \u_csr.u_csrfile.csr_mtimecmp_q  : _0353_;
  assign _0340_ = _0418_ ? \u_csr.u_csrfile.csr_mscratch_q  : _0351_;
  assign _0338_ = _0418_ ? \u_csr.u_csrfile.csr_mie_q  : _0349_;
  assign _0339_ = _0418_ ? \u_csr.u_csrfile.csr_mip_q  : _0350_;
  assign _0344_ = _0418_ ? \u_csr.u_csrfile.csr_mtvec_q  : _0355_;
  assign _0329_ = _0409_ ? 2'h0 : \u_csr.u_csrfile.csr_sr_q [12:11];
  assign _0354_ = _0418_ ? \u_csr.u_csrfile.csr_mtval_q  : _0361_;
  assign _0373_ = _0418_ ? \u_csr.u_csrfile.csr_mcause_q  : _0377_;
  assign _0348_ = _0418_ ? \u_csr.u_csrfile.csr_mepc_q  : _0360_;
  assign \u_csr.u_csrfile.csr_sr_r [31:13] = _0406_ ? \u_csr.u_csrfile.csr_sr_q [31:13] : _0379_[31:13];
  assign \u_csr.u_csrfile.csr_sr_r [10:9] = _0406_ ? \u_csr.u_csrfile.csr_sr_q [10:9] : _0379_[10:9];
  assign \u_csr.u_csrfile.csr_sr_r [6] = _0406_ ? \u_csr.u_csrfile.csr_sr_q [6] : _0379_[6];
  assign \u_csr.u_csrfile.csr_sr_r [4] = _0406_ ? \u_csr.u_csrfile.csr_sr_q [4] : _0379_[4];
  assign \u_csr.u_csrfile.csr_sr_r [2] = _0406_ ? \u_csr.u_csrfile.csr_sr_q [2] : _0379_[2];
  assign \u_csr.u_csrfile.csr_sr_r [0] = _0406_ ? \u_csr.u_csrfile.csr_sr_q [0] : _0379_[0];
  assign _0363_ = \u_csr.interrupt_w [11] ? 32'h8000000b : \u_csr.u_csrfile.csr_mcause_q ;
  assign _0359_ = \u_csr.interrupt_w [7] ? 32'h80000007 : _0363_;
  assign _0347_ = \u_csr.interrupt_w [3] ? 32'h80000003 : _0359_;
  assign _0336_ = _0407_ ? _0347_ : \u_csr.u_csrfile.csr_mcause_q ;
  assign _0343_ = _0407_ ? 32'h00000000 : \u_csr.u_csrfile.csr_mtval_q ;
  assign _0337_ = _0407_ ? \u_csr.u_csrfile.exception_pc_i  : \u_csr.u_csrfile.csr_mepc_q ;
  assign _0356_ = _0407_ ? 1'h0 : \u_csr.u_csrfile.csr_sr_q [3];
  assign _0376_ = _0407_ ? { \u_csr.u_csrfile.csr_mpriv_q [0], \u_csr.u_csrfile.csr_mpriv_q [0] } : \u_csr.u_csrfile.csr_sr_q [12:11];
  assign _0370_[0] = _0407_ ? \u_csr.u_csrfile.csr_sr_q [3] : \u_csr.u_csrfile.csr_sr_q [7];
  assign _0370_[1] = _0407_ ? \u_csr.u_csrfile.csr_sr_q [8] : _0408_;
  assign _0362_ = _0407_ ? \u_csr.u_csrfile.csr_sr_q [5] : \u_csr.u_csrfile.csr_sr_q [1];
  assign _0345_ = _0407_ ? \u_csr.u_csrfile.csr_sr_q [1] : 1'h0;
  assign \u_csr.u_csrfile.csr_sr_r [12:11] = _0406_ ? _0376_ : _0379_[12:11];
  assign \u_csr.u_csrfile.csr_sr_r [8:7] = _0406_ ? _0370_ : _0379_[8:7];
  assign \u_csr.u_csrfile.csr_sr_r [5] = _0406_ ? _0362_ : _0379_[5];
  assign \u_csr.u_csrfile.csr_sr_r [3] = _0406_ ? _0356_ : _0379_[3];
  assign \u_csr.u_csrfile.csr_sr_r [1] = _0406_ ? _0345_ : _0379_[1];
  assign \u_csr.u_csrfile.csr_mtval_r  = _0406_ ? _0343_ : _0354_;
  assign \u_csr.u_csrfile.csr_mcause_r  = _0406_ ? _0336_ : _0373_;
  assign \u_csr.u_csrfile.csr_mepc_r  = _0406_ ? _0337_ : _0348_;
  assign _0333_ = _0406_ ? \u_csr.u_csrfile.csr_mtime_ie_q  : _0341_;
  assign \u_csr.u_csrfile.csr_mtimecmp_r  = _0406_ ? \u_csr.u_csrfile.csr_mtimecmp_q  : _0342_;
  assign \u_csr.u_csrfile.csr_mscratch_r  = _0406_ ? \u_csr.u_csrfile.csr_mscratch_q  : _0340_;
  assign \u_csr.u_csrfile.csr_mie_r  = _0406_ ? \u_csr.u_csrfile.csr_mie_q  : _0338_;
  assign _0332_ = _0406_ ? \u_csr.u_csrfile.csr_mip_q  : _0339_;
  assign \u_csr.u_csrfile.csr_mtvec_r  = _0406_ ? \u_csr.u_csrfile.csr_mtvec_q  : _0344_;
  function [31:0] _4605_;
    input [31:0] a;
    input [383:0] b;
    input [11:0] s;
    casez (s) // synopsys parallel_case
      12'b???????????1:
        _4605_ = b[31:0];
      12'b??????????1?:
        _4605_ = b[63:32];
      12'b?????????1??:
        _4605_ = b[95:64];
      12'b????????1???:
        _4605_ = b[127:96];
      12'b???????1????:
        _4605_ = b[159:128];
      12'b??????1?????:
        _4605_ = b[191:160];
      12'b?????1??????:
        _4605_ = b[223:192];
      12'b????1???????:
        _4605_ = b[255:224];
      12'b???1????????:
        _4605_ = b[287:256];
      12'b??1?????????:
        _4605_ = b[319:288];
      12'b?1??????????:
        _4605_ = b[351:320];
      12'b1???????????:
        _4605_ = b[383:352];
      default:
        _4605_ = a;
    endcase
  endfunction
  assign \u_csr.csr_rdata_w  = _4605_(32'h00000000, { _0385_, _0386_, _0387_, _0388_, _0389_, _0390_, _0391_, _0392_, \u_csr.u_csrfile.csr_mcycle_q , \u_csr.u_csrfile.csr_mcycle_h_q , 32'h40001100, \u_csr.u_csrfile.csr_mtimecmp_q  }, { _0453_, _0452_, _0451_, _0450_, _0449_, _0448_, _0402_, _0447_, _0446_, _0444_, _0443_, _0442_ });
  assign _0442_ = \u_csr.opcode_opcode_i [31:20] == 11'h7c0;
  assign _0443_ = \u_csr.opcode_opcode_i [31:20] == 10'h301;
  assign _0444_ = \u_csr.opcode_opcode_i [31:20] == 12'hc81;
  assign _0446_ = | _0445_;
  assign _0445_[0] = \u_csr.opcode_opcode_i [31:20] == 12'hc00;
  assign _0445_[1] = \u_csr.opcode_opcode_i [31:20] == 12'hc01;
  assign _0447_ = \u_csr.opcode_opcode_i [31:20] == 10'h304;
  assign _0448_ = \u_csr.opcode_opcode_i [31:20] == 10'h300;
  assign _0449_ = \u_csr.opcode_opcode_i [31:20] == 10'h343;
  assign _0450_ = \u_csr.opcode_opcode_i [31:20] == 10'h342;
  assign _0451_ = \u_csr.opcode_opcode_i [31:20] == 10'h305;
  assign _0452_ = \u_csr.opcode_opcode_i [31:20] == 10'h341;
  assign _0453_ = \u_csr.opcode_opcode_i [31:20] == 10'h340;
  assign _0454_ = _0422_ ? 1'h0 : \u_csr.u_csrfile.csr_mip_upd_q ;
  assign _0455_ = _0420_ ? 1'h1 : _0454_;
  assign _0319_ = rst_i ? 1'h0 : _0455_;
  assign _0456_ = _0311_ ? 2'h3 : \u_csr.u_csrfile.irq_priv_q ;
  assign _0326_ = rst_i ? 2'h3 : _0456_;
  assign _0457_ = | \u_csr.u_csrfile.exception_i ;
  assign \u_csr.interrupt_w  = \u_csr.u_csrfile.csr_sr_q [3] ? \u_csr.u_csrfile.irq_pending_r  : 32'h00000000;
  assign _0458_ = \u_csr.u_csrfile.buffer_mip_w  ? { \u_csr.u_csrfile.csr_mip_next_q [31:8], \u_csr.u_csrfile.csr_mip_next_r [7], \u_csr.u_csrfile.csr_mip_next_q [6:0] } : 32'h00000000;
  assign _0459_ = _0407_ ? \u_csr.u_csrfile.csr_mtvec_q  : 32'h00000000;
  assign _0475_ = \u_csr.opcode_opcode_i  & 32'hfe00707f;
  assign \u_div.div_start_w  = \u_div.opcode_valid_i  & \u_div.div_rem_inst_w ;
  assign \u_div.div_complete_w  = _0493_ & \u_div.div_busy_q ;
  assign _0476_ = \u_div.last_a_q  == \u_csr.opcode_ra_operand_i ;
  assign _0477_ = \u_div.last_b_q  == \u_div.opcode_rb_operand_i ;
  assign _0478_ = \u_div.last_div_q  == \u_div.inst_div_w ;
  assign _0479_ = \u_div.last_divu_q  == \u_div.inst_divu_w ;
  assign _0480_ = \u_div.last_rem_q  == \u_div.inst_rem_w ;
  assign _0481_ = \u_div.last_remu_q  == \u_div.inst_remu_w ;
  assign \u_div.inst_div_w  = _0475_ == 26'h2004033;
  assign \u_div.inst_rem_w  = _0475_ == 26'h2006033;
  assign \u_div.inst_divu_w  = _0475_ == 26'h2005033;
  assign \u_div.inst_remu_w  = _0475_ == 26'h2007033;
  assign _0482_ = \u_div.divisor_q  <= \u_div.dividend_q ;
  assign _0483_ = _0476_ && _0477_;
  assign _0484_ = _0483_ && _0478_;
  assign _0485_ = _0484_ && _0479_;
  assign _0486_ = _0485_ && _0480_;
  assign _0487_ = _0486_ && _0481_;
  assign _0488_ = \u_div.signed_operation_w  && \u_csr.opcode_ra_operand_i [31];
  assign _0489_ = \u_div.signed_operation_w  && \u_div.opcode_rb_operand_i [31];
  assign _0490_ = \u_div.inst_div_w  && _0496_;
  assign _0491_ = _0490_ && _0541_;
  assign _0492_ = \u_div.inst_rem_w  && \u_csr.opcode_ra_operand_i [31];
  assign _0493_ = ! _0542_;
  assign _0494_ = _0491_ || _0492_;
  assign \u_div.div_operation_w  = \u_div.inst_div_w  || \u_div.inst_divu_w ;
  assign _0495_ = \u_div.div_operation_w  || \u_div.inst_rem_w ;
  assign \u_div.div_rem_inst_w  = _0495_ || \u_div.inst_remu_w ;
  assign \u_div.signed_operation_w  = \u_div.inst_div_w  || \u_div.inst_rem_w ;
  assign _0496_ = \u_csr.opcode_ra_operand_i [31] != \u_div.opcode_rb_operand_i [31];
  assign _0497_ = - \u_csr.opcode_ra_operand_i ;
  assign _0498_ = - \u_div.opcode_rb_operand_i ;
  assign _0499_ = - \u_div.quotient_q ;
  assign _0500_ = - \u_div.dividend_q ;
  assign _0501_ = \u_div.quotient_q  | \u_div.q_mask_q ;
  always @(posedge clk_i)
    \u_div.wb_result_q  <= _0474_;
  always @(posedge clk_i)
    \u_div.valid_q  <= _0473_;
  always @(posedge clk_i)
    \u_div.dividend_q  <= _0462_;
  always @(posedge clk_i)
    \u_div.divisor_q  <= _0463_;
  always @(posedge clk_i)
    \u_div.quotient_q  <= _0472_;
  always @(posedge clk_i)
    \u_div.q_mask_q  <= _0471_;
  always @(posedge clk_i)
    \u_div.div_inst_q  <= _0461_;
  always @(posedge clk_i)
    \u_div.div_busy_q  <= _0460_;
  always @(posedge clk_i)
    \u_div.invert_res_q  <= _0464_;
  always @(posedge clk_i)
    \u_div.last_a_q  <= _0465_;
  always @(posedge clk_i)
    \u_div.last_b_q  <= _0466_;
  always @(posedge clk_i)
    \u_div.last_div_q  <= _0467_;
  always @(posedge clk_i)
    \u_div.last_divu_q  <= _0468_;
  always @(posedge clk_i)
    \u_div.last_rem_q  <= _0469_;
  always @(posedge clk_i)
    \u_div.last_remu_q  <= _0470_;
  assign _0502_ = \u_div.div_complete_w  ? \u_div.div_result_r  : \u_div.wb_result_q ;
  assign _0474_ = rst_i ? 32'h00000000 : _0502_;
  assign _0473_ = rst_i ? 1'h0 : \u_div.div_complete_w ;
  assign \u_div.div_result_r  = \u_div.div_inst_q  ? _0544_ : _0545_;
  assign _0503_ = _0487_ ? \u_div.last_remu_q  : \u_div.inst_remu_w ;
  assign _0504_ = \u_div.div_start_w  ? _0503_ : \u_div.last_remu_q ;
  assign _0470_ = rst_i ? 1'h0 : _0504_;
  assign _0505_ = _0487_ ? \u_div.last_rem_q  : \u_div.inst_rem_w ;
  assign _0506_ = \u_div.div_start_w  ? _0505_ : \u_div.last_rem_q ;
  assign _0469_ = rst_i ? 1'h0 : _0506_;
  assign _0507_ = _0487_ ? \u_div.last_divu_q  : \u_div.inst_divu_w ;
  assign _0508_ = \u_div.div_start_w  ? _0507_ : \u_div.last_divu_q ;
  assign _0468_ = rst_i ? 1'h0 : _0508_;
  assign _0509_ = _0487_ ? \u_div.last_div_q  : \u_div.inst_div_w ;
  assign _0510_ = \u_div.div_start_w  ? _0509_ : \u_div.last_div_q ;
  assign _0467_ = rst_i ? 1'h0 : _0510_;
  assign _0511_ = _0487_ ? \u_div.last_b_q  : \u_div.opcode_rb_operand_i ;
  assign _0512_ = \u_div.div_start_w  ? _0511_ : \u_div.last_b_q ;
  assign _0466_ = rst_i ? 32'h00000000 : _0512_;
  assign _0513_ = _0487_ ? \u_div.last_a_q  : \u_csr.opcode_ra_operand_i ;
  assign _0514_ = \u_div.div_start_w  ? _0513_ : \u_div.last_a_q ;
  assign _0465_ = rst_i ? 32'h00000000 : _0514_;
  assign _0515_ = _0487_ ? \u_div.invert_res_q  : _0494_;
  assign _0516_ = \u_div.div_start_w  ? _0515_ : \u_div.invert_res_q ;
  assign _0464_ = rst_i ? 1'h0 : _0516_;
  assign _0517_ = \u_div.div_complete_w  ? 1'h0 : \u_div.div_busy_q ;
  assign _0518_ = \u_div.div_start_w  ? 1'h1 : _0517_;
  assign _0460_ = rst_i ? 1'h0 : _0518_;
  assign _0519_ = _0487_ ? \u_div.div_inst_q  : \u_div.div_operation_w ;
  assign _0520_ = \u_div.div_start_w  ? _0519_ : \u_div.div_inst_q ;
  assign _0461_ = rst_i ? 1'h0 : _0520_;
  assign _0521_ = \u_div.div_busy_q  ? { 1'h0, \u_div.q_mask_q [31:1] } : \u_div.q_mask_q ;
  assign _0522_ = \u_div.div_complete_w  ? \u_div.q_mask_q  : _0521_;
  assign _0523_ = _0487_ ? \u_div.q_mask_q  : 32'h80000000;
  assign _0524_ = \u_div.div_start_w  ? _0523_ : _0522_;
  assign _0471_ = rst_i ? 32'h00000000 : _0524_;
  assign _0525_ = _0482_ ? _0501_ : \u_div.quotient_q ;
  assign _0526_ = \u_div.div_busy_q  ? _0525_ : \u_div.quotient_q ;
  assign _0527_ = \u_div.div_complete_w  ? \u_div.quotient_q  : _0526_;
  assign _0528_ = _0487_ ? \u_div.quotient_q  : 32'h00000000;
  assign _0529_ = \u_div.div_start_w  ? _0528_ : _0527_;
  assign _0472_ = rst_i ? 32'h00000000 : _0529_;
  assign _0530_ = \u_div.div_busy_q  ? { 1'h0, \u_div.divisor_q [62:1] } : \u_div.divisor_q ;
  assign _0531_ = \u_div.div_complete_w  ? \u_div.divisor_q  : _0530_;
  assign _0532_ = _0489_ ? { _0498_, 31'h00000000 } : { \u_div.opcode_rb_operand_i , 31'h00000000 };
  assign _0533_ = _0487_ ? \u_div.divisor_q  : _0532_;
  assign _0534_ = \u_div.div_start_w  ? _0533_ : _0531_;
  assign _0463_ = rst_i ? 63'h0000000000000000 : _0534_;
  assign _0535_ = _0482_ ? _0543_ : \u_div.dividend_q ;
  assign _0536_ = \u_div.div_busy_q  ? _0535_ : \u_div.dividend_q ;
  assign _0537_ = \u_div.div_complete_w  ? \u_div.dividend_q  : _0536_;
  assign _0538_ = _0488_ ? _0497_ : \u_csr.opcode_ra_operand_i ;
  assign _0539_ = _0487_ ? \u_div.dividend_q  : _0538_;
  assign _0540_ = \u_div.div_start_w  ? _0539_ : _0537_;
  assign _0462_ = rst_i ? 32'h00000000 : _0540_;
  assign _0541_ = | \u_div.opcode_rb_operand_i ;
  assign _0542_ = | \u_div.q_mask_q ;
  assign _0543_ = \u_div.dividend_q  - \u_div.divisor_q [31:0];
  assign _0544_ = \u_div.invert_res_q  ? _0499_ : \u_div.quotient_q ;
  assign _0545_ = \u_div.invert_res_q  ? _0500_ : \u_div.dividend_q ;
  assign _0635_ = \u_exec0.opcode_pc_i  + { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [7], \u_csr.opcode_opcode_i [30:25], \u_csr.opcode_opcode_i [11:8], 1'h0 };
  assign _0636_ = \u_exec0.opcode_pc_i  + { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [19:12], \u_csr.opcode_opcode_i [20], \u_csr.opcode_opcode_i [30:21], 1'h0 };
  assign _0637_ = \u_csr.opcode_ra_operand_i  + { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] };
  assign _0638_ = \u_exec0.opcode_pc_i  + 3'h4;
  assign _0639_ = \u_csr.opcode_opcode_i  & 32'hfc00707f;
  assign _0640_ = \u_csr.opcode_opcode_i  & 7'h7f;
  assign _0641_ = \u_div.opcode_valid_i  & \u_exec0.branch_taken_r ;
  assign _0642_ = \u_div.opcode_valid_i  & _0690_;
  assign _0643_ = _0475_ == 15'h7033;
  assign _0644_ = _0475_ == 15'h6033;
  assign _0645_ = _0475_ == 13'h1033;
  assign _0646_ = _0475_ == 31'h40005033;
  assign _0647_ = _0475_ == 15'h5033;
  assign _0648_ = _0475_ == 31'h40000033;
  assign _0649_ = _0475_ == 15'h4033;
  assign _0650_ = _0475_ == 14'h2033;
  assign _0651_ = _0475_ == 14'h3033;
  assign _0652_ = _0259_ == 5'h13;
  assign _0653_ = _0259_ == 15'h7013;
  assign _0654_ = _0259_ == 14'h2013;
  assign _0655_ = _0259_ == 14'h3013;
  assign _0656_ = _0259_ == 15'h6013;
  assign _0657_ = _0259_ == 15'h4013;
  assign _0658_ = _0639_ == 13'h1013;
  assign _0659_ = _0639_ == 15'h5013;
  assign _0660_ = _0639_ == 31'h40005013;
  assign _0661_ = _0640_ == 6'h37;
  assign _0662_ = _0640_ == 5'h17;
  assign _0663_ = _0640_ == 7'h6f;
  assign _0664_ = _0259_ == 7'h67;
  assign _0665_ = \u_csr.opcode_opcode_i [11:7] == 1'h1;
  assign _0666_ = ! \u_csr.opcode_opcode_i [31:20];
  assign _0667_ = \u_csr.opcode_opcode_i [19:15] == 1'h1;
  assign _0668_ = _0259_ == 7'h63;
  assign _0669_ = \u_csr.opcode_ra_operand_i  == \u_div.opcode_rb_operand_i ;
  assign _0670_ = _0259_ == 13'h1063;
  assign _0671_ = _0259_ == 15'h4063;
  assign _0672_ = _0259_ == 15'h5063;
  assign _0673_ = _0259_ == 15'h6063;
  assign _0674_ = _0259_ == 15'h7063;
  assign _0675_ = _0475_ == 6'h33;
  assign _0676_ = \u_csr.opcode_ra_operand_i  >= \u_div.opcode_rb_operand_i ;
  assign _0677_ = _0667_ && _0666_;
  assign _0678_ = _0688_ && _0665_;
  assign _0679_ = \u_exec0.branch_r  && _0641_;
  assign _0680_ = \u_exec0.branch_r  && _0642_;
  assign _0681_ = \u_exec0.branch_r  && \u_div.opcode_valid_i ;
  assign _0682_ = _0681_ && \u_exec0.branch_call_r ;
  assign _0683_ = _0681_ && \u_exec0.branch_ret_r ;
  assign _0684_ = _0681_ && \u_exec0.branch_jmp_r ;
  assign \u_issue.u_pipe0_ctrl.issue_branch_taken_i  = _0681_ && \u_exec0.branch_taken_r ;
  assign _0685_ = _0663_ || _0664_;
  assign _0686_ = \u_csr.opcode_ra_operand_i  < \u_div.opcode_rb_operand_i ;
  assign _0687_ = \u_csr.opcode_ra_operand_i  != \u_div.opcode_rb_operand_i ;
  assign _0688_ = ~ _0677_;
  assign _0689_ = ~ _0691_;
  assign _0690_ = ~ \u_exec0.branch_taken_r ;
  assign _0691_ = _0678_ | _0677_;
  assign _0692_ = _0626_ | _0669_;
  always @(posedge clk_i)
    \u_exec0.branch_taken_q  <= _0550_;
  always @(posedge clk_i)
    \u_exec0.branch_ntaken_q  <= _0548_;
  always @(posedge clk_i)
    \u_exec0.pc_x_q  <= _0552_;
  always @(posedge clk_i)
    \u_exec0.pc_m_q  <= _0551_;
  always @(posedge clk_i)
    \u_exec0.branch_call_q  <= _0546_;
  always @(posedge clk_i)
    \u_exec0.branch_ret_q  <= _0549_;
  always @(posedge clk_i)
    \u_exec0.branch_jmp_q  <= _0547_;
  always @(posedge clk_i)
    \u_exec0.result_q  <= _0553_;
  assign _0693_ = \u_div.opcode_valid_i  ? _0684_ : \u_exec0.branch_jmp_q ;
  assign _0547_ = rst_i ? 1'h0 : _0693_;
  assign _0694_ = \u_div.opcode_valid_i  ? _0683_ : \u_exec0.branch_ret_q ;
  assign _0549_ = rst_i ? 1'h0 : _0694_;
  assign _0695_ = \u_div.opcode_valid_i  ? _0682_ : \u_exec0.branch_call_q ;
  assign _0546_ = rst_i ? 1'h0 : _0695_;
  assign _0696_ = \u_div.opcode_valid_i  ? \u_exec0.opcode_pc_i  : \u_exec0.pc_m_q ;
  assign _0551_ = rst_i ? 32'h00000000 : _0696_;
  assign _0697_ = \u_div.opcode_valid_i  ? _0709_ : \u_exec0.pc_x_q ;
  assign _0552_ = rst_i ? 32'h00000000 : _0697_;
  assign _0698_ = \u_div.opcode_valid_i  ? _0680_ : \u_exec0.branch_ntaken_q ;
  assign _0548_ = rst_i ? 1'h0 : _0698_;
  assign _0699_ = \u_div.opcode_valid_i  ? _0679_ : \u_exec0.branch_taken_q ;
  assign _0550_ = rst_i ? 1'h0 : _0699_;
  assign _0631_ = _0674_ ? _0676_ : 1'h0;
  assign _0630_ = _0674_ ? 1'h1 : 1'h0;
  assign _0625_ = _0673_ ? _0686_ : _0631_;
  assign _0624_ = _0673_ ? 1'h1 : _0630_;
  assign _0700_ = _0496_ ? \u_div.opcode_rb_operand_i [31] : _0708_[31];
  assign _0701_ = _0672_ ? _0700_ : 1'hx;
  assign _0702_ = _0671_ ? 1'hx : _0701_;
  assign _0703_ = _0670_ ? 1'hx : _0702_;
  assign _0704_ = _0668_ ? 1'hx : _0703_;
  assign _0705_ = _0664_ ? 1'hx : _0704_;
  assign _0626_ = _0663_ ? 1'hx : _0705_;
  assign _0619_ = _0672_ ? _0692_ : _0625_;
  assign _0618_ = _0672_ ? 1'h1 : _0624_;
  assign _0620_ = _0496_ ? \u_csr.opcode_ra_operand_i [31] : _0707_[31];
  assign _0614_ = _0671_ ? _0620_ : _0619_;
  assign _0613_ = _0671_ ? 1'h1 : _0618_;
  assign _0609_ = _0670_ ? _0687_ : _0614_;
  assign _0608_ = _0670_ ? 1'h1 : _0613_;
  assign _0604_ = _0668_ ? _0669_ : _0609_;
  assign _0603_ = _0668_ ? 1'h1 : _0608_;
  assign _0599_[31:1] = _0664_ ? _0637_[31:1] : _0635_[31:1];
  assign _0594_ = _0664_ ? _0678_ : 1'h0;
  assign _0597_ = _0664_ ? _0677_ : 1'h0;
  assign _0595_ = _0664_ ? _0689_ : 1'h0;
  assign _0599_[0] = _0664_ ? 1'h0 : _0635_[0];
  assign _0598_ = _0664_ ? 1'h1 : _0604_;
  assign _0596_ = _0664_ ? 1'h1 : _0603_;
  assign \u_exec0.branch_jmp_r  = _0663_ ? 1'h1 : _0595_;
  assign \u_exec0.branch_call_r  = _0663_ ? _0665_ : _0594_;
  assign \u_exec0.branch_target_r  = _0663_ ? _0636_ : _0599_;
  assign \u_exec0.branch_taken_r  = _0663_ ? 1'h1 : _0598_;
  assign \u_exec0.branch_r  = _0663_ ? 1'h1 : _0596_;
  assign \u_exec0.branch_ret_r  = _0663_ ? 1'h0 : _0597_;
  assign _0706_ = \u_issue.stall_w  ? \u_exec0.result_q  : \u_exec0.alu_p_w ;
  assign _0553_ = rst_i ? 32'h00000000 : _0706_;
  assign _0218_[2:0] = _0685_ ? 3'h4 : 3'h0;
  assign _0590_ = _0685_ ? \u_exec0.opcode_pc_i  : 32'h00000000;
  assign _0589_ = _0662_ ? { \u_csr.opcode_opcode_i [31:12], 12'h000 } : { 29'h00000000, _0218_[2:0] };
  assign _0588_ = _0662_ ? \u_exec0.opcode_pc_i  : _0590_;
  assign _0587_ = _0662_ ? 4'h4 : { 1'h0, _0218_[2:0] };
  assign _0585_ = _0661_ ? { \u_csr.opcode_opcode_i [31:12], 12'h000 } : _0588_;
  assign _0586_ = _0661_ ? 32'h00000000 : _0589_;
  assign _0584_ = _0661_ ? 4'h0 : _0587_;
  assign _0583_ = _0660_ ? { 27'h0000000, \u_csr.opcode_opcode_i [24:20] } : _0586_;
  assign _0582_ = _0660_ ? \u_csr.opcode_ra_operand_i  : _0585_;
  assign _0581_ = _0660_ ? 4'h3 : _0584_;
  assign _0580_ = _0659_ ? { 27'h0000000, \u_csr.opcode_opcode_i [24:20] } : _0583_;
  assign _0579_ = _0659_ ? \u_csr.opcode_ra_operand_i  : _0582_;
  assign _0578_ = _0659_ ? 4'h2 : _0581_;
  assign _0577_ = _0658_ ? { 27'h0000000, \u_csr.opcode_opcode_i [24:20] } : _0580_;
  assign _0576_ = _0658_ ? \u_csr.opcode_ra_operand_i  : _0579_;
  assign _0575_ = _0658_ ? 4'h1 : _0578_;
  assign _0574_ = _0657_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0577_;
  assign _0573_ = _0657_ ? \u_csr.opcode_ra_operand_i  : _0576_;
  assign _0572_ = _0657_ ? 4'h9 : _0575_;
  assign _0571_ = _0656_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0574_;
  assign _0570_ = _0656_ ? \u_csr.opcode_ra_operand_i  : _0573_;
  assign _0569_ = _0656_ ? 4'h8 : _0572_;
  assign _0568_ = _0655_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0571_;
  assign _0567_ = _0655_ ? \u_csr.opcode_ra_operand_i  : _0570_;
  assign _0566_ = _0655_ ? 4'ha : _0569_;
  assign _0565_ = _0654_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0568_;
  assign _0564_ = _0654_ ? \u_csr.opcode_ra_operand_i  : _0567_;
  assign _0563_ = _0654_ ? 4'hb : _0566_;
  assign _0562_ = _0653_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0565_;
  assign _0561_ = _0653_ ? \u_csr.opcode_ra_operand_i  : _0564_;
  assign _0560_ = _0653_ ? 4'h7 : _0563_;
  assign _0559_ = _0652_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0562_;
  assign _0558_ = _0652_ ? \u_csr.opcode_ra_operand_i  : _0561_;
  assign _0557_ = _0652_ ? 4'h4 : _0560_;
  assign _0556_ = _0651_ ? \u_div.opcode_rb_operand_i  : _0559_;
  assign _0555_ = _0651_ ? \u_csr.opcode_ra_operand_i  : _0558_;
  assign _0554_ = _0651_ ? 4'ha : _0557_;
  assign _0634_ = _0650_ ? \u_div.opcode_rb_operand_i  : _0556_;
  assign _0633_ = _0650_ ? \u_csr.opcode_ra_operand_i  : _0555_;
  assign _0632_ = _0650_ ? 4'hb : _0554_;
  assign _0629_ = _0649_ ? \u_div.opcode_rb_operand_i  : _0634_;
  assign _0628_ = _0649_ ? \u_csr.opcode_ra_operand_i  : _0633_;
  assign _0627_ = _0649_ ? 4'h9 : _0632_;
  assign _0623_ = _0648_ ? \u_div.opcode_rb_operand_i  : _0629_;
  assign _0622_ = _0648_ ? \u_csr.opcode_ra_operand_i  : _0628_;
  assign _0621_ = _0648_ ? 4'h6 : _0627_;
  assign _0617_ = _0647_ ? \u_div.opcode_rb_operand_i  : _0623_;
  assign _0616_ = _0647_ ? \u_csr.opcode_ra_operand_i  : _0622_;
  assign _0615_ = _0647_ ? 4'h2 : _0621_;
  assign _0612_ = _0646_ ? \u_div.opcode_rb_operand_i  : _0617_;
  assign _0611_ = _0646_ ? \u_csr.opcode_ra_operand_i  : _0616_;
  assign _0610_ = _0646_ ? 4'h3 : _0615_;
  assign _0607_ = _0645_ ? \u_div.opcode_rb_operand_i  : _0612_;
  assign _0606_ = _0645_ ? \u_csr.opcode_ra_operand_i  : _0611_;
  assign _0605_ = _0645_ ? 4'h1 : _0610_;
  assign _0602_ = _0644_ ? \u_div.opcode_rb_operand_i  : _0607_;
  assign _0601_ = _0644_ ? \u_csr.opcode_ra_operand_i  : _0606_;
  assign _0600_ = _0644_ ? 4'h8 : _0605_;
  assign _0593_ = _0643_ ? \u_div.opcode_rb_operand_i  : _0602_;
  assign _0592_ = _0643_ ? \u_csr.opcode_ra_operand_i  : _0601_;
  assign _0591_ = _0643_ ? 4'h7 : _0600_;
  assign \u_exec0.u_alu.alu_b_i  = _0675_ ? \u_div.opcode_rb_operand_i  : _0593_;
  assign \u_exec0.u_alu.alu_a_i  = _0675_ ? \u_csr.opcode_ra_operand_i  : _0592_;
  assign \u_exec0.u_alu.alu_op_i  = _0675_ ? 4'h4 : _0591_;
  assign _0707_ = \u_csr.opcode_ra_operand_i  - \u_div.opcode_rb_operand_i ;
  assign _0708_ = \u_div.opcode_rb_operand_i  - \u_csr.opcode_ra_operand_i ;
  assign _0709_ = \u_exec0.branch_taken_r  ? \u_exec0.branch_target_r  : _0638_;
  assign _0721_ = \u_exec0.u_alu.alu_a_i  + \u_exec0.u_alu.alu_b_i ;
  assign _0722_ = \u_exec0.u_alu.alu_a_i  & \u_exec0.u_alu.alu_b_i ;
  assign _0723_ = \u_exec0.u_alu.alu_op_i  == 2'h3;
  assign _0724_ = \u_exec0.u_alu.alu_a_i [31] && _0723_;
  assign _0725_ = \u_exec0.u_alu.alu_a_i  < \u_exec0.u_alu.alu_b_i ;
  assign _0726_ = \u_exec0.u_alu.alu_a_i [31] != \u_exec0.u_alu.alu_b_i [31];
  assign _0727_ = \u_exec0.u_alu.alu_a_i  | \u_exec0.u_alu.alu_b_i ;
  assign _0219_[0] = _0726_ ? _0221_[0] : _0222_[0];
  assign _0728_ = \u_exec0.u_alu.alu_op_i  == 4'hb;
  assign _0720_ = \u_exec0.u_alu.alu_b_i [4] ? { _0719_, _0718_[31:16] } : _0718_;
  assign _0730_ = | { _0723_, _0729_[0] };
  assign _0729_[0] = \u_exec0.u_alu.alu_op_i  == 2'h2;
  assign _0718_ = \u_exec0.u_alu.alu_b_i [3] ? { _0719_[15:8], _0717_[31:8] } : _0717_;
  assign _0717_ = \u_exec0.u_alu.alu_b_i [2] ? { _0719_[15:12], _0716_[31:4] } : _0716_;
  assign _0716_ = \u_exec0.u_alu.alu_b_i [1] ? { _0719_[15:14], _0715_[31:2] } : _0715_;
  assign _0715_ = \u_exec0.u_alu.alu_b_i [0] ? { _0719_[15], \u_exec0.u_alu.alu_a_i [31:1] } : \u_exec0.u_alu.alu_a_i ;
  assign _0719_ = _0724_ ? 16'hffff : 16'h0000;
  assign _0710_ = \u_exec0.u_alu.alu_b_i [4] ? { _0714_[15:0], 16'h0000 } : _0714_;
  assign _0731_ = \u_exec0.u_alu.alu_op_i  == 1'h1;
  assign _0714_ = \u_exec0.u_alu.alu_b_i [3] ? { _0713_[23:0], 8'h00 } : _0713_;
  assign _0713_ = \u_exec0.u_alu.alu_b_i [2] ? { _0712_[27:0], 4'h0 } : _0712_;
  assign _0712_ = \u_exec0.u_alu.alu_b_i [1] ? { _0711_[29:0], 2'h0 } : _0711_;
  assign _0711_ = \u_exec0.u_alu.alu_b_i [0] ? { \u_exec0.u_alu.alu_a_i [30:0], 1'h0 } : \u_exec0.u_alu.alu_a_i ;
  function [31:0] _4946_;
    input [31:0] a;
    input [287:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        _4946_ = b[31:0];
      9'b???????1?:
        _4946_ = b[63:32];
      9'b??????1??:
        _4946_ = b[95:64];
      9'b?????1???:
        _4946_ = b[127:96];
      9'b????1????:
        _4946_ = b[159:128];
      9'b???1?????:
        _4946_ = b[191:160];
      9'b??1??????:
        _4946_ = b[223:192];
      9'b?1???????:
        _4946_ = b[255:224];
      9'b1????????:
        _4946_ = b[287:256];
      default:
        _4946_ = a;
    endcase
  endfunction
  assign \u_exec0.alu_p_w  = _4946_(\u_exec0.u_alu.alu_a_i , { _0710_, _0720_, _0721_, \u_exec0.u_alu.sub_res_w , _0722_, _0727_, _0738_, 31'h00000000, _0220_[0], 31'h00000000, _0219_[0] }, { _0731_, _0730_, _0737_, _0736_, _0735_, _0734_, _0733_, _0732_, _0728_ });
  assign _0732_ = \u_exec0.u_alu.alu_op_i  == 4'ha;
  assign _0733_ = \u_exec0.u_alu.alu_op_i  == 4'h9;
  assign _0734_ = \u_exec0.u_alu.alu_op_i  == 4'h8;
  assign _0735_ = \u_exec0.u_alu.alu_op_i  == 3'h7;
  assign _0736_ = \u_exec0.u_alu.alu_op_i  == 3'h6;
  assign _0737_ = \u_exec0.u_alu.alu_op_i  == 3'h4;
  assign \u_exec0.u_alu.sub_res_w  = \u_exec0.u_alu.alu_a_i  - \u_exec0.u_alu.alu_b_i ;
  assign _0220_[0] = _0725_ ? 1'h1 : 1'h0;
  assign _0221_[0] = \u_exec0.u_alu.alu_a_i [31] ? 1'h1 : 1'h0;
  assign _0222_[0] = \u_exec0.u_alu.sub_res_w [31] ? 1'h1 : 1'h0;
  assign _0738_ = \u_exec0.u_alu.alu_a_i  ^ \u_exec0.u_alu.alu_b_i ;
  assign _0828_ = \u_exec1.opcode_pc_i  + { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [7], \u_exec1.opcode_opcode_i [30:25], \u_exec1.opcode_opcode_i [11:8], 1'h0 };
  assign _0829_ = \u_exec1.opcode_pc_i  + { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [19:12], \u_exec1.opcode_opcode_i [20], \u_exec1.opcode_opcode_i [30:21], 1'h0 };
  assign _0830_ = \u_exec1.opcode_ra_operand_i  + { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31:20] };
  assign _0831_ = \u_exec1.opcode_pc_i  + 3'h4;
  assign _0832_ = \u_exec1.opcode_opcode_i  & 32'hfe00707f;
  assign _0833_ = \u_exec1.opcode_opcode_i  & 15'h707f;
  assign _0834_ = \u_exec1.opcode_opcode_i  & 32'hfc00707f;
  assign _0835_ = \u_exec1.opcode_opcode_i  & 7'h7f;
  assign _0836_ = \u_exec1.opcode_valid_i  & \u_exec1.branch_taken_r ;
  assign _0837_ = \u_exec1.opcode_valid_i  & _0886_;
  assign _0838_ = _0832_ == 15'h7033;
  assign _0839_ = _0832_ == 15'h6033;
  assign _0840_ = _0832_ == 13'h1033;
  assign _0841_ = _0832_ == 31'h40005033;
  assign _0842_ = _0832_ == 15'h5033;
  assign _0843_ = _0832_ == 31'h40000033;
  assign _0844_ = _0832_ == 15'h4033;
  assign _0845_ = _0832_ == 14'h2033;
  assign _0846_ = _0832_ == 14'h3033;
  assign _0847_ = _0833_ == 5'h13;
  assign _0848_ = _0833_ == 15'h7013;
  assign _0849_ = _0833_ == 14'h2013;
  assign _0850_ = _0833_ == 14'h3013;
  assign _0851_ = _0833_ == 15'h6013;
  assign _0852_ = _0833_ == 15'h4013;
  assign _0853_ = _0834_ == 13'h1013;
  assign _0854_ = _0834_ == 15'h5013;
  assign _0855_ = _0834_ == 31'h40005013;
  assign _0856_ = _0835_ == 6'h37;
  assign _0857_ = _0835_ == 5'h17;
  assign _0858_ = _0835_ == 7'h6f;
  assign _0859_ = _0833_ == 7'h67;
  assign _0860_ = \u_exec1.opcode_opcode_i [11:7] == 1'h1;
  assign _0861_ = ! \u_exec1.opcode_opcode_i [31:20];
  assign _0862_ = \u_exec1.opcode_opcode_i [19:15] == 1'h1;
  assign _0863_ = _0833_ == 7'h63;
  assign _0864_ = \u_exec1.opcode_ra_operand_i  == \u_exec1.opcode_rb_operand_i ;
  assign _0865_ = _0833_ == 13'h1063;
  assign _0866_ = _0833_ == 15'h4063;
  assign _0867_ = _0833_ == 15'h5063;
  assign _0868_ = _0833_ == 15'h6063;
  assign _0869_ = _0833_ == 15'h7063;
  assign _0870_ = _0832_ == 6'h33;
  assign _0871_ = \u_exec1.opcode_ra_operand_i  >= \u_exec1.opcode_rb_operand_i ;
  assign _0872_ = _0862_ && _0861_;
  assign _0873_ = _0884_ && _0860_;
  assign _0874_ = \u_exec1.branch_r  && _0836_;
  assign _0875_ = \u_exec1.branch_r  && _0837_;
  assign _0876_ = \u_exec1.branch_r  && \u_exec1.opcode_valid_i ;
  assign _0877_ = _0876_ && \u_exec1.branch_call_r ;
  assign _0878_ = _0876_ && \u_exec1.branch_ret_r ;
  assign _0879_ = _0876_ && \u_exec1.branch_jmp_r ;
  assign \u_issue.u_pipe1_ctrl.issue_branch_taken_i  = _0876_ && \u_exec1.branch_taken_r ;
  assign _0880_ = _0858_ || _0859_;
  assign _0881_ = \u_exec1.opcode_ra_operand_i  < \u_exec1.opcode_rb_operand_i ;
  assign _0882_ = \u_exec1.opcode_ra_operand_i [31] != \u_exec1.opcode_rb_operand_i [31];
  assign _0883_ = \u_exec1.opcode_ra_operand_i  != \u_exec1.opcode_rb_operand_i ;
  assign _0884_ = ~ _0872_;
  assign _0885_ = ~ _0887_;
  assign _0886_ = ~ \u_exec1.branch_taken_r ;
  assign _0887_ = _0873_ | _0872_;
  assign _0888_ = _0819_ | _0864_;
  assign \u_issue.branch_exec1_request_i  = \u_exec1.branch_taken_q  | \u_exec1.branch_ntaken_q ;
  always @(posedge clk_i)
    \u_exec1.branch_taken_q  <= _0743_;
  always @(posedge clk_i)
    \u_exec1.branch_ntaken_q  <= _0741_;
  always @(posedge clk_i)
    \u_exec1.pc_x_q  <= _0745_;
  always @(posedge clk_i)
    \u_exec1.pc_m_q  <= _0744_;
  always @(posedge clk_i)
    \u_exec1.branch_call_q  <= _0739_;
  always @(posedge clk_i)
    \u_exec1.branch_ret_q  <= _0742_;
  always @(posedge clk_i)
    \u_exec1.branch_jmp_q  <= _0740_;
  always @(posedge clk_i)
    \u_exec1.result_q  <= _0746_;
  assign _0889_ = \u_exec1.opcode_valid_i  ? _0879_ : \u_exec1.branch_jmp_q ;
  assign _0740_ = rst_i ? 1'h0 : _0889_;
  assign _0890_ = \u_exec1.opcode_valid_i  ? _0878_ : \u_exec1.branch_ret_q ;
  assign _0742_ = rst_i ? 1'h0 : _0890_;
  assign _0891_ = \u_exec1.opcode_valid_i  ? _0877_ : \u_exec1.branch_call_q ;
  assign _0739_ = rst_i ? 1'h0 : _0891_;
  assign _0892_ = \u_exec1.opcode_valid_i  ? \u_exec1.opcode_pc_i  : \u_exec1.pc_m_q ;
  assign _0744_ = rst_i ? 32'h00000000 : _0892_;
  assign _0893_ = \u_exec1.opcode_valid_i  ? _0905_ : \u_exec1.pc_x_q ;
  assign _0745_ = rst_i ? 32'h00000000 : _0893_;
  assign _0894_ = \u_exec1.opcode_valid_i  ? _0875_ : \u_exec1.branch_ntaken_q ;
  assign _0741_ = rst_i ? 1'h0 : _0894_;
  assign _0895_ = \u_exec1.opcode_valid_i  ? _0874_ : \u_exec1.branch_taken_q ;
  assign _0743_ = rst_i ? 1'h0 : _0895_;
  assign _0824_ = _0869_ ? _0871_ : 1'h0;
  assign _0823_ = _0869_ ? 1'h1 : 1'h0;
  assign _0818_ = _0868_ ? _0881_ : _0824_;
  assign _0817_ = _0868_ ? 1'h1 : _0823_;
  assign _0896_ = _0882_ ? \u_exec1.opcode_rb_operand_i [31] : _0904_[31];
  assign _0897_ = _0867_ ? _0896_ : 1'hx;
  assign _0898_ = _0866_ ? 1'hx : _0897_;
  assign _0899_ = _0865_ ? 1'hx : _0898_;
  assign _0900_ = _0863_ ? 1'hx : _0899_;
  assign _0901_ = _0859_ ? 1'hx : _0900_;
  assign _0819_ = _0858_ ? 1'hx : _0901_;
  assign _0812_ = _0867_ ? _0888_ : _0818_;
  assign _0811_ = _0867_ ? 1'h1 : _0817_;
  assign _0813_ = _0882_ ? \u_exec1.opcode_ra_operand_i [31] : _0903_[31];
  assign _0807_ = _0866_ ? _0813_ : _0812_;
  assign _0806_ = _0866_ ? 1'h1 : _0811_;
  assign _0802_ = _0865_ ? _0883_ : _0807_;
  assign _0801_ = _0865_ ? 1'h1 : _0806_;
  assign _0797_ = _0863_ ? _0864_ : _0802_;
  assign _0796_ = _0863_ ? 1'h1 : _0801_;
  assign _0792_[31:1] = _0859_ ? _0830_[31:1] : _0828_[31:1];
  assign _0787_ = _0859_ ? _0873_ : 1'h0;
  assign _0790_ = _0859_ ? _0872_ : 1'h0;
  assign _0788_ = _0859_ ? _0885_ : 1'h0;
  assign _0792_[0] = _0859_ ? 1'h0 : _0828_[0];
  assign _0791_ = _0859_ ? 1'h1 : _0797_;
  assign _0789_ = _0859_ ? 1'h1 : _0796_;
  assign \u_exec1.branch_jmp_r  = _0858_ ? 1'h1 : _0788_;
  assign \u_exec1.branch_call_r  = _0858_ ? _0860_ : _0787_;
  assign \u_exec1.branch_target_r  = _0858_ ? _0829_ : _0792_;
  assign \u_exec1.branch_taken_r  = _0858_ ? 1'h1 : _0791_;
  assign \u_exec1.branch_r  = _0858_ ? 1'h1 : _0789_;
  assign \u_exec1.branch_ret_r  = _0858_ ? 1'h0 : _0790_;
  assign _0902_ = \u_issue.stall_w  ? \u_exec1.result_q  : \u_exec1.alu_p_w ;
  assign _0746_ = rst_i ? 32'h00000000 : _0902_;
  assign _0223_[2:0] = _0880_ ? 3'h4 : 3'h0;
  assign _0783_ = _0880_ ? \u_exec1.opcode_pc_i  : 32'h00000000;
  assign _0782_ = _0857_ ? { \u_exec1.opcode_opcode_i [31:12], 12'h000 } : { 29'h00000000, _0223_[2:0] };
  assign _0781_ = _0857_ ? \u_exec1.opcode_pc_i  : _0783_;
  assign _0780_ = _0857_ ? 4'h4 : { 1'h0, _0223_[2:0] };
  assign _0778_ = _0856_ ? { \u_exec1.opcode_opcode_i [31:12], 12'h000 } : _0781_;
  assign _0779_ = _0856_ ? 32'h00000000 : _0782_;
  assign _0777_ = _0856_ ? 4'h0 : _0780_;
  assign _0776_ = _0855_ ? { 27'h0000000, \u_exec1.opcode_opcode_i [24:20] } : _0779_;
  assign _0775_ = _0855_ ? \u_exec1.opcode_ra_operand_i  : _0778_;
  assign _0774_ = _0855_ ? 4'h3 : _0777_;
  assign _0773_ = _0854_ ? { 27'h0000000, \u_exec1.opcode_opcode_i [24:20] } : _0776_;
  assign _0772_ = _0854_ ? \u_exec1.opcode_ra_operand_i  : _0775_;
  assign _0771_ = _0854_ ? 4'h2 : _0774_;
  assign _0770_ = _0853_ ? { 27'h0000000, \u_exec1.opcode_opcode_i [24:20] } : _0773_;
  assign _0769_ = _0853_ ? \u_exec1.opcode_ra_operand_i  : _0772_;
  assign _0768_ = _0853_ ? 4'h1 : _0771_;
  assign _0767_ = _0852_ ? { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31:20] } : _0770_;
  assign _0766_ = _0852_ ? \u_exec1.opcode_ra_operand_i  : _0769_;
  assign _0765_ = _0852_ ? 4'h9 : _0768_;
  assign _0764_ = _0851_ ? { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31:20] } : _0767_;
  assign _0763_ = _0851_ ? \u_exec1.opcode_ra_operand_i  : _0766_;
  assign _0762_ = _0851_ ? 4'h8 : _0765_;
  assign _0761_ = _0850_ ? { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31:20] } : _0764_;
  assign _0760_ = _0850_ ? \u_exec1.opcode_ra_operand_i  : _0763_;
  assign _0759_ = _0850_ ? 4'ha : _0762_;
  assign _0758_ = _0849_ ? { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31:20] } : _0761_;
  assign _0757_ = _0849_ ? \u_exec1.opcode_ra_operand_i  : _0760_;
  assign _0756_ = _0849_ ? 4'hb : _0759_;
  assign _0755_ = _0848_ ? { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31:20] } : _0758_;
  assign _0754_ = _0848_ ? \u_exec1.opcode_ra_operand_i  : _0757_;
  assign _0753_ = _0848_ ? 4'h7 : _0756_;
  assign _0752_ = _0847_ ? { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31:20] } : _0755_;
  assign _0751_ = _0847_ ? \u_exec1.opcode_ra_operand_i  : _0754_;
  assign _0750_ = _0847_ ? 4'h4 : _0753_;
  assign _0749_ = _0846_ ? \u_exec1.opcode_rb_operand_i  : _0752_;
  assign _0748_ = _0846_ ? \u_exec1.opcode_ra_operand_i  : _0751_;
  assign _0747_ = _0846_ ? 4'ha : _0750_;
  assign _0827_ = _0845_ ? \u_exec1.opcode_rb_operand_i  : _0749_;
  assign _0826_ = _0845_ ? \u_exec1.opcode_ra_operand_i  : _0748_;
  assign _0825_ = _0845_ ? 4'hb : _0747_;
  assign _0822_ = _0844_ ? \u_exec1.opcode_rb_operand_i  : _0827_;
  assign _0821_ = _0844_ ? \u_exec1.opcode_ra_operand_i  : _0826_;
  assign _0820_ = _0844_ ? 4'h9 : _0825_;
  assign _0816_ = _0843_ ? \u_exec1.opcode_rb_operand_i  : _0822_;
  assign _0815_ = _0843_ ? \u_exec1.opcode_ra_operand_i  : _0821_;
  assign _0814_ = _0843_ ? 4'h6 : _0820_;
  assign _0810_ = _0842_ ? \u_exec1.opcode_rb_operand_i  : _0816_;
  assign _0809_ = _0842_ ? \u_exec1.opcode_ra_operand_i  : _0815_;
  assign _0808_ = _0842_ ? 4'h2 : _0814_;
  assign _0805_ = _0841_ ? \u_exec1.opcode_rb_operand_i  : _0810_;
  assign _0804_ = _0841_ ? \u_exec1.opcode_ra_operand_i  : _0809_;
  assign _0803_ = _0841_ ? 4'h3 : _0808_;
  assign _0800_ = _0840_ ? \u_exec1.opcode_rb_operand_i  : _0805_;
  assign _0799_ = _0840_ ? \u_exec1.opcode_ra_operand_i  : _0804_;
  assign _0798_ = _0840_ ? 4'h1 : _0803_;
  assign _0795_ = _0839_ ? \u_exec1.opcode_rb_operand_i  : _0800_;
  assign _0794_ = _0839_ ? \u_exec1.opcode_ra_operand_i  : _0799_;
  assign _0793_ = _0839_ ? 4'h8 : _0798_;
  assign _0786_ = _0838_ ? \u_exec1.opcode_rb_operand_i  : _0795_;
  assign _0785_ = _0838_ ? \u_exec1.opcode_ra_operand_i  : _0794_;
  assign _0784_ = _0838_ ? 4'h7 : _0793_;
  assign \u_exec1.u_alu.alu_b_i  = _0870_ ? \u_exec1.opcode_rb_operand_i  : _0786_;
  assign \u_exec1.u_alu.alu_a_i  = _0870_ ? \u_exec1.opcode_ra_operand_i  : _0785_;
  assign \u_exec1.u_alu.alu_op_i  = _0870_ ? 4'h4 : _0784_;
  assign _0903_ = \u_exec1.opcode_ra_operand_i  - \u_exec1.opcode_rb_operand_i ;
  assign _0904_ = \u_exec1.opcode_rb_operand_i  - \u_exec1.opcode_ra_operand_i ;
  assign _0905_ = \u_exec1.branch_taken_r  ? \u_exec1.branch_target_r  : _0831_;
  assign _0917_ = \u_exec1.u_alu.alu_a_i  + \u_exec1.u_alu.alu_b_i ;
  assign _0918_ = \u_exec1.u_alu.alu_a_i  & \u_exec1.u_alu.alu_b_i ;
  assign _0919_ = \u_exec1.u_alu.alu_op_i  == 2'h3;
  assign _0920_ = \u_exec1.u_alu.alu_a_i [31] && _0919_;
  assign _0921_ = \u_exec1.u_alu.alu_a_i  < \u_exec1.u_alu.alu_b_i ;
  assign _0922_ = \u_exec1.u_alu.alu_a_i [31] != \u_exec1.u_alu.alu_b_i [31];
  assign _0923_ = \u_exec1.u_alu.alu_a_i  | \u_exec1.u_alu.alu_b_i ;
  assign _0224_[0] = _0922_ ? _0226_[0] : _0227_[0];
  assign _0924_ = \u_exec1.u_alu.alu_op_i  == 4'hb;
  assign _0916_ = \u_exec1.u_alu.alu_b_i [4] ? { _0915_, _0914_[31:16] } : _0914_;
  assign _0926_ = | { _0925_[0], _0919_ };
  assign _0925_[0] = \u_exec1.u_alu.alu_op_i  == 2'h2;
  assign _0914_ = \u_exec1.u_alu.alu_b_i [3] ? { _0915_[15:8], _0913_[31:8] } : _0913_;
  assign _0913_ = \u_exec1.u_alu.alu_b_i [2] ? { _0915_[15:12], _0912_[31:4] } : _0912_;
  assign _0912_ = \u_exec1.u_alu.alu_b_i [1] ? { _0915_[15:14], _0911_[31:2] } : _0911_;
  assign _0911_ = \u_exec1.u_alu.alu_b_i [0] ? { _0915_[15], \u_exec1.u_alu.alu_a_i [31:1] } : \u_exec1.u_alu.alu_a_i ;
  assign _0915_ = _0920_ ? 16'hffff : 16'h0000;
  assign _0906_ = \u_exec1.u_alu.alu_b_i [4] ? { _0910_[15:0], 16'h0000 } : _0910_;
  assign _0927_ = \u_exec1.u_alu.alu_op_i  == 1'h1;
  assign _0910_ = \u_exec1.u_alu.alu_b_i [3] ? { _0909_[23:0], 8'h00 } : _0909_;
  assign _0909_ = \u_exec1.u_alu.alu_b_i [2] ? { _0908_[27:0], 4'h0 } : _0908_;
  assign _0908_ = \u_exec1.u_alu.alu_b_i [1] ? { _0907_[29:0], 2'h0 } : _0907_;
  assign _0907_ = \u_exec1.u_alu.alu_b_i [0] ? { \u_exec1.u_alu.alu_a_i [30:0], 1'h0 } : \u_exec1.u_alu.alu_a_i ;
  function [31:0] _5169_;
    input [31:0] a;
    input [287:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        _5169_ = b[31:0];
      9'b???????1?:
        _5169_ = b[63:32];
      9'b??????1??:
        _5169_ = b[95:64];
      9'b?????1???:
        _5169_ = b[127:96];
      9'b????1????:
        _5169_ = b[159:128];
      9'b???1?????:
        _5169_ = b[191:160];
      9'b??1??????:
        _5169_ = b[223:192];
      9'b?1???????:
        _5169_ = b[255:224];
      9'b1????????:
        _5169_ = b[287:256];
      default:
        _5169_ = a;
    endcase
  endfunction
  assign \u_exec1.alu_p_w  = _5169_(\u_exec1.u_alu.alu_a_i , { _0906_, _0916_, _0917_, \u_exec1.u_alu.sub_res_w , _0918_, _0923_, _0934_, 31'h00000000, _0225_[0], 31'h00000000, _0224_[0] }, { _0927_, _0926_, _0933_, _0932_, _0931_, _0930_, _0929_, _0928_, _0924_ });
  assign _0928_ = \u_exec1.u_alu.alu_op_i  == 4'ha;
  assign _0929_ = \u_exec1.u_alu.alu_op_i  == 4'h9;
  assign _0930_ = \u_exec1.u_alu.alu_op_i  == 4'h8;
  assign _0931_ = \u_exec1.u_alu.alu_op_i  == 3'h7;
  assign _0932_ = \u_exec1.u_alu.alu_op_i  == 3'h6;
  assign _0933_ = \u_exec1.u_alu.alu_op_i  == 3'h4;
  assign \u_exec1.u_alu.sub_res_w  = \u_exec1.u_alu.alu_a_i  - \u_exec1.u_alu.alu_b_i ;
  assign _0225_[0] = _0921_ ? 1'h1 : 1'h0;
  assign _0226_[0] = \u_exec1.u_alu.alu_a_i [31] ? 1'h1 : 1'h0;
  assign _0227_[0] = \u_exec1.u_alu.sub_res_w [31] ? 1'h1 : 1'h0;
  assign _0934_ = \u_exec1.u_alu.alu_a_i  ^ \u_exec1.u_alu.alu_b_i ;
  assign _0935_ = \u_frontend.u_decode.fetch_in_fault_page_i  | \u_frontend.u_decode.fetch_in_fault_fetch_i ;
  assign \u_frontend.u_decode.genblk1.u_dec0.fetch_fault_i  = \u_frontend.u_decode.genblk1.u_fifo.info0_out_o [0] | \u_frontend.u_decode.genblk1.u_fifo.info0_out_o [1];
  assign \u_frontend.u_decode.genblk1.u_dec1.fetch_fault_i  = \u_frontend.u_decode.genblk1.u_fifo.info1_out_o [0] | \u_frontend.u_decode.genblk1.u_fifo.info1_out_o [1];
  assign \u_frontend.u_decode.genblk1.u_fifo.data_in_i  = _0935_ ? 64'h0000000000000000 : \u_frontend.u_decode.fetch_in_instr_i ;
  assign _0936_ = \u_frontend.u_decode.genblk1.u_dec0.opcode_i  & 32'hfe00707f;
  assign _0937_ = \u_frontend.u_decode.genblk1.u_dec0.opcode_i  & 15'h707f;
  assign _0938_ = \u_frontend.u_decode.genblk1.u_dec0.opcode_i  & 7'h7f;
  assign _0939_ = \u_frontend.u_decode.genblk1.u_dec0.opcode_i  & 32'hfc00707f;
  assign _0940_ = \u_frontend.u_decode.genblk1.u_dec0.opcode_i  & 32'hffffffff;
  assign _0941_ = \u_frontend.u_decode.genblk1.u_dec0.opcode_i  & 32'hcfffffff;
  assign _0942_ = \u_frontend.u_decode.genblk1.u_dec0.opcode_i  & 32'hffff8fff;
  assign _0943_ = \u_frontend.u_decode.genblk1.u_dec0.opcode_i  & 32'hfe007fff;
  assign _0944_ = _0936_ == 26'h2003033;
  assign _0945_ = _0936_ == 26'h2004033;
  assign _0946_ = _0936_ == 26'h2005033;
  assign _0947_ = _0936_ == 26'h2006033;
  assign _0948_ = _0936_ == 26'h2007033;
  assign _0949_ = _0937_ == 7'h67;
  assign _0950_ = _0938_ == 7'h6f;
  assign _0951_ = _0938_ == 6'h37;
  assign _0952_ = _0938_ == 5'h17;
  assign _0953_ = _0937_ == 5'h13;
  assign _0954_ = _0939_ == 13'h1013;
  assign _0955_ = _0937_ == 14'h2013;
  assign _0956_ = _0937_ == 14'h3013;
  assign _0957_ = _0937_ == 15'h4013;
  assign _0958_ = _0939_ == 15'h5013;
  assign _0959_ = _0939_ == 31'h40005013;
  assign _0960_ = _0937_ == 15'h6013;
  assign _0961_ = _0937_ == 15'h7013;
  assign _0962_ = _0936_ == 6'h33;
  assign _0963_ = _0936_ == 31'h40000033;
  assign _0964_ = _0936_ == 13'h1033;
  assign _0965_ = _0936_ == 14'h2033;
  assign _0966_ = _0936_ == 14'h3033;
  assign _0967_ = _0936_ == 15'h4033;
  assign _0968_ = _0936_ == 15'h5033;
  assign _0969_ = _0936_ == 31'h40005033;
  assign _0970_ = _0936_ == 15'h6033;
  assign _0971_ = _0936_ == 15'h7033;
  assign _0972_ = _0937_ == 2'h3;
  assign _0973_ = _0937_ == 13'h1003;
  assign _0974_ = _0937_ == 14'h2003;
  assign _0975_ = _0937_ == 15'h4003;
  assign _0976_ = _0937_ == 15'h5003;
  assign _0977_ = _0937_ == 15'h6003;
  assign _0978_ = _0936_ == 26'h2000033;
  assign _0979_ = _0936_ == 26'h2001033;
  assign _0980_ = _0936_ == 26'h2002033;
  assign _0981_ = _0937_ == 13'h1073;
  assign _0982_ = _0937_ == 14'h2073;
  assign _0983_ = _0937_ == 14'h3073;
  assign _0984_ = _0937_ == 15'h5073;
  assign _0985_ = _0937_ == 15'h6073;
  assign _0986_ = _0937_ == 15'h7073;
  assign _0987_ = _0937_ == 6'h23;
  assign _0988_ = _0937_ == 13'h1023;
  assign _0989_ = _0937_ == 14'h2023;
  assign _0990_ = _0937_ == 7'h63;
  assign _0991_ = _0937_ == 13'h1063;
  assign _0992_ = _0937_ == 15'h4063;
  assign _0993_ = _0937_ == 15'h5063;
  assign _0994_ = _0937_ == 15'h6063;
  assign _0995_ = _0937_ == 15'h7063;
  assign _0996_ = _0940_ == 7'h73;
  assign _0997_ = _0940_ == 21'h100073;
  assign _0998_ = _0941_ == 22'h200073;
  assign _0999_ = _0942_ == 29'h10500073;
  assign _1000_ = _0937_ == 4'hf;
  assign _1001_ = _0937_ == 13'h100f;
  assign _1002_ = _0943_ == 29'h12000073;
  assign \u_frontend.u_decode.genblk1.u_dec0.invalid_w  = \u_frontend.u_decode.genblk1.u_dec0.valid_i  && _1130_;
  assign _1003_ = _0949_ || _0950_;
  assign _1004_ = _1003_ || _0951_;
  assign _1005_ = _1004_ || _0952_;
  assign _1006_ = _1005_ || _0953_;
  assign _1007_ = _1006_ || _0954_;
  assign _1008_ = _1007_ || _0955_;
  assign _1009_ = _1008_ || _0956_;
  assign _1010_ = _1009_ || _0957_;
  assign _1011_ = _1010_ || _0958_;
  assign _1012_ = _1011_ || _0959_;
  assign _1013_ = _1012_ || _0960_;
  assign _1014_ = _1013_ || _0961_;
  assign _1015_ = _1014_ || _0962_;
  assign _1016_ = _1015_ || _0963_;
  assign _1017_ = _1016_ || _0964_;
  assign _1018_ = _1017_ || _0965_;
  assign _1019_ = _1018_ || _0966_;
  assign _1020_ = _1019_ || _0967_;
  assign _1021_ = _1020_ || _0968_;
  assign _1022_ = _1021_ || _0969_;
  assign _1023_ = _1022_ || _0970_;
  assign _1024_ = _1023_ || _0971_;
  assign _1025_ = _1024_ || _0972_;
  assign _1026_ = _1025_ || _0973_;
  assign _1027_ = _1026_ || _0974_;
  assign _1028_ = _1027_ || _0975_;
  assign _1029_ = _1028_ || _0976_;
  assign _1030_ = _1029_ || _0977_;
  assign _1031_ = _1030_ || _0978_;
  assign _1032_ = _1031_ || _0979_;
  assign _1033_ = _1032_ || _0980_;
  assign _1034_ = _1033_ || _0944_;
  assign _1035_ = _1034_ || _0945_;
  assign _1036_ = _1035_ || _0946_;
  assign _1037_ = _1036_ || _0947_;
  assign _1038_ = _1037_ || _0948_;
  assign _1039_ = _1038_ || _0981_;
  assign _1040_ = _1039_ || _0982_;
  assign _1041_ = _1040_ || _0983_;
  assign _1042_ = _1041_ || _0984_;
  assign _1043_ = _1042_ || _0985_;
  assign \u_issue.fetch0_instr_rd_valid_i  = _1043_ || _0986_;
  assign _1044_ = _0961_ || _0953_;
  assign _1045_ = _1044_ || _0955_;
  assign _1046_ = _1045_ || _0956_;
  assign _1047_ = _1046_ || _0960_;
  assign _1048_ = _1047_ || _0957_;
  assign _1049_ = _1048_ || _0954_;
  assign _1050_ = _1049_ || _0958_;
  assign _1051_ = _1050_ || _0959_;
  assign _1052_ = _1051_ || _0951_;
  assign _1053_ = _1052_ || _0952_;
  assign _1054_ = _1053_ || _0962_;
  assign _1055_ = _1054_ || _0963_;
  assign _1056_ = _1055_ || _0965_;
  assign _1057_ = _1056_ || _0966_;
  assign _1058_ = _1057_ || _0967_;
  assign _1059_ = _1058_ || _0970_;
  assign _1060_ = _1059_ || _0971_;
  assign _1061_ = _1060_ || _0964_;
  assign _1062_ = _1061_ || _0968_;
  assign \u_issue.fetch0_instr_exec_i  = _1062_ || _0969_;
  assign _1063_ = _0972_ || _0973_;
  assign _1064_ = _1063_ || _0974_;
  assign _1065_ = _1064_ || _0975_;
  assign _1066_ = _1065_ || _0976_;
  assign _1067_ = _1066_ || _0977_;
  assign _1068_ = _1067_ || _0987_;
  assign _1069_ = _1068_ || _0988_;
  assign \u_issue.fetch0_instr_lsu_i  = _1069_ || _0989_;
  assign _1070_ = _1003_ || _0990_;
  assign _1071_ = _1070_ || _0991_;
  assign _1072_ = _1071_ || _0992_;
  assign _1073_ = _1072_ || _0993_;
  assign _1074_ = _1073_ || _0994_;
  assign \u_issue.fetch0_instr_branch_i  = _1074_ || _0995_;
  assign _1075_ = _0978_ || _0979_;
  assign _1076_ = _1075_ || _0980_;
  assign \u_issue.fetch0_instr_mul_i  = _1076_ || _0944_;
  assign _1077_ = _0945_ || _0946_;
  assign _1078_ = _1077_ || _0947_;
  assign \u_issue.fetch0_instr_div_i  = _1078_ || _0948_;
  assign _1079_ = _0996_ || _0997_;
  assign _1080_ = _1079_ || _0998_;
  assign _1081_ = _1080_ || _0981_;
  assign _1082_ = _1081_ || _0982_;
  assign _1083_ = _1082_ || _0983_;
  assign _1084_ = _1083_ || _0984_;
  assign _1085_ = _1084_ || _0985_;
  assign _1086_ = _1085_ || _0986_;
  assign _1087_ = _1086_ || _0999_;
  assign _1088_ = _1087_ || _1000_;
  assign _1089_ = _1088_ || _1001_;
  assign _1090_ = _1089_ || _1002_;
  assign _1091_ = _1090_ || \u_frontend.u_decode.genblk1.u_dec0.invalid_w ;
  assign \u_issue.fetch0_instr_csr_i  = _1091_ || \u_frontend.u_decode.genblk1.u_dec0.fetch_fault_i ;
  assign _1092_ = \u_issue.fetch0_instr_exec_i  || _0950_;
  assign _1093_ = _1092_ || _0949_;
  assign _1094_ = _1093_ || _0990_;
  assign _1095_ = _1094_ || _0991_;
  assign _1096_ = _1095_ || _0992_;
  assign _1097_ = _1096_ || _0993_;
  assign _1098_ = _1097_ || _0994_;
  assign _1099_ = _1098_ || _0995_;
  assign _1100_ = _1099_ || _0972_;
  assign _1101_ = _1100_ || _0973_;
  assign _1102_ = _1101_ || _0974_;
  assign _1103_ = _1102_ || _0975_;
  assign _1104_ = _1103_ || _0976_;
  assign _1105_ = _1104_ || _0977_;
  assign _1106_ = _1105_ || _0987_;
  assign _1107_ = _1106_ || _0988_;
  assign _1108_ = _1107_ || _0989_;
  assign _1109_ = _1108_ || _0996_;
  assign _1110_ = _1109_ || _0997_;
  assign _1111_ = _1110_ || _0998_;
  assign _1112_ = _1111_ || _0981_;
  assign _1113_ = _1112_ || _0982_;
  assign _1114_ = _1113_ || _0983_;
  assign _1115_ = _1114_ || _0984_;
  assign _1116_ = _1115_ || _0985_;
  assign _1117_ = _1116_ || _0986_;
  assign _1118_ = _1117_ || _0999_;
  assign _1119_ = _1118_ || _1000_;
  assign _1120_ = _1119_ || _1001_;
  assign _1121_ = _1120_ || _1002_;
  assign _1122_ = _1121_ || _0978_;
  assign _1123_ = _1122_ || _0979_;
  assign _1124_ = _1123_ || _0980_;
  assign _1125_ = _1124_ || _0944_;
  assign _1126_ = _1125_ || _0945_;
  assign _1127_ = _1126_ || _0946_;
  assign _1128_ = _1127_ || _0947_;
  assign _1129_ = _1128_ || _0948_;
  assign _1130_ = ~ _1129_;
  assign _1131_ = \u_frontend.u_decode.genblk1.u_dec1.opcode_i  & 32'hfe00707f;
  assign _1132_ = \u_frontend.u_decode.genblk1.u_dec1.opcode_i  & 15'h707f;
  assign _1133_ = \u_frontend.u_decode.genblk1.u_dec1.opcode_i  & 7'h7f;
  assign _1134_ = \u_frontend.u_decode.genblk1.u_dec1.opcode_i  & 32'hfc00707f;
  assign _1135_ = \u_frontend.u_decode.genblk1.u_dec1.opcode_i  & 32'hffffffff;
  assign _1136_ = \u_frontend.u_decode.genblk1.u_dec1.opcode_i  & 32'hcfffffff;
  assign _1137_ = \u_frontend.u_decode.genblk1.u_dec1.opcode_i  & 32'hffff8fff;
  assign _1138_ = \u_frontend.u_decode.genblk1.u_dec1.opcode_i  & 32'hfe007fff;
  assign _1139_ = _1131_ == 26'h2003033;
  assign _1140_ = _1131_ == 26'h2004033;
  assign _1141_ = _1131_ == 26'h2005033;
  assign _1142_ = _1131_ == 26'h2006033;
  assign _1143_ = _1131_ == 26'h2007033;
  assign _1144_ = _1132_ == 7'h67;
  assign _1145_ = _1133_ == 7'h6f;
  assign _1146_ = _1133_ == 6'h37;
  assign _1147_ = _1133_ == 5'h17;
  assign _1148_ = _1132_ == 5'h13;
  assign _1149_ = _1134_ == 13'h1013;
  assign _1150_ = _1132_ == 14'h2013;
  assign _1151_ = _1132_ == 14'h3013;
  assign _1152_ = _1132_ == 15'h4013;
  assign _1153_ = _1134_ == 15'h5013;
  assign _1154_ = _1134_ == 31'h40005013;
  assign _1155_ = _1132_ == 15'h6013;
  assign _1156_ = _1132_ == 15'h7013;
  assign _1157_ = _1131_ == 6'h33;
  assign _1158_ = _1131_ == 31'h40000033;
  assign _1159_ = _1131_ == 13'h1033;
  assign _1160_ = _1131_ == 14'h2033;
  assign _1161_ = _1131_ == 14'h3033;
  assign _1162_ = _1131_ == 15'h4033;
  assign _1163_ = _1131_ == 15'h5033;
  assign _1164_ = _1131_ == 31'h40005033;
  assign _1165_ = _1131_ == 15'h6033;
  assign _1166_ = _1131_ == 15'h7033;
  assign _1167_ = _1132_ == 2'h3;
  assign _1168_ = _1132_ == 13'h1003;
  assign _1169_ = _1132_ == 14'h2003;
  assign _1170_ = _1132_ == 15'h4003;
  assign _1171_ = _1132_ == 15'h5003;
  assign _1172_ = _1132_ == 15'h6003;
  assign _1173_ = _1131_ == 26'h2000033;
  assign _1174_ = _1131_ == 26'h2001033;
  assign _1175_ = _1131_ == 26'h2002033;
  assign _1176_ = _1132_ == 13'h1073;
  assign _1177_ = _1132_ == 14'h2073;
  assign _1178_ = _1132_ == 14'h3073;
  assign _1179_ = _1132_ == 15'h5073;
  assign _1180_ = _1132_ == 15'h6073;
  assign _1181_ = _1132_ == 15'h7073;
  assign _1182_ = _1132_ == 6'h23;
  assign _1183_ = _1132_ == 13'h1023;
  assign _1184_ = _1132_ == 14'h2023;
  assign _1185_ = _1132_ == 7'h63;
  assign _1186_ = _1132_ == 13'h1063;
  assign _1187_ = _1132_ == 15'h4063;
  assign _1188_ = _1132_ == 15'h5063;
  assign _1189_ = _1132_ == 15'h6063;
  assign _1190_ = _1132_ == 15'h7063;
  assign _1191_ = _1135_ == 7'h73;
  assign _1192_ = _1135_ == 21'h100073;
  assign _1193_ = _1136_ == 22'h200073;
  assign _1194_ = _1137_ == 29'h10500073;
  assign _1195_ = _1132_ == 4'hf;
  assign _1196_ = _1132_ == 13'h100f;
  assign _1197_ = _1138_ == 29'h12000073;
  assign \u_frontend.u_decode.genblk1.u_dec1.invalid_w  = \u_frontend.u_decode.genblk1.u_dec1.valid_i  && _1325_;
  assign _1198_ = _1144_ || _1145_;
  assign _1199_ = _1198_ || _1146_;
  assign _1200_ = _1199_ || _1147_;
  assign _1201_ = _1200_ || _1148_;
  assign _1202_ = _1201_ || _1149_;
  assign _1203_ = _1202_ || _1150_;
  assign _1204_ = _1203_ || _1151_;
  assign _1205_ = _1204_ || _1152_;
  assign _1206_ = _1205_ || _1153_;
  assign _1207_ = _1206_ || _1154_;
  assign _1208_ = _1207_ || _1155_;
  assign _1209_ = _1208_ || _1156_;
  assign _1210_ = _1209_ || _1157_;
  assign _1211_ = _1210_ || _1158_;
  assign _1212_ = _1211_ || _1159_;
  assign _1213_ = _1212_ || _1160_;
  assign _1214_ = _1213_ || _1161_;
  assign _1215_ = _1214_ || _1162_;
  assign _1216_ = _1215_ || _1163_;
  assign _1217_ = _1216_ || _1164_;
  assign _1218_ = _1217_ || _1165_;
  assign _1219_ = _1218_ || _1166_;
  assign _1220_ = _1219_ || _1167_;
  assign _1221_ = _1220_ || _1168_;
  assign _1222_ = _1221_ || _1169_;
  assign _1223_ = _1222_ || _1170_;
  assign _1224_ = _1223_ || _1171_;
  assign _1225_ = _1224_ || _1172_;
  assign _1226_ = _1225_ || _1173_;
  assign _1227_ = _1226_ || _1174_;
  assign _1228_ = _1227_ || _1175_;
  assign _1229_ = _1228_ || _1139_;
  assign _1230_ = _1229_ || _1140_;
  assign _1231_ = _1230_ || _1141_;
  assign _1232_ = _1231_ || _1142_;
  assign _1233_ = _1232_ || _1143_;
  assign _1234_ = _1233_ || _1176_;
  assign _1235_ = _1234_ || _1177_;
  assign _1236_ = _1235_ || _1178_;
  assign _1237_ = _1236_ || _1179_;
  assign _1238_ = _1237_ || _1180_;
  assign \u_issue.fetch1_instr_rd_valid_i  = _1238_ || _1181_;
  assign _1239_ = _1156_ || _1148_;
  assign _1240_ = _1239_ || _1150_;
  assign _1241_ = _1240_ || _1151_;
  assign _1242_ = _1241_ || _1155_;
  assign _1243_ = _1242_ || _1152_;
  assign _1244_ = _1243_ || _1149_;
  assign _1245_ = _1244_ || _1153_;
  assign _1246_ = _1245_ || _1154_;
  assign _1247_ = _1246_ || _1146_;
  assign _1248_ = _1247_ || _1147_;
  assign _1249_ = _1248_ || _1157_;
  assign _1250_ = _1249_ || _1158_;
  assign _1251_ = _1250_ || _1160_;
  assign _1252_ = _1251_ || _1161_;
  assign _1253_ = _1252_ || _1162_;
  assign _1254_ = _1253_ || _1165_;
  assign _1255_ = _1254_ || _1166_;
  assign _1256_ = _1255_ || _1159_;
  assign _1257_ = _1256_ || _1163_;
  assign \u_issue.fetch1_instr_exec_i  = _1257_ || _1164_;
  assign _1258_ = _1167_ || _1168_;
  assign _1259_ = _1258_ || _1169_;
  assign _1260_ = _1259_ || _1170_;
  assign _1261_ = _1260_ || _1171_;
  assign _1262_ = _1261_ || _1172_;
  assign _1263_ = _1262_ || _1182_;
  assign _1264_ = _1263_ || _1183_;
  assign \u_issue.fetch1_instr_lsu_i  = _1264_ || _1184_;
  assign _1265_ = _1198_ || _1185_;
  assign _1266_ = _1265_ || _1186_;
  assign _1267_ = _1266_ || _1187_;
  assign _1268_ = _1267_ || _1188_;
  assign _1269_ = _1268_ || _1189_;
  assign \u_issue.fetch1_instr_branch_i  = _1269_ || _1190_;
  assign _1270_ = _1173_ || _1174_;
  assign _1271_ = _1270_ || _1175_;
  assign \u_issue.fetch1_instr_mul_i  = _1271_ || _1139_;
  assign _1272_ = _1140_ || _1141_;
  assign _1273_ = _1272_ || _1142_;
  assign \u_issue.fetch1_instr_div_i  = _1273_ || _1143_;
  assign _1274_ = _1191_ || _1192_;
  assign _1275_ = _1274_ || _1193_;
  assign _1276_ = _1275_ || _1176_;
  assign _1277_ = _1276_ || _1177_;
  assign _1278_ = _1277_ || _1178_;
  assign _1279_ = _1278_ || _1179_;
  assign _1280_ = _1279_ || _1180_;
  assign _1281_ = _1280_ || _1181_;
  assign _1282_ = _1281_ || _1194_;
  assign _1283_ = _1282_ || _1195_;
  assign _1284_ = _1283_ || _1196_;
  assign _1285_ = _1284_ || _1197_;
  assign _1286_ = _1285_ || \u_frontend.u_decode.genblk1.u_dec1.invalid_w ;
  assign \u_issue.fetch1_instr_csr_i  = _1286_ || \u_frontend.u_decode.genblk1.u_dec1.fetch_fault_i ;
  assign _1287_ = \u_issue.fetch1_instr_exec_i  || _1145_;
  assign _1288_ = _1287_ || _1144_;
  assign _1289_ = _1288_ || _1185_;
  assign _1290_ = _1289_ || _1186_;
  assign _1291_ = _1290_ || _1187_;
  assign _1292_ = _1291_ || _1188_;
  assign _1293_ = _1292_ || _1189_;
  assign _1294_ = _1293_ || _1190_;
  assign _1295_ = _1294_ || _1167_;
  assign _1296_ = _1295_ || _1168_;
  assign _1297_ = _1296_ || _1169_;
  assign _1298_ = _1297_ || _1170_;
  assign _1299_ = _1298_ || _1171_;
  assign _1300_ = _1299_ || _1172_;
  assign _1301_ = _1300_ || _1182_;
  assign _1302_ = _1301_ || _1183_;
  assign _1303_ = _1302_ || _1184_;
  assign _1304_ = _1303_ || _1191_;
  assign _1305_ = _1304_ || _1192_;
  assign _1306_ = _1305_ || _1193_;
  assign _1307_ = _1306_ || _1176_;
  assign _1308_ = _1307_ || _1177_;
  assign _1309_ = _1308_ || _1178_;
  assign _1310_ = _1309_ || _1179_;
  assign _1311_ = _1310_ || _1180_;
  assign _1312_ = _1311_ || _1181_;
  assign _1313_ = _1312_ || _1194_;
  assign _1314_ = _1313_ || _1195_;
  assign _1315_ = _1314_ || _1196_;
  assign _1316_ = _1315_ || _1197_;
  assign _1317_ = _1316_ || _1173_;
  assign _1318_ = _1317_ || _1174_;
  assign _1319_ = _1318_ || _1175_;
  assign _1320_ = _1319_ || _1139_;
  assign _1321_ = _1320_ || _1140_;
  assign _1322_ = _1321_ || _1141_;
  assign _1323_ = _1322_ || _1142_;
  assign _1324_ = _1323_ || _1143_;
  assign _1325_ = ~ _1324_;
  assign _0228_[0] = \u_frontend.u_decode.genblk1.u_fifo.wr_ptr_q  + 1'h1;
  assign _0229_[0] = \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q  + 1'h1;
  assign _0230_[1:0] = \u_frontend.u_decode.genblk1.u_fifo.count_q  + 1'h1;
  assign \u_frontend.u_decode.genblk1.u_fifo.push_w  = \u_frontend.u_decode.genblk1.u_fifo.push_i  & \u_frontend.u_decode.genblk1.u_fifo.accept_o ;
  assign \u_frontend.u_decode.genblk1.u_fifo.pop1_w  = \u_frontend.u_decode.genblk1.u_fifo.pop0_i  & \u_frontend.u_decode.genblk1.u_dec0.valid_i ;
  assign \u_frontend.u_decode.genblk1.u_fifo.pop2_w  = \u_frontend.u_decode.genblk1.u_fifo.pop1_i  & \u_frontend.u_decode.genblk1.u_dec1.valid_i ;
  assign _1341_ = \u_frontend.u_decode.genblk1.u_fifo.push_w  & _1353_;
  assign _1342_ = _1354_ & \u_frontend.u_decode.genblk1.u_fifo.pop_complete_w ;
  assign \u_frontend.u_decode.genblk1.u_dec0.valid_i  = _1349_ & _1347_;
  assign \u_frontend.u_decode.genblk1.u_dec1.valid_i  = _1349_ & _1348_;
  assign _1343_ = \u_frontend.u_decode.genblk1.u_fifo.pop1_w  && _1350_;
  assign _1344_ = \u_frontend.u_decode.genblk1.u_fifo.pop2_w  && _1351_;
  assign _1345_ = \u_frontend.u_decode.genblk1.u_fifo.pop1_w  && \u_frontend.u_decode.genblk1.u_fifo.pop2_w ;
  assign _1346_ = _1343_ || _1344_;
  assign \u_frontend.u_decode.genblk1.u_fifo.pop_complete_w  = _1346_ || _1345_;
  assign _1349_ = | \u_frontend.u_decode.genblk1.u_fifo.count_q ;
  assign \u_frontend.u_decode.genblk1.u_fifo.accept_o  = \u_frontend.u_decode.genblk1.u_fifo.count_q  != 2'h2;
  assign _1350_ = ~ \u_frontend.u_decode.genblk1.u_dec1.valid_i ;
  assign _1351_ = ~ \u_frontend.u_decode.genblk1.u_dec0.valid_i ;
  assign _1352_ = ~ \u_frontend.u_decode.genblk1.u_fifo.pred_in_i [0];
  assign _1353_ = ~ \u_frontend.u_decode.genblk1.u_fifo.pop_complete_w ;
  assign _1354_ = ~ \u_frontend.u_decode.genblk1.u_fifo.push_w ;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q  <= _1339_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.wr_ptr_q  <= _1340_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.count_q  <= _1338_;
  assign _1355_[1] = \u_frontend.u_fetch.branch_request_i  ? 1'h1 : 1'h0;
  assign _1327_[1] = rst_i ? 1'h0 : _1355_[1];
  assign _1356_[63] = \u_frontend.u_decode.genblk1.u_fifo.push_w  ? 1'h1 : 1'h0;
  assign _1357_[63] = \u_frontend.u_fetch.branch_request_i  ? 1'h0 : _1356_[63];
  assign _1330_[1] = rst_i ? 1'h0 : _1357_[63];
  assign _1358_ = \u_frontend.u_decode.genblk1.u_fifo.push_w  ? \u_frontend.u_decode.genblk1.u_fifo.data_in_i  : 64'hxxxxxxxxxxxxxxxx;
  assign _1359_ = \u_frontend.u_fetch.branch_request_i  ? 64'hxxxxxxxxxxxxxxxx : _1358_;
  assign _1332_ = rst_i ? 64'hxxxxxxxxxxxxxxxx : _1359_;
  assign _1360_ = \u_frontend.u_decode.genblk1.u_fifo.push_w  ? \u_frontend.u_decode.genblk1.u_fifo.wr_ptr_q  : 1'hx;
  assign _1361_ = \u_frontend.u_fetch.branch_request_i  ? 1'hx : _1360_;
  assign _1328_ = rst_i ? 1'hx : _1361_;
  assign _1362_ = \u_frontend.u_decode.genblk1.u_fifo.push_w  ? \u_frontend.u_decode.genblk1.u_fifo.pc_in_i  : 32'hxxxxxxxx;
  assign _1363_ = \u_frontend.u_fetch.branch_request_i  ? 32'hxxxxxxxx : _1362_;
  assign _1331_ = rst_i ? 32'hxxxxxxxx : _1363_;
  assign _1364_ = \u_frontend.u_decode.genblk1.u_fifo.push_w  ? { \u_frontend.u_decode.fetch_in_fault_page_i , \u_frontend.u_decode.fetch_in_fault_fetch_i  } : 2'hx;
  assign _1365_ = \u_frontend.u_fetch.branch_request_i  ? 2'hx : _1364_;
  assign _1329_ = rst_i ? 2'hx : _1365_;
  assign _1366_ = \u_frontend.u_decode.genblk1.u_fifo.push_w  ? _1352_ : 1'hx;
  assign _1367_ = \u_frontend.u_fetch.branch_request_i  ? 1'hx : _1366_;
  assign _1335_ = rst_i ? 1'hx : _1367_;
  assign _1368_ = \u_frontend.u_decode.genblk1.u_fifo.pop1_w  ? 1'h1 : 1'h0;
  assign _1369_ = \u_frontend.u_fetch.branch_request_i  ? 1'h0 : _1368_;
  assign _1334_ = rst_i ? 1'h0 : _1369_;
  assign _1370_ = \u_frontend.u_decode.genblk1.u_fifo.pop1_w  ? \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q  : 1'hx;
  assign _1371_ = \u_frontend.u_fetch.branch_request_i  ? 1'hx : _1370_;
  assign _1333_ = rst_i ? 1'hx : _1371_;
  assign _1372_ = \u_frontend.u_decode.genblk1.u_fifo.pop2_w  ? 1'h1 : 1'h0;
  assign _1373_ = \u_frontend.u_fetch.branch_request_i  ? 1'h0 : _1372_;
  assign _1337_ = rst_i ? 1'h0 : _1373_;
  assign _1374_ = \u_frontend.u_decode.genblk1.u_fifo.pop2_w  ? \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q  : 1'hx;
  assign _1375_ = \u_frontend.u_fetch.branch_request_i  ? 1'hx : _1374_;
  assign _1336_ = rst_i ? 1'hx : _1375_;
  assign _1376_ = _1342_ ? _0231_[1:0] : \u_frontend.u_decode.genblk1.u_fifo.count_q ;
  assign _1377_ = _1341_ ? _0230_[1:0] : _1376_;
  assign _1378_ = \u_frontend.u_fetch.branch_request_i  ? 2'h0 : _1377_;
  assign _1338_ = rst_i ? 2'h0 : _1378_;
  assign _1379_ = \u_frontend.u_decode.genblk1.u_fifo.push_w  ? _0228_[0] : \u_frontend.u_decode.genblk1.u_fifo.wr_ptr_q ;
  assign _1380_ = \u_frontend.u_fetch.branch_request_i  ? 1'h0 : _1379_;
  assign _1340_ = rst_i ? 1'h0 : _1380_;
  assign _1381_ = \u_frontend.u_decode.genblk1.u_fifo.pop_complete_w  ? _0229_[0] : \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q ;
  assign _1382_ = \u_frontend.u_fetch.branch_request_i  ? 1'h0 : _1381_;
  assign _1339_ = rst_i ? 1'h0 : _1382_;
  assign _0231_[1:0] = \u_frontend.u_decode.genblk1.u_fifo.count_q  - 1'h1;
  assign _1393_ = \u_frontend.u_fetch.branch_q  & _1403_;
  assign _1394_ = \u_frontend.u_fetch.branch_w  & _1414_;
  assign _1395_ = \u_frontend.u_fetch.active_q  & \u_frontend.u_decode.genblk1.u_fifo.accept_o ;
  assign \u_frontend.u_fetch.icache_rd_o  = _1395_ & _1405_;
  assign \u_frontend.u_decode.genblk1.u_fifo.push_i  = _1412_ & _1408_;
  assign _1396_ = \u_frontend.u_fetch.branch_request_i  && _1410_;
  assign _1397_ = $signed(32'h00000000) && \u_frontend.u_fetch.branch_w ;
  assign _1398_ = _1397_ && \u_frontend.u_npc.pc_accept_i ;
  assign _1399_ = \u_frontend.u_fetch.icache_rd_o  && mem_i_accept_i;
  assign _1401_ = _1400_ && \u_frontend.u_fetch.branch_w ;
  assign \u_frontend.u_fetch.icache_busy_w  = \u_frontend.u_fetch.icache_fetch_q  && _1406_;
  assign _1402_ = \u_frontend.u_decode.genblk1.u_fifo.push_i  && _1407_;
  assign _1403_ = ! \u_frontend.u_fetch.branch_request_i ;
  assign _1404_ = ! \u_frontend.u_fetch.active_q ;
  assign _1405_ = ! \u_frontend.u_fetch.icache_busy_w ;
  assign _1406_ = ! mem_i_valid_i;
  assign _1407_ = ! \u_frontend.u_decode.genblk1.u_fifo.accept_o ;
  assign _1408_ = ! \u_frontend.u_fetch.branch_w ;
  assign _1409_ = ! mem_i_accept_i;
  assign \u_frontend.u_fetch.branch_w  = \u_frontend.u_fetch.branch_q  || \u_frontend.u_fetch.branch_request_i ;
  assign _1410_ = \u_frontend.u_fetch.icache_busy_w  || _1404_;
  assign _1411_ = \u_frontend.u_fetch.stall_w  || _1404_;
  assign _1400_ = _1411_ || \u_frontend.u_fetch.stall_q ;
  assign _1412_ = mem_i_valid_i || \u_frontend.u_fetch.skid_valid_q ;
  assign _1413_ = _1407_ || \u_frontend.u_fetch.icache_busy_w ;
  assign \u_frontend.u_fetch.stall_w  = _1413_ || _1409_;
  assign \u_frontend.u_npc.pc_accept_i  = ~ \u_frontend.u_fetch.stall_w ;
  assign _1414_ = ~ \u_frontend.u_fetch.stall_q ;
  always @(posedge clk_i)
    \u_frontend.u_fetch.branch_q  <= _1385_;
  always @(posedge clk_i)
    \u_frontend.u_fetch.branch_pc_q  <= _1384_;
  always @(posedge clk_i)
    \u_frontend.u_fetch.skid_buffer_q  <= _1390_;
  always @(posedge clk_i)
    \u_frontend.u_fetch.skid_valid_q  <= _1391_;
  always @(posedge clk_i)
    \u_frontend.u_fetch.pred_d_q  <= _1389_;
  always @(posedge clk_i)
    \u_frontend.u_fetch.pc_d_q  <= _1387_;
  always @(posedge clk_i)
    \u_frontend.u_fetch.pc_f_q  <= _1388_;
  always @(posedge clk_i)
    \u_frontend.u_fetch.icache_fetch_q  <= _1386_;
  always @(posedge clk_i)
    \u_frontend.u_fetch.stall_q  <= _1392_;
  always @(posedge clk_i)
    \u_frontend.u_fetch.active_q  <= _1383_;
  assign _1415_ = \u_frontend.u_fetch.icache_busy_w  ? \u_frontend.u_fetch.branch_pc_q  : 32'h00000000;
  assign _1416_ = _1396_ ? \u_frontend.u_fetch.branch_pc_w  : _1415_;
  assign _1384_ = rst_i ? 32'h00000000 : _1416_;
  assign _1417_ = \u_frontend.u_fetch.icache_busy_w  ? \u_frontend.u_fetch.branch_q  : 1'h0;
  assign _1418_ = _1396_ ? \u_frontend.u_fetch.branch_w  : _1417_;
  assign _1385_ = rst_i ? 1'h0 : _1418_;
  assign _1419_ = _1402_ ? 1'h1 : 1'h0;
  assign _1391_ = rst_i ? 1'h0 : _1419_;
  assign _1420_ = _1402_ ? { \u_frontend.u_decode.fetch_in_fault_page_i , \u_frontend.u_decode.fetch_in_fault_fetch_i , \u_frontend.u_fetch.fetch_pred_branch_o [1], \u_frontend.u_decode.genblk1.u_fifo.pred_in_i [0], \u_frontend.u_decode.genblk1.u_fifo.pc_in_i , \u_frontend.u_decode.fetch_in_instr_i  } : 100'h0000000000000000000000000;
  assign _1390_ = rst_i ? 100'h0000000000000000000000000 : _1420_;
  assign _1421_ = mem_i_valid_i ? 2'h0 : \u_frontend.u_fetch.pred_d_q ;
  assign _1422_ = _1399_ ? \u_frontend.u_fetch.next_taken_f_i  : _1421_;
  assign _1389_ = rst_i ? 2'h0 : _1422_;
  assign _1423_ = _1399_ ? \u_frontend.u_fetch.icache_pc_w  : \u_frontend.u_fetch.pc_d_q ;
  assign _1387_ = rst_i ? 32'h00000000 : _1423_;
  assign _1424_ = \u_frontend.u_fetch.stall_w  ? \u_frontend.u_fetch.pc_f_q  : \u_frontend.u_fetch.next_pc_f_i ;
  assign _1425_ = _1401_ ? \u_frontend.u_fetch.branch_pc_w  : _1424_;
  assign _1426_ = _1398_ ? \u_frontend.u_fetch.branch_pc_w  : _1425_;
  assign _1388_ = rst_i ? 32'h00000000 : _1426_;
  assign _1427_ = mem_i_valid_i ? 1'h0 : \u_frontend.u_fetch.icache_fetch_q ;
  assign _1428_ = _1399_ ? 1'h1 : _1427_;
  assign _1386_ = rst_i ? 1'h0 : _1428_;
  assign _1392_ = rst_i ? 1'h0 : \u_frontend.u_fetch.stall_w ;
  assign _1429_ = \u_frontend.u_fetch.branch_w  ? 1'h1 : \u_frontend.u_fetch.active_q ;
  assign _1430_ = _1398_ ? 1'h1 : _1429_;
  assign _1383_ = rst_i ? 1'h0 : _1430_;
  assign \u_frontend.u_fetch.branch_pc_w  = _1393_ ? \u_frontend.u_fetch.branch_pc_q  : \u_frontend.u_fetch.branch_pc_i ;
  assign \u_frontend.u_fetch.icache_pc_w  = _1394_ ? \u_frontend.u_fetch.branch_pc_w  : \u_frontend.u_fetch.pc_f_q ;
  assign \u_frontend.u_decode.genblk1.u_fifo.pc_in_i  = \u_frontend.u_fetch.skid_valid_q  ? \u_frontend.u_fetch.skid_buffer_q [95:64] : { \u_frontend.u_fetch.pc_d_q [31:3], 3'h0 };
  assign \u_frontend.u_decode.fetch_in_instr_i  = \u_frontend.u_fetch.skid_valid_q  ? \u_frontend.u_fetch.skid_buffer_q [63:0] : mem_i_inst_i;
  assign { \u_frontend.u_fetch.fetch_pred_branch_o [1], \u_frontend.u_decode.genblk1.u_fifo.pred_in_i [0] } = \u_frontend.u_fetch.skid_valid_q  ? \u_frontend.u_fetch.skid_buffer_q [97:96] : \u_frontend.u_fetch.pred_d_q ;
  assign \u_frontend.u_decode.fetch_in_fault_fetch_i  = \u_frontend.u_fetch.skid_valid_q  ? \u_frontend.u_fetch.skid_buffer_q [98] : mem_i_error_i;
  assign \u_frontend.u_decode.fetch_in_fault_page_i  = \u_frontend.u_fetch.skid_valid_q  ? \u_frontend.u_fetch.skid_buffer_q [99] : 1'h0;
  assign _0233_[2:0] = \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_real_q  + 1'h1;
  assign _1575_[2:0] = \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q  + 1'h1;
  assign _1576_ = \u_frontend.u_npc.branch_source_i  + 3'h4;
  assign _1577_ = _1717_ + 3'h4;
  assign _1578_ = _1616_ + 1'h1;
  assign _1579_ = { \u_frontend.u_fetch.icache_pc_w [31:3], 3'h0 } + 4'h8;
  assign _0234_[0] = \u_frontend.u_npc.BRANCH_PREDICTION.btb_valid_w  & \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_w ;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.ras_call_pred_w  = _0234_[0] & _1658_[0];
  assign _0235_[0] = \u_frontend.u_npc.BRANCH_PREDICTION.btb_valid_w  & \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_w ;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.ras_ret_pred_w  = _0235_[0] & _1658_[0];
  assign _1580_ = \u_frontend.u_npc.branch_request_i  & \u_frontend.u_npc.branch_is_call_i ;
  assign _1581_ = \u_frontend.u_npc.branch_request_i  & \u_frontend.u_npc.branch_is_ret_i ;
  assign _1582_ = \u_frontend.u_npc.BRANCH_PREDICTION.ras_call_pred_w  & \u_frontend.u_npc.pc_accept_i ;
  assign _1583_ = \u_frontend.u_npc.BRANCH_PREDICTION.ras_ret_pred_w  & \u_frontend.u_npc.pc_accept_i ;
  assign _1584_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_valid_w  & _1666_;
  assign _1585_ = _1642_ == \u_frontend.u_fetch.icache_pc_w ;
  assign _1586_ = _1643_ == \u_frontend.u_fetch.icache_pc_w ;
  assign _1587_ = _1644_ == \u_frontend.u_fetch.icache_pc_w ;
  assign _1588_ = _1645_ == \u_frontend.u_fetch.icache_pc_w ;
  assign _1589_ = _1646_ == \u_frontend.u_fetch.icache_pc_w ;
  assign _1590_ = _1647_ == \u_frontend.u_fetch.icache_pc_w ;
  assign _1591_ = _1648_ == \u_frontend.u_fetch.icache_pc_w ;
  assign _1592_ = _1649_ == \u_frontend.u_fetch.icache_pc_w ;
  assign _1593_ = _1642_ == _1663_;
  assign _1594_ = _1643_ == _1663_;
  assign _1595_ = _1644_ == _1663_;
  assign _1596_ = _1645_ == _1663_;
  assign _1597_ = _1646_ == _1663_;
  assign _1598_ = _1647_ == _1663_;
  assign _1599_ = _1648_ == _1663_;
  assign _1600_ = _1649_ == _1663_;
  assign _1601_ = _1642_ == \u_frontend.u_npc.branch_source_i ;
  assign _1602_ = _1643_ == \u_frontend.u_npc.branch_source_i ;
  assign _1603_ = _1644_ == \u_frontend.u_npc.branch_source_i ;
  assign _1604_ = _1645_ == \u_frontend.u_npc.branch_source_i ;
  assign _1605_ = _1646_ == \u_frontend.u_npc.branch_source_i ;
  assign _1606_ = _1647_ == \u_frontend.u_npc.branch_source_i ;
  assign _1607_ = _1648_ == \u_frontend.u_npc.branch_source_i ;
  assign _1608_ = _1649_ == \u_frontend.u_npc.branch_source_i ;
  assign _1609_ = _1617_ >= 2'h2;
  assign _1610_ = _1616_ > 1'h0;
  assign _1611_ = \u_frontend.u_npc.branch_is_taken_i  && _1615_;
  assign _1612_ = \u_frontend.u_npc.branch_is_not_taken_i  && _1610_;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.bht_predict_taken_w  = $signed(32'h00000001) && _1609_;
  assign _1613_ = _1659_ && _1660_;
  assign _1614_ = _1583_ || _1581_;
  assign _1615_ = _1616_ < 2'h3;
  assign _1658_[0] = ~ \u_frontend.u_npc.BRANCH_PREDICTION.ras_pc_pred_w [0];
  assign _1659_ = ~ _1571_;
  assign _1660_ = ~ \u_frontend.u_fetch.icache_pc_w [2];
  assign _1661_ = ~ _1573_;
  assign _1662_ = ~ \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r ;
  assign _1663_ = \u_frontend.u_fetch.icache_pc_w  | 3'h4;
  assign _1664_ = \u_frontend.u_npc.BRANCH_PREDICTION.bht_predict_taken_w  | \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_r ;
  assign _1665_ = \u_frontend.u_npc.BRANCH_PREDICTION.ras_ret_pred_w  | \u_frontend.u_npc.BRANCH_PREDICTION.bht_predict_taken_w ;
  assign _1666_ = _1665_ | \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_r ;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q  <= _1459_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_real_q  <= _1460_;
  assign _1667_[31] = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? 1'h1 : 1'h0;
  assign _1439_ = rst_i ? 1'h0 : _1667_[31];
  assign _1668_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? \u_frontend.u_npc.branch_source_i  : 32'hxxxxxxxx;
  assign _1447_ = rst_i ? 32'hxxxxxxxx : _1668_;
  assign _1669_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_wr_entry_r  : 3'hx;
  assign _1437_ = rst_i ? 3'hx : _1669_;
  assign _1670_[31] = \u_frontend.u_npc.branch_is_taken_i  ? 1'h1 : 1'h0;
  assign _1671_[31] = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? _1670_[31] : 1'h0;
  assign _1451_[31] = rst_i ? 1'h0 : _1671_[31];
  assign _1672_ = \u_frontend.u_npc.branch_is_taken_i  ? \u_frontend.u_npc.branch_pc_i  : 32'hxxxxxxxx;
  assign _1673_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? _1672_ : 32'hxxxxxxxx;
  assign _1450_ = rst_i ? 32'hxxxxxxxx : _1673_;
  assign _1674_ = \u_frontend.u_npc.branch_is_taken_i  ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_wr_entry_r  : 3'hx;
  assign _1675_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? _1674_ : 3'hx;
  assign _1449_ = rst_i ? 3'hx : _1675_;
  assign _1676_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? \u_frontend.u_npc.branch_is_call_i  : 1'hx;
  assign _1438_ = rst_i ? 1'hx : _1676_;
  assign _1677_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? \u_frontend.u_npc.branch_is_ret_i  : 1'hx;
  assign _1445_ = rst_i ? 1'hx : _1677_;
  assign _1678_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? \u_frontend.u_npc.branch_is_jmp_i  : 1'hx;
  assign _1443_ = rst_i ? 1'hx : _1678_;
  assign _1679_[31] = \u_frontend.u_npc.BRANCH_PREDICTION.btb_miss_r  ? 1'h1 : 1'h0;
  assign _1680_[31] = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? 1'h0 : _1679_[31];
  assign _1442_ = rst_i ? 1'h0 : _1680_[31];
  assign _1681_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_miss_r  ? \u_frontend.u_npc.branch_source_i  : 32'hxxxxxxxx;
  assign _1682_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? 32'hxxxxxxxx : _1681_;
  assign _1448_ = rst_i ? 32'hxxxxxxxx : _1682_;
  assign _1683_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_miss_r  ? \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.lfsr_q [2:0] : 3'hx;
  assign _1684_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? 3'hx : _1683_;
  assign _1440_ = rst_i ? 3'hx : _1684_;
  assign _1685_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_miss_r  ? \u_frontend.u_npc.branch_pc_i  : 32'hxxxxxxxx;
  assign _1686_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? 32'hxxxxxxxx : _1685_;
  assign _1452_ = rst_i ? 32'hxxxxxxxx : _1686_;
  assign _1687_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_miss_r  ? \u_frontend.u_npc.branch_is_call_i  : 1'hx;
  assign _1688_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? 1'hx : _1687_;
  assign _1441_ = rst_i ? 1'hx : _1688_;
  assign _1689_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_miss_r  ? \u_frontend.u_npc.branch_is_ret_i  : 1'hx;
  assign _1690_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? 1'hx : _1689_;
  assign _1446_ = rst_i ? 1'hx : _1690_;
  assign _1691_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_miss_r  ? \u_frontend.u_npc.branch_is_jmp_i  : 1'hx;
  assign _1692_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  ? 1'hx : _1691_;
  assign _1444_ = rst_i ? 1'hx : _1692_;
  assign _1574_ = _1608_ ? 3'h7 : _1572_;
  assign _1693_ = _1608_ ? 1'h1 : _1565_;
  assign _1573_ = \u_frontend.u_npc.branch_request_i  ? _1693_ : 1'hx;
  assign _1572_ = _1607_ ? 3'h6 : _1564_;
  assign _1565_ = _1607_ ? 1'h1 : _1557_;
  assign _1564_ = _1606_ ? 3'h5 : _1556_;
  assign _1557_ = _1606_ ? 1'h1 : _1549_;
  assign _1556_ = _1605_ ? 3'h4 : _1548_;
  assign _1549_ = _1605_ ? 1'h1 : _1541_;
  assign _1548_ = _1604_ ? 3'h3 : _1539_;
  assign _1541_ = _1604_ ? 1'h1 : _1532_;
  assign _1539_ = _1603_ ? 3'h2 : { 2'h0, _0232_[0] };
  assign _1532_ = _1603_ ? 1'h1 : _1524_;
  assign _0232_[0] = _1602_ ? 1'h1 : 1'h0;
  assign _1524_ = _1602_ ? 1'h1 : _1515_;
  assign _1515_ = _1601_ ? 1'h1 : 1'h0;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_miss_r  = \u_frontend.u_npc.branch_request_i  ? _1661_ : 1'h0;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_hit_r  = \u_frontend.u_npc.branch_request_i  ? _1573_ : 1'h0;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_wr_entry_r  = \u_frontend.u_npc.branch_request_i  ? _1574_ : 3'h0;
  assign _1506_ = _1600_ ? _1657_ : _1500_;
  assign _1504_ = _1600_ ? _1633_ : _1498_;
  assign _1505_ = _1600_ ? _1641_ : _1499_;
  assign _1503_ = _1600_ ? _1625_ : _1497_;
  assign _1507_ = _1600_ ? 1'h1 : _1501_;
  assign _1508_ = _1600_ ? 1'h1 : _1502_;
  assign _1500_ = _1599_ ? _1656_ : _1494_;
  assign _1498_ = _1599_ ? _1632_ : _1492_;
  assign _1499_ = _1599_ ? _1640_ : _1493_;
  assign _1497_ = _1599_ ? _1624_ : _1491_;
  assign _1501_ = _1599_ ? 1'h1 : _1495_;
  assign _1502_ = _1599_ ? 1'h1 : _1496_;
  assign _1494_ = _1598_ ? _1655_ : _1488_;
  assign _1492_ = _1598_ ? _1631_ : _1486_;
  assign _1493_ = _1598_ ? _1639_ : _1487_;
  assign _1491_ = _1598_ ? _1623_ : _1485_;
  assign _1495_ = _1598_ ? 1'h1 : _1489_;
  assign _1496_ = _1598_ ? 1'h1 : _1490_;
  assign _1488_ = _1597_ ? _1654_ : _1482_;
  assign _1486_ = _1597_ ? _1630_ : _1480_;
  assign _1487_ = _1597_ ? _1638_ : _1481_;
  assign _1485_ = _1597_ ? _1622_ : _1479_;
  assign _1489_ = _1597_ ? 1'h1 : _1483_;
  assign _1490_ = _1597_ ? 1'h1 : _1484_;
  assign _1482_ = _1596_ ? _1653_ : _1476_;
  assign _1480_ = _1596_ ? _1629_ : _1474_;
  assign _1481_ = _1596_ ? _1637_ : _1475_;
  assign _1479_ = _1596_ ? _1621_ : _1473_;
  assign _1483_ = _1596_ ? 1'h1 : _1477_;
  assign _1484_ = _1596_ ? 1'h1 : _1478_;
  assign _1476_ = _1595_ ? _1652_ : _1470_;
  assign _1474_ = _1595_ ? _1628_ : _1468_;
  assign _1475_ = _1595_ ? _1636_ : _1469_;
  assign _1473_ = _1595_ ? _1620_ : _1467_;
  assign _1477_ = _1595_ ? 1'h1 : _1471_;
  assign _1478_ = _1595_ ? 1'h1 : _1472_;
  assign _1470_ = _1594_ ? _1651_ : _1464_;
  assign _1468_ = _1594_ ? _1627_ : _1462_;
  assign _1469_ = _1594_ ? _1635_ : _1463_;
  assign _1467_ = _1594_ ? _1619_ : _1461_;
  assign _1471_ = _1594_ ? 1'h1 : _1465_;
  assign _1472_ = _1594_ ? 1'h1 : _1466_;
  assign _1464_ = _1593_ ? _1650_ : _1569_;
  assign _1462_ = _1593_ ? _1626_ : _1567_;
  assign _1463_ = _1593_ ? _1634_ : _1568_;
  assign _1461_ = _1593_ ? _1618_ : _1566_;
  assign _1465_ = _1593_ ? 1'h1 : _1570_;
  assign _1466_ = _1593_ ? 1'h1 : _1571_;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_r  = _1613_ ? _1504_ : _1567_;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_next_pc_r  = _1613_ ? _1506_ : _1569_;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_w  = _1613_ ? _1505_ : _1568_;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_w  = _1613_ ? _1503_ : _1566_;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r  = _1613_ ? _1507_ : _1570_;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_valid_w  = _1613_ ? _1508_ : _1571_;
  assign _1569_ = _1592_ ? _1657_ : _1561_;
  assign _1567_ = _1592_ ? _1633_ : _1559_;
  assign _1568_ = _1592_ ? _1641_ : _1560_;
  assign _1566_ = _1592_ ? _1625_ : _1558_;
  assign _1570_ = _1592_ ? \u_frontend.u_fetch.icache_pc_w [2] : _1562_;
  assign _1571_ = _1592_ ? 1'h1 : _1563_;
  assign _1561_ = _1591_ ? _1656_ : _1553_;
  assign _1559_ = _1591_ ? _1632_ : _1551_;
  assign _1560_ = _1591_ ? _1640_ : _1552_;
  assign _1558_ = _1591_ ? _1624_ : _1550_;
  assign _1562_ = _1591_ ? \u_frontend.u_fetch.icache_pc_w [2] : _1554_;
  assign _1563_ = _1591_ ? 1'h1 : _1555_;
  assign _1553_ = _1590_ ? _1655_ : _1545_;
  assign _1551_ = _1590_ ? _1631_ : _1543_;
  assign _1552_ = _1590_ ? _1639_ : _1544_;
  assign _1550_ = _1590_ ? _1623_ : _1542_;
  assign _1554_ = _1590_ ? \u_frontend.u_fetch.icache_pc_w [2] : _1546_;
  assign _1555_ = _1590_ ? 1'h1 : _1547_;
  assign _1545_ = _1589_ ? _1654_ : _1536_;
  assign _1543_ = _1589_ ? _1630_ : _1534_;
  assign _1544_ = _1589_ ? _1638_ : _1535_;
  assign _1542_ = _1589_ ? _1622_ : _1533_;
  assign _1546_ = _1589_ ? \u_frontend.u_fetch.icache_pc_w [2] : _1537_;
  assign _1547_ = _1589_ ? 1'h1 : _1538_;
  assign _1536_ = _1588_ ? _1653_ : _1528_;
  assign _1534_ = _1588_ ? _1629_ : _1526_;
  assign _1535_ = _1588_ ? _1637_ : _1527_;
  assign _1533_ = _1588_ ? _1621_ : _1525_;
  assign _1537_ = _1588_ ? \u_frontend.u_fetch.icache_pc_w [2] : _1529_;
  assign _1538_ = _1588_ ? 1'h1 : _1530_;
  assign _1528_ = _1587_ ? _1652_ : _1519_;
  assign _1526_ = _1587_ ? _1628_ : _1517_;
  assign _1527_ = _1587_ ? _1636_ : _1518_;
  assign _1525_ = _1587_ ? _1620_ : _1516_;
  assign _1529_ = _1587_ ? \u_frontend.u_fetch.icache_pc_w [2] : _1520_;
  assign _1530_ = _1587_ ? 1'h1 : _1521_;
  assign _1519_ = _1586_ ? _1651_ : _1512_;
  assign _1517_ = _1586_ ? _1627_ : _1510_;
  assign _1518_ = _1586_ ? _1635_ : _1511_;
  assign _1516_ = _1586_ ? _1619_ : _1509_;
  assign _1520_ = _1586_ ? \u_frontend.u_fetch.icache_pc_w [2] : _1513_;
  assign _1521_ = _1586_ ? 1'h1 : _1514_;
  assign _1512_ = _1585_ ? _1650_ : _1579_;
  assign _1510_ = _1585_ ? _1626_ : 1'h0;
  assign _1511_ = _1585_ ? _1634_ : 1'h0;
  assign _1509_ = _1585_ ? _1618_ : 1'h0;
  assign _1513_ = _1585_ ? \u_frontend.u_fetch.icache_pc_w [2] : 1'h0;
  assign _1514_ = _1585_ ? 1'h1 : 1'h0;
  assign _1694_[1] = _1611_ ? 1'h1 : 1'h0;
  assign _1433_[1] = rst_i ? 1'h0 : _1694_[1];
  assign _1695_ = _1611_ ? _1578_ : 2'hx;
  assign _1432_ = rst_i ? 2'hx : _1695_;
  assign _1696_ = _1611_ ? \u_frontend.u_npc.branch_source_i [4:2] : 3'hx;
  assign _1431_ = rst_i ? 3'hx : _1696_;
  assign _1697_[1] = _1612_ ? 1'h1 : 1'h0;
  assign _1698_[1] = _1611_ ? 1'h0 : _1697_[1];
  assign _1436_[1] = rst_i ? 1'h0 : _1698_[1];
  assign _1699_ = _1612_ ? _1716_ : 2'hx;
  assign _1700_ = _1611_ ? 2'hx : _1699_;
  assign _1435_ = rst_i ? 2'hx : _1700_;
  assign _1701_ = _1612_ ? \u_frontend.u_npc.branch_source_i [4:2] : 3'hx;
  assign _1702_ = _1611_ ? 3'hx : _1701_;
  assign _1434_ = rst_i ? 3'hx : _1702_;
  assign _1703_[31] = _1580_ ? 1'h1 : 1'h0;
  assign _1455_[31] = rst_i ? 1'h0 : _1703_[31];
  assign _1704_ = _1580_ ? _1576_ : 32'hxxxxxxxx;
  assign _1454_ = rst_i ? 32'hxxxxxxxx : _1704_;
  assign _1705_ = _1580_ ? \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_r  : 3'hx;
  assign _1453_ = rst_i ? 3'hx : _1705_;
  assign _1706_[31] = _1582_ ? 1'h1 : 1'h0;
  assign _1707_[31] = _1580_ ? 1'h0 : _1706_[31];
  assign _1458_[31] = rst_i ? 1'h0 : _1707_[31];
  assign _1708_ = _1582_ ? _1577_ : 32'hxxxxxxxx;
  assign _1709_ = _1580_ ? 32'hxxxxxxxx : _1708_;
  assign _1457_ = rst_i ? 32'hxxxxxxxx : _1709_;
  assign _1710_ = _1582_ ? \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_r  : 3'hx;
  assign _1711_ = _1580_ ? 3'hx : _1710_;
  assign _1456_ = rst_i ? 3'hx : _1711_;
  assign _1712_ = _1614_ ? \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_r  : \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q ;
  assign _1713_ = _1582_ ? \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_r  : _1712_;
  assign _1714_ = _1580_ ? \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_r  : _1713_;
  assign _1459_ = rst_i ? 3'h0 : _1714_;
  assign _1540_ = _1583_ ? _1715_[2:0] : \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q ;
  assign _1531_ = _1582_ ? _1575_[2:0] : _1540_;
  assign _1522_ = _1581_ ? _0236_[2:0] : _1531_;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_r  = _1580_ ? _0233_[2:0] : _1522_;
  assign _1460_ = rst_i ? 3'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_real_r ;
  assign _1523_ = _1581_ ? _0236_[2:0] : \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_real_q ;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_real_r  = _1580_ ? _0233_[2:0] : _1523_;
  assign _0236_[2:0] = \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_real_q  - 1'h1;
  assign _1715_[2:0] = \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q  - 1'h1;
  assign _1716_ = _1616_ - 1'h1;
  assign _1717_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r  ? _1663_ : \u_frontend.u_fetch.icache_pc_w ;
  assign \u_frontend.u_fetch.next_pc_f_i  = \u_frontend.u_npc.BRANCH_PREDICTION.ras_ret_pred_w  ? \u_frontend.u_npc.BRANCH_PREDICTION.ras_pc_pred_w  : _1718_;
  assign _1718_ = _1664_ ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_next_pc_r  : _1579_;
  assign \u_frontend.u_fetch.next_taken_f_i  = _1584_ ? { \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r , _1719_[0] } : 2'h0;
  assign _1719_[0] = \u_frontend.u_fetch.icache_pc_w [2] ? 1'h0 : _1662_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.lfsr_q  <= _1720_;
  assign _1721_ = \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.lfsr_q [0] ? _1723_ : { 1'h0, \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.lfsr_q [15:1] };
  assign _1722_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_miss_r  ? _1721_ : \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.lfsr_q ;
  assign _1720_ = rst_i ? 16'h0001 : _1722_;
  assign _1723_ = \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.lfsr_q [15:1] ^ 16'hb400;
  assign _1771_ = \u_issue.pc_x_q  + 4'h8;
  assign _1772_ = \u_issue.pc_x_q  + 3'h4;
  assign _1773_ = 1'h0 & _1856_;
  assign _1774_ = _1731_ & _1857_;
  assign _1775_ = _1753_ & _1858_;
  assign _1776_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [6] & \u_exec1.branch_taken_q ;
  assign _1777_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [6] & \u_exec0.branch_taken_q ;
  assign _1778_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [6] & \u_exec1.branch_ntaken_q ;
  assign _1779_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [6] & \u_exec0.branch_ntaken_q ;
  assign _1780_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [6] & \u_exec1.branch_call_q ;
  assign _1781_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [6] & \u_exec0.branch_call_q ;
  assign _1782_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [6] & \u_exec1.branch_ret_q ;
  assign _1783_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [6] & \u_exec0.branch_ret_q ;
  assign _1784_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [6] & \u_exec1.branch_jmp_q ;
  assign _1785_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [6] & \u_exec0.branch_jmp_q ;
  assign _1786_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [6] & \u_issue.branch_exec1_request_i ;
  assign \u_lsu.opcode_valid_i  = _1893_ & _1859_;
  assign \u_issue.dual_issue_w  = \u_exec1.opcode_valid_i  & _1859_;
  assign _1787_ = \u_div.opcode_valid_i  & _1860_;
  assign \u_issue.single_issue_w  = _1787_ & _1859_;
  assign _1788_ = \u_issue.slot0_valid_r  & \u_div.opcode_valid_i ;
  assign \u_frontend.u_decode.genblk1.u_fifo.pop0_i  = _1869_ & _1859_;
  assign _1789_ = \u_issue.slot1_valid_r  & \u_div.opcode_valid_i ;
  assign \u_frontend.u_decode.genblk1.u_fifo.pop1_i  = _1870_ & _1859_;
  assign \u_csr.opcode_valid_i  = \u_div.opcode_valid_i  & _1859_;
  assign _1790_ = { \u_issue.fetch0_pc_i [31:3], 1'h0 } == \u_issue.pc_x_q [31:2];
  assign _1791_ = { \u_issue.fetch0_pc_i [31:3], 1'h1 } == \u_issue.pc_x_q [31:2];
  assign _1792_ = \u_issue.pipe0_rd_wb_w  == \u_csr.opcode_opcode_i [19:15];
  assign _1793_ = \u_issue.pipe0_rd_wb_w  == \u_csr.opcode_opcode_i [24:20];
  assign _1794_ = \u_issue.pipe1_rd_wb_w  == \u_csr.opcode_opcode_i [19:15];
  assign _1795_ = \u_issue.pipe1_rd_wb_w  == \u_csr.opcode_opcode_i [24:20];
  assign _1796_ = \u_issue.pipe0_rd_e2_w  == \u_csr.opcode_opcode_i [19:15];
  assign _1797_ = \u_issue.pipe0_rd_e2_w  == \u_csr.opcode_opcode_i [24:20];
  assign _1798_ = \u_issue.pipe1_rd_e2_w  == \u_csr.opcode_opcode_i [19:15];
  assign _1799_ = \u_issue.pipe1_rd_e2_w  == \u_csr.opcode_opcode_i [24:20];
  assign _1800_ = \u_issue.pipe0_rd_e1_w  == \u_csr.opcode_opcode_i [19:15];
  assign _1801_ = \u_issue.pipe0_rd_e1_w  == \u_csr.opcode_opcode_i [24:20];
  assign _1802_ = \u_issue.pipe1_rd_e1_w  == \u_csr.opcode_opcode_i [19:15];
  assign _1803_ = \u_issue.pipe1_rd_e1_w  == \u_csr.opcode_opcode_i [24:20];
  assign _1804_ = ! \u_csr.opcode_opcode_i [19:15];
  assign _1805_ = ! \u_csr.opcode_opcode_i [24:20];
  assign _1806_ = \u_issue.pipe0_rd_wb_w  == \u_exec1.opcode_opcode_i [19:15];
  assign _1807_ = \u_issue.pipe0_rd_wb_w  == \u_exec1.opcode_opcode_i [24:20];
  assign _1808_ = \u_issue.pipe1_rd_wb_w  == \u_exec1.opcode_opcode_i [19:15];
  assign _1809_ = \u_issue.pipe1_rd_wb_w  == \u_exec1.opcode_opcode_i [24:20];
  assign _1810_ = \u_issue.pipe0_rd_e2_w  == \u_exec1.opcode_opcode_i [19:15];
  assign _1811_ = \u_issue.pipe0_rd_e2_w  == \u_exec1.opcode_opcode_i [24:20];
  assign _1812_ = \u_issue.pipe1_rd_e2_w  == \u_exec1.opcode_opcode_i [19:15];
  assign _1813_ = \u_issue.pipe1_rd_e2_w  == \u_exec1.opcode_opcode_i [24:20];
  assign _1814_ = \u_issue.pipe0_rd_e1_w  == \u_exec1.opcode_opcode_i [19:15];
  assign _1815_ = \u_issue.pipe0_rd_e1_w  == \u_exec1.opcode_opcode_i [24:20];
  assign _1816_ = \u_issue.pipe1_rd_e1_w  == \u_exec1.opcode_opcode_i [19:15];
  assign _1817_ = \u_issue.pipe1_rd_e1_w  == \u_exec1.opcode_opcode_i [24:20];
  assign _1818_ = ! \u_exec1.opcode_opcode_i [19:15];
  assign _1819_ = ! \u_exec1.opcode_opcode_i [24:20];
  assign _1820_ = \u_frontend.u_decode.genblk1.u_dec0.valid_i  && _1790_;
  assign _1821_ = \u_frontend.u_decode.genblk1.u_dec1.valid_i  && _1791_;
  assign _1822_ = \u_div.opcode_valid_i  && \u_issue.issue_a_div_w ;
  assign _1823_ = \u_csr.opcode_valid_i  && \u_issue.issue_a_csr_w ;
  assign _1824_ = \u_issue.pipe1_ok_w  && _1841_;
  assign \u_issue.dual_issue_ok_w  = _1824_ && _1859_;
  assign _1825_ = _1867_ && \u_issue.fetch1_instr_exec_i ;
  assign _1826_ = _1867_ && \u_issue.fetch1_instr_branch_i ;
  assign _1827_ = _1868_ && \u_issue.fetch1_instr_lsu_i ;
  assign _1828_ = _1866_ && \u_issue.fetch1_instr_mul_i ;
  assign _1829_ = _1846_ && _1848_;
  assign _1830_ = \u_issue.opcode_a_valid_r  && _1835_;
  assign _1831_ = \u_issue.u_pipe0_ctrl.issue_rd_valid_i  && _1883_;
  assign _1832_ = \u_issue.dual_issue_ok_w  && \u_issue.opcode_b_valid_r ;
  assign _1833_ = _1832_ && \u_div.opcode_valid_i ;
  assign _1834_ = _1833_ && _1836_;
  assign \u_csr.opcode_invalid_i  = \u_div.opcode_valid_i  && \u_issue.issue_a_invalid_w ;
  assign _1835_ = ! _1853_;
  assign _1836_ = ! _1855_;
  assign _1837_ = \u_csr.branch_q  || \u_issue.squash_w ;
  assign _1838_ = \u_frontend.u_decode.genblk1.u_dec0.valid_i  || \u_frontend.u_decode.genblk1.u_dec1.valid_i ;
  assign \u_issue.squash_w  = \u_issue.pipe0_squash_e1_e2_w  || \u_issue.pipe1_squash_e1_e2_w ;
  assign _1839_ = _1825_ || _1826_;
  assign _1840_ = _1839_ || _1827_;
  assign _1841_ = _1840_ || _1828_;
  assign _1842_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [1] || \u_issue.u_pipe0_ctrl.ctrl_e1_q [5];
  assign _1843_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [1] || \u_issue.u_pipe1_ctrl.ctrl_e1_q [5];
  assign _1844_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [1] || \u_issue.u_pipe0_ctrl.ctrl_e1_q [2];
  assign _1845_ = _1844_ || \u_issue.u_pipe1_ctrl.ctrl_e1_q [1];
  assign _1846_ = _1845_ || \u_issue.u_pipe1_ctrl.ctrl_e1_q [2];
  assign _1847_ = \u_issue.issue_a_mul_w  || \u_issue.issue_a_div_w ;
  assign _1848_ = _1847_ || \u_issue.issue_a_csr_w ;
  assign _1849_ = \u_issue.lsu_stall_i  || \u_issue.stall_w ;
  assign _1850_ = _1849_ || \u_issue.div_pending_q ;
  assign _1851_ = _1850_ || \u_issue.csr_pending_q ;
  assign _1852_ = _1884_ || _1885_;
  assign _1853_ = _1852_ || _1886_;
  assign _1854_ = _1887_ || _1888_;
  assign _1855_ = _1854_ || _1889_;
  assign \u_csr.interrupt_inhibit_i  = \u_issue.csr_pending_q  || \u_issue.issue_a_csr_w ;
  assign _1856_ = ~ _1890_;
  assign _1857_ = ~ _1891_;
  assign _1858_ = ~ _1892_;
  assign _1859_ = ~ \u_csr.take_interrupt_q ;
  assign _1860_ = ~ \u_issue.dual_issue_w ;
  assign _1861_ = _1773_ | _1890_;
  assign _1862_ = _1774_ | _1891_;
  assign _1863_ = _1775_ | _1892_;
  assign \u_frontend.u_fetch.branch_request_i  = \u_csr.branch_q  | \u_frontend.u_npc.branch_request_i ;
  assign \u_csr.u_csrfile.exception_i  = \u_issue.u_pipe0_ctrl.exception_wb_q  | \u_issue.u_pipe1_ctrl.exception_wb_q ;
  assign \u_frontend.u_npc.branch_is_taken_i  = _1776_ | _1777_;
  assign \u_frontend.u_npc.branch_is_not_taken_i  = _1778_ | _1779_;
  assign \u_frontend.u_npc.branch_is_call_i  = _1780_ | _1781_;
  assign \u_frontend.u_npc.branch_is_ret_i  = _1782_ | _1783_;
  assign \u_frontend.u_npc.branch_is_jmp_i  = _1784_ | _1785_;
  assign _1864_ = \u_issue.fetch1_instr_exec_i  | \u_issue.fetch1_instr_branch_i ;
  assign _1865_ = _1864_ | \u_issue.fetch1_instr_lsu_i ;
  assign \u_issue.pipe1_ok_w  = _1865_ | \u_issue.fetch1_instr_mul_i ;
  assign _1866_ = \u_issue.issue_a_exec_w  | \u_issue.issue_a_lsu_w ;
  assign _1867_ = _1866_ | \u_issue.issue_a_mul_w ;
  assign _1868_ = \u_issue.issue_a_exec_w  | \u_issue.issue_a_mul_w ;
  assign _1869_ = _1788_ | \u_issue.slot1_valid_r ;
  assign _1870_ = _1789_ | \u_exec1.opcode_valid_i ;
  assign \u_issue.stall_w  = \u_issue.pipe0_stall_raw_w  | \u_issue.pipe1_stall_raw_w ;
  always @(posedge clk_i)
    \u_issue.csr_pending_q  <= _1724_;
  always @(posedge clk_i)
    \u_issue.div_pending_q  <= _1725_;
  always @(posedge clk_i)
    \u_issue.pc_x_q  <= _1726_;
  assign \u_exec1.opcode_rb_operand_i  = _1819_ ? 32'h00000000 : _1769_;
  assign \u_exec1.opcode_ra_operand_i  = _1818_ ? 32'h00000000 : _1768_;
  assign _1769_ = _1817_ ? \u_exec1.result_q  : _1764_;
  assign _1768_ = _1816_ ? \u_exec1.result_q  : _1763_;
  assign _1764_ = _1815_ ? \u_exec0.result_q  : _1758_;
  assign _1763_ = _1814_ ? \u_exec0.result_q  : _1757_;
  assign _1758_ = _1813_ ? \u_issue.pipe1_result_e2_w  : _1751_;
  assign _1757_ = _1812_ ? \u_issue.pipe1_result_e2_w  : _1750_;
  assign _1751_ = _1811_ ? \u_issue.pipe0_result_e2_w  : _1735_;
  assign _1750_ = _1810_ ? \u_issue.pipe0_result_e2_w  : _1734_;
  assign _1735_ = _1809_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : _1730_;
  assign _1734_ = _1808_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : _1729_;
  assign _1730_ = _1807_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : \u_issue.issue_b_rb_value_w ;
  assign _1729_ = _1806_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : \u_issue.issue_b_ra_value_w ;
  assign \u_div.opcode_rb_operand_i  = _1805_ ? 32'h00000000 : _1767_;
  assign \u_csr.opcode_ra_operand_i  = _1804_ ? 32'h00000000 : _1766_;
  assign _1767_ = _1803_ ? \u_exec1.result_q  : _1762_;
  assign _1766_ = _1802_ ? \u_exec1.result_q  : _1761_;
  assign _1762_ = _1801_ ? \u_exec0.result_q  : _1756_;
  assign _1761_ = _1800_ ? \u_exec0.result_q  : _1755_;
  assign _1756_ = _1799_ ? \u_issue.pipe1_result_e2_w  : _1749_;
  assign _1755_ = _1798_ ? \u_issue.pipe1_result_e2_w  : _1748_;
  assign _1749_ = _1797_ ? \u_issue.pipe0_result_e2_w  : _1733_;
  assign _1748_ = _1796_ ? \u_issue.pipe0_result_e2_w  : _1732_;
  assign _1733_ = _1795_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : _1728_;
  assign _1732_ = _1794_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : _1727_;
  assign _1728_ = _1793_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : \u_issue.issue_a_rb_value_w ;
  assign _1727_ = _1792_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : \u_issue.issue_a_ra_value_w ;
  assign _1744_ = _1834_ ? \u_issue.fetch1_instr_mul_i  : 1'h0;
  assign _1743_ = _1834_ ? \u_issue.fetch1_instr_lsu_i  : 1'h0;
  assign _1742_ = _1834_ ? 1'h1 : 1'h0;
  assign \u_issue.pipe1_mux_mul_r  = _1851_ ? 1'h0 : _1744_;
  assign \u_issue.pipe1_mux_lsu_r  = _1851_ ? 1'h0 : _1743_;
  assign \u_exec1.opcode_valid_i  = _1851_ ? 1'h0 : _1742_;
  assign _1770_ = _1831_ ? _1863_ : _1753_;
  assign _1765_ = _1830_ ? _1770_ : _1753_;
  assign _1737_ = _1830_ ? 1'h1 : 1'h0;
  assign _1760_ = _1851_ ? _1753_ : _1765_;
  assign \u_div.opcode_valid_i  = _1851_ ? 1'h0 : _1737_;
  assign _1753_ = _1829_ ? 32'hffffffff : _1745_;
  assign _1745_ = _1843_ ? _1862_ : _1731_;
  assign _1731_ = _1842_ ? _1861_ : 32'h00000000;
  assign _1871_ = \u_issue.pipe0_csr_wb_w  ? 1'h0 : \u_issue.csr_pending_q ;
  assign _1872_ = _1823_ ? 1'h1 : _1871_;
  assign _1873_ = \u_issue.squash_w  ? 1'h0 : _1872_;
  assign _1724_ = rst_i ? 1'h0 : _1873_;
  assign _1874_ = \u_div.valid_q  ? 1'h0 : \u_issue.div_pending_q ;
  assign _1875_ = _1822_ ? 1'h1 : _1874_;
  assign _1876_ = \u_issue.squash_w  ? 1'h0 : _1875_;
  assign _1725_ = rst_i ? 1'h0 : _1876_;
  assign _1738_ = \u_issue.slot1_valid_r  ? \u_frontend.u_decode.genblk1.u_fifo.info1_out_o  : 2'h0;
  assign _1739_ = \u_issue.slot1_valid_r  ? { \u_issue.fetch0_pc_i [31:3], 3'h4 } : 32'h00000000;
  assign _1740_ = \u_issue.slot1_valid_r  ? \u_frontend.u_decode.genblk1.u_dec1.opcode_i  : 32'h00000000;
  assign _1741_ = \u_issue.slot1_valid_r  ? 1'h1 : 1'h0;
  assign \u_issue.opcode_b_fault_r  = \u_issue.slot0_valid_r  ? \u_frontend.u_decode.genblk1.u_fifo.info1_out_o  : 2'h0;
  assign \u_exec1.opcode_pc_i  = \u_issue.slot0_valid_r  ? { \u_issue.fetch0_pc_i [31:3], 3'h4 } : 32'h00000000;
  assign \u_exec1.opcode_opcode_i  = \u_issue.slot0_valid_r  ? \u_frontend.u_decode.genblk1.u_dec1.opcode_i  : 32'h00000000;
  assign \u_issue.opcode_a_fault_r  = \u_issue.slot0_valid_r  ? \u_frontend.u_decode.genblk1.u_fifo.info0_out_o  : _1738_;
  assign \u_exec0.opcode_pc_i  = \u_issue.slot0_valid_r  ? { \u_issue.fetch0_pc_i [31:3], 3'h0 } : _1739_;
  assign \u_csr.opcode_opcode_i  = \u_issue.slot0_valid_r  ? \u_frontend.u_decode.genblk1.u_dec0.opcode_i  : _1740_;
  assign \u_issue.opcode_b_valid_r  = \u_issue.slot0_valid_r  ? \u_frontend.u_decode.genblk1.u_dec1.valid_i  : 1'h0;
  assign \u_issue.opcode_a_valid_r  = \u_issue.slot0_valid_r  ? 1'h1 : _1741_;
  assign _1759_ = _1838_ ? 1'h1 : 1'h0;
  assign _1754_ = _1821_ ? 1'h1 : 1'h0;
  assign _1752_ = _1821_ ? 1'h0 : _1759_;
  assign _1746_ = _1820_ ? 1'h1 : 1'h0;
  assign _1747_ = _1820_ ? 1'h0 : _1754_;
  assign _1736_ = _1820_ ? 1'h0 : _1752_;
  assign \u_issue.slot1_valid_r  = _1837_ ? 1'h0 : _1747_;
  assign \u_issue.slot0_valid_r  = _1837_ ? 1'h0 : _1746_;
  assign \u_frontend.u_npc.branch_request_i  = _1837_ ? 1'h0 : _1736_;
  assign _1877_ = \u_issue.single_issue_w  ? _1772_ : \u_issue.pc_x_q ;
  assign _1878_ = \u_issue.dual_issue_w  ? _1771_ : _1877_;
  assign _1879_ = \u_issue.u_pipe0_ctrl.issue_branch_taken_i  ? \u_exec0.branch_target_r  : _1878_;
  assign _1880_ = \u_issue.u_pipe1_ctrl.issue_branch_taken_i  ? \u_exec1.branch_target_r  : _1879_;
  assign _1881_ = \u_csr.branch_q  ? \u_csr.branch_target_q  : _1880_;
  assign _1726_ = rst_i ? 32'h00000000 : _1881_;
  assign _1882_ = | \u_issue.u_pipe0_ctrl.exception_wb_q ;
  assign _1883_ = | \u_csr.opcode_opcode_i [11:7];
  wire [31:0] _8761_ = _1753_;
  assign _1884_ = _8761_[\u_csr.opcode_opcode_i [19:15] +: 1];
  wire [31:0] _8762_ = _1753_;
  assign _1885_ = _8762_[\u_csr.opcode_opcode_i [24:20] +: 1];
  wire [31:0] _8763_ = _1753_;
  assign _1886_ = _8763_[\u_csr.opcode_opcode_i [11:7] +: 1];
  wire [31:0] _8764_ = _1760_;
  assign _1887_ = _8764_[\u_exec1.opcode_opcode_i [19:15] +: 1];
  wire [31:0] _8765_ = _1760_;
  assign _1888_ = _8765_[\u_exec1.opcode_opcode_i [24:20] +: 1];
  wire [31:0] _8766_ = _1760_;
  assign _1889_ = _8766_[\u_exec1.opcode_opcode_i [11:7] +: 1];
  assign _1890_ = 1'h1 << \u_issue.pipe0_rd_e1_w ;
  assign _1891_ = 1'h1 << \u_issue.pipe1_rd_e1_w ;
  assign _1892_ = 1'h1 << \u_csr.opcode_opcode_i [11:7];
  assign \u_frontend.u_fetch.branch_pc_i  = \u_csr.branch_q  ? \u_csr.branch_target_q  : \u_issue.pc_x_q ;
  assign \u_issue.u_pipe0_ctrl.issue_rd_valid_i  = \u_issue.slot0_valid_r  ? \u_issue.fetch0_instr_rd_valid_i  : \u_issue.fetch1_instr_rd_valid_i ;
  assign \u_issue.issue_a_exec_w  = \u_issue.slot0_valid_r  ? \u_issue.fetch0_instr_exec_i  : \u_issue.fetch1_instr_exec_i ;
  assign \u_issue.issue_a_lsu_w  = \u_issue.slot0_valid_r  ? \u_issue.fetch0_instr_lsu_i  : \u_issue.fetch1_instr_lsu_i ;
  assign \u_issue.u_pipe0_ctrl.issue_branch_i  = \u_issue.slot0_valid_r  ? \u_issue.fetch0_instr_branch_i  : \u_issue.fetch1_instr_branch_i ;
  assign \u_issue.issue_a_mul_w  = \u_issue.slot0_valid_r  ? \u_issue.fetch0_instr_mul_i  : \u_issue.fetch1_instr_mul_i ;
  assign \u_issue.issue_a_div_w  = \u_issue.slot0_valid_r  ? \u_issue.fetch0_instr_div_i  : \u_issue.fetch1_instr_div_i ;
  assign \u_issue.issue_a_csr_w  = \u_issue.slot0_valid_r  ? \u_issue.fetch0_instr_csr_i  : \u_issue.fetch1_instr_csr_i ;
  assign \u_issue.issue_a_invalid_w  = \u_issue.slot0_valid_r  ? \u_frontend.u_decode.genblk1.u_dec0.invalid_w  : \u_frontend.u_decode.genblk1.u_dec1.invalid_w ;
  assign \u_issue.u_pipe0_ctrl.issue_exception_i  = \u_issue.opcode_a_fault_r [0] ? 6'h11 : { 1'h0, _0237_[4:0] };
  assign _0237_[4:0] = \u_issue.opcode_a_fault_r [1] ? 5'h1c : 5'h00;
  assign \u_issue.u_pipe1_ctrl.issue_exception_i  = \u_issue.opcode_b_fault_r [0] ? 6'h11 : { 1'h0, _0238_[4:0] };
  assign _0238_[4:0] = \u_issue.opcode_b_fault_r [1] ? 5'h1c : 5'h00;
  assign \u_csr.u_csrfile.exception_pc_i  = _1882_ ? \u_issue.u_pipe0_ctrl.pc_wb_q  : \u_issue.u_pipe1_ctrl.pc_wb_q ;
  assign \u_csr.u_csrfile.exception_addr_i  = _1882_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : \u_issue.u_pipe1_ctrl.result_wb_q ;
  assign \u_frontend.u_npc.branch_source_i  = _1786_ ? \u_exec1.pc_m_q  : \u_exec0.pc_m_q ;
  assign \u_frontend.u_npc.branch_pc_i  = _1786_ ? \u_exec1.pc_x_q  : \u_exec0.pc_x_q ;
  assign _1893_ = \u_issue.pipe1_mux_lsu_r  ? \u_exec1.opcode_valid_i  : \u_div.opcode_valid_i ;
  assign \u_mul.opcode_valid_i  = \u_issue.pipe1_mux_mul_r  ? \u_exec1.opcode_valid_i  : \u_div.opcode_valid_i ;
  assign \u_lsu.opcode_opcode_i  = \u_issue.pipe1_mux_lsu_r  ? \u_exec1.opcode_opcode_i  : \u_csr.opcode_opcode_i ;
  assign \u_lsu.opcode_ra_operand_i  = \u_issue.pipe1_mux_lsu_r  ? \u_exec1.opcode_ra_operand_i  : \u_csr.opcode_ra_operand_i ;
  assign \u_lsu.opcode_rb_operand_i  = \u_issue.pipe1_mux_lsu_r  ? \u_exec1.opcode_rb_operand_i  : \u_div.opcode_rb_operand_i ;
  assign \u_mul.opcode_opcode_i  = \u_issue.pipe1_mux_mul_r  ? \u_exec1.opcode_opcode_i  : \u_csr.opcode_opcode_i ;
  assign \u_mul.opcode_ra_operand_i  = \u_issue.pipe1_mux_mul_r  ? \u_exec1.opcode_ra_operand_i  : \u_csr.opcode_ra_operand_i ;
  assign \u_mul.opcode_rb_operand_i  = \u_issue.pipe1_mux_mul_r  ? \u_exec1.opcode_rb_operand_i  : \u_div.opcode_rb_operand_i ;
  assign _1917_ = \u_issue.issue_a_lsu_w  & \u_issue.u_pipe0_ctrl.issue_rd_valid_i ;
  assign _1918_ = _1917_ & _1859_;
  assign _1919_ = \u_issue.issue_a_lsu_w  & _1944_;
  assign _1920_ = _1919_ & _1859_;
  assign _1921_ = \u_issue.issue_a_csr_w  & _1859_;
  assign _1922_ = \u_issue.issue_a_div_w  & _1859_;
  assign _1923_ = \u_issue.issue_a_mul_w  & _1859_;
  assign _1924_ = \u_issue.u_pipe0_ctrl.issue_branch_i  & _1859_;
  assign _1925_ = \u_issue.u_pipe0_ctrl.issue_rd_valid_i  & _1859_;
  assign \u_issue.pipe0_rd_e1_w  = { \u_issue.u_pipe0_ctrl.ctrl_e1_q [7], \u_issue.u_pipe0_ctrl.ctrl_e1_q [7], \u_issue.u_pipe0_ctrl.ctrl_e1_q [7], \u_issue.u_pipe0_ctrl.ctrl_e1_q [7], \u_issue.u_pipe0_ctrl.ctrl_e1_q [7] } & \u_issue.u_pipe0_ctrl.opcode_e1_q [11:7];
  assign \u_issue.u_pipe0_ctrl.valid_e2_w  = \u_issue.u_pipe0_ctrl.valid_e2_q  & _1945_;
  assign \u_issue.pipe0_rd_e2_w  = { _1932_, _1932_, _1932_, _1932_, _1932_ } & \u_issue.u_pipe0_ctrl.opcode_e2_q [11:7];
  assign _1926_ = _1952_ & _1948_;
  assign _0239_[9:0] = \u_issue.u_pipe0_ctrl.ctrl_e2_q  & 10'h37f;
  assign \u_issue.u_pipe0_ctrl.valid_wb_o  = \u_issue.u_pipe0_ctrl.valid_wb_q  & _1945_;
  assign \u_issue.pipe0_csr_wb_w  = \u_issue.u_pipe0_ctrl.ctrl_wb_q [3] & _1945_;
  assign \u_issue.pipe0_rd_wb_w  = { _1939_, _1939_, _1939_, _1939_, _1939_ } & \u_issue.u_pipe0_ctrl.opcode_wb_q [11:7];
  assign \u_issue.u_pipe0_ctrl.branch_misaligned_w  = \u_issue.u_pipe0_ctrl.issue_branch_taken_i  && _1941_;
  assign _1927_ = \u_div.opcode_valid_i  && _1942_;
  assign _1928_ = $signed(32'h00000001) && \u_issue.u_pipe0_ctrl.valid_e2_w ;
  assign _1929_ = _1928_ && _1940_;
  assign _1930_ = _1928_ && \u_issue.u_pipe0_ctrl.ctrl_e2_q [5];
  assign _1931_ = \u_issue.u_pipe0_ctrl.valid_e2_w  && \u_issue.u_pipe0_ctrl.ctrl_e2_q [7];
  assign _1932_ = _1931_ && _1946_;
  assign _1933_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [4] && _1947_;
  assign _1934_ = \u_issue.u_pipe0_ctrl.valid_e2_q  && _1940_;
  assign _1935_ = _1934_ && \u_issue.u_pipe0_ctrl.mem_complete_i ;
  assign _1936_ = \u_issue.u_pipe0_ctrl.valid_e2_w  && _1940_;
  assign _1937_ = \u_issue.u_pipe0_ctrl.valid_e2_w  && \u_issue.u_pipe0_ctrl.ctrl_e2_q [5];
  assign _1938_ = \u_issue.u_pipe0_ctrl.valid_wb_o  && \u_issue.u_pipe0_ctrl.ctrl_wb_q [7];
  assign _1939_ = _1938_ && _1946_;
  assign _1940_ = \u_issue.u_pipe0_ctrl.ctrl_e2_q [1] || \u_issue.u_pipe0_ctrl.ctrl_e2_q [2];
  assign \u_issue.pipe0_stall_raw_w  = _1933_ || _1926_;
  assign _1941_ = | \u_exec0.branch_target_r [1:0];
  assign _1942_ = ~ \u_issue.squash_w ;
  assign _1943_ = ~ _1951_;
  assign _1944_ = ~ \u_issue.u_pipe0_ctrl.issue_rd_valid_i ;
  assign _1945_ = ~ \u_issue.stall_w ;
  assign _1946_ = ~ \u_issue.pipe0_stall_raw_w ;
  assign _1947_ = ~ \u_div.valid_q ;
  assign _1948_ = ~ \u_issue.u_pipe0_ctrl.mem_complete_i ;
  assign _1949_ = \u_issue.issue_a_lsu_w  | \u_issue.issue_a_csr_w ;
  assign _1950_ = _1949_ | \u_issue.issue_a_div_w ;
  assign _1951_ = _1950_ | \u_issue.issue_a_mul_w ;
  assign _1952_ = \u_issue.u_pipe0_ctrl.ctrl_e2_q [1] | \u_issue.u_pipe0_ctrl.ctrl_e2_q [2];
  assign \u_issue.pipe0_squash_e1_e2_w  = \u_issue.u_pipe0_ctrl.squash_e1_e2_w  | \u_issue.u_pipe0_ctrl.squash_e1_e2_q ;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.valid_wb_q  <= _1915_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.ctrl_wb_q  <= _1900_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.csr_wr_wb_q  <= _1897_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.csr_wdata_wb_q  <= _1895_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.result_wb_q  <= _1911_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.pc_wb_q  <= _1909_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.opcode_wb_q  <= _1906_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.exception_wb_q  <= _1903_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.squash_e1_e2_q  <= _1912_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.result_e2_q  <= _1910_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.valid_e2_q  <= _1914_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.ctrl_e2_q  <= _1899_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.csr_wr_e2_q  <= _1896_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.csr_wdata_e2_q  <= _1894_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.pc_e2_q  <= _1908_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.opcode_e2_q  <= _1905_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.exception_e2_q  <= _1902_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.exception_e1_q  <= _1901_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.valid_e1_q  <= _1913_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.ctrl_e1_q  <= _1898_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.pc_e1_q  <= _1907_;
  always @(posedge clk_i)
    \u_issue.u_pipe0_ctrl.opcode_e1_q  <= _1904_;
  assign _1900_ = rst_i ? 10'h000 : _2017_;
  assign _1953_ = _1955_ ? 1'h0 : \u_issue.u_pipe0_ctrl.valid_e2_q ;
  assign _1955_ = | _1954_;
  assign _1954_[0] = \u_issue.u_pipe0_ctrl.exception_e2_r  == 5'h14;
  assign _1954_[1] = \u_issue.u_pipe0_ctrl.exception_e2_r  == 5'h15;
  assign _1954_[2] = \u_issue.u_pipe0_ctrl.exception_e2_r  == 5'h16;
  assign _1954_[3] = \u_issue.u_pipe0_ctrl.exception_e2_r  == 5'h17;
  assign _1954_[4] = \u_issue.u_pipe0_ctrl.exception_e2_r  == 5'h1d;
  assign _1954_[5] = \u_issue.u_pipe0_ctrl.exception_e2_r  == 5'h1f;
  assign _1956_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.valid_wb_q  : _1953_;
  assign _1915_ = rst_i ? 1'h0 : _1956_;
  assign _1957_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.squash_e1_e2_q  : \u_issue.u_pipe0_ctrl.squash_e1_e2_w ;
  assign _1912_ = rst_i ? 1'h0 : _1957_;
  assign \u_issue.u_pipe0_ctrl.exception_e2_r  = _1935_ ? \u_issue.u_pipe0_ctrl.mem_exception_e2_i  : \u_issue.u_pipe0_ctrl.exception_e2_q ;
  assign _1916_ = _1930_ ? \u_mul.result_e2_q  : \u_issue.u_pipe0_ctrl.result_e2_q ;
  assign \u_issue.pipe0_result_e2_w  = _1929_ ? \u_issue.u_pipe0_ctrl.mem_result_e2_i  : _1916_;
  assign _1958_ = _1959_ ? \u_issue.u_pipe0_ctrl.exception_e1_q  : \u_csr.exception_e1_q ;
  assign _1960_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [8] ? 6'h20 : _1958_;
  assign _1961_ = \u_issue.squash_w  ? 6'h00 : _1960_;
  assign _1962_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.exception_e2_q  : _1961_;
  assign _1902_ = rst_i ? 6'h00 : _1962_;
  assign _1963_ = \u_issue.squash_w  ? 32'h00000000 : \u_issue.u_pipe0_ctrl.opcode_e1_q ;
  assign _1964_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.opcode_e2_q  : _1963_;
  assign _1905_ = rst_i ? 32'h00000000 : _1964_;
  assign _1965_ = \u_issue.squash_w  ? 32'h00000000 : \u_issue.u_pipe0_ctrl.pc_e1_q ;
  assign _1966_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.pc_e2_q  : _1965_;
  assign _1908_ = rst_i ? 32'h00000000 : _1966_;
  assign _1967_ = \u_issue.squash_w  ? 32'h00000000 : \u_csr.csr_wdata_e1_q ;
  assign _1968_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.csr_wdata_e2_q  : _1967_;
  assign _1894_ = rst_i ? 32'h00000000 : _1968_;
  assign _1969_ = \u_issue.squash_w  ? 1'h0 : \u_csr.rd_valid_e1_q ;
  assign _1970_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.csr_wr_e2_q  : _1969_;
  assign _1896_ = rst_i ? 1'h0 : _1970_;
  assign _1971_ = \u_issue.squash_w  ? 10'h000 : \u_issue.u_pipe0_ctrl.ctrl_e1_q ;
  assign _1972_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_e2_q  : _1971_;
  assign _1899_ = rst_i ? 10'h000 : _1972_;
  assign _1973_ = _1959_ ? 1'h0 : \u_issue.u_pipe0_ctrl.valid_e1_q ;
  assign _1974_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [8] ? \u_issue.u_pipe0_ctrl.valid_e1_q  : _1973_;
  assign _1975_ = \u_issue.squash_w  ? 1'h0 : _1974_;
  assign _1976_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.valid_e2_q  : _1975_;
  assign _1914_ = rst_i ? 1'h0 : _1976_;
  assign _1977_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [3] ? \u_csr.rd_result_e1_q  : \u_exec0.result_q ;
  assign _1978_ = \u_issue.u_pipe0_ctrl.ctrl_e1_q [4] ? \u_div.wb_result_q  : _1977_;
  assign _1979_ = \u_issue.squash_w  ? 32'h00000000 : _1978_;
  assign _1980_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.result_e2_q  : _1979_;
  assign _1910_ = rst_i ? 32'h00000000 : _1980_;
  assign _1981_ = _1927_ ? 1'h1 : 1'h0;
  assign _1982_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_e1_q [9] : _1981_;
  assign _1898_[9] = rst_i ? 1'h0 : _1982_;
  assign _1983_ = _1927_ ? _1925_ : 1'h0;
  assign _1984_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_e1_q [7] : _1983_;
  assign _1898_[7] = rst_i ? 1'h0 : _1984_;
  assign _1985_ = _1927_ ? _1924_ : 1'h0;
  assign _1986_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_e1_q [6] : _1985_;
  assign _1898_[6] = rst_i ? 1'h0 : _1986_;
  assign _1987_ = _1927_ ? _1923_ : 1'h0;
  assign _1988_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_e1_q [5] : _1987_;
  assign _1898_[5] = rst_i ? 1'h0 : _1988_;
  assign _1989_ = _1927_ ? _1922_ : 1'h0;
  assign _1990_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_e1_q [4] : _1989_;
  assign _1898_[4] = rst_i ? 1'h0 : _1990_;
  assign _1991_ = _1927_ ? _1921_ : 1'h0;
  assign _1992_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_e1_q [3] : _1991_;
  assign _1898_[3] = rst_i ? 1'h0 : _1992_;
  assign _1993_ = _1927_ ? _1920_ : 1'h0;
  assign _1994_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_e1_q [2] : _1993_;
  assign _1898_[2] = rst_i ? 1'h0 : _1994_;
  assign _1995_ = _1927_ ? _1918_ : 1'h0;
  assign _1996_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_e1_q [1] : _1995_;
  assign _1898_[1] = rst_i ? 1'h0 : _1996_;
  assign _1997_ = _1927_ ? _1943_ : 1'h0;
  assign _1998_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_e1_q [0] : _1997_;
  assign _1898_[0] = rst_i ? 1'h0 : _1998_;
  assign _1999_ = _1927_ ? \u_csr.take_interrupt_q  : 1'h0;
  assign _2000_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_e1_q [8] : _1999_;
  assign _1898_[8] = rst_i ? 1'h0 : _2000_;
  assign _2001_ = _1927_ ? \u_csr.opcode_opcode_i  : 32'h00000000;
  assign _2002_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.opcode_e1_q  : _2001_;
  assign _1904_ = rst_i ? 32'h00000000 : _2002_;
  assign _2003_ = _1927_ ? \u_exec0.opcode_pc_i  : 32'h00000000;
  assign _2004_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.pc_e1_q  : _2003_;
  assign _1907_ = rst_i ? 32'h00000000 : _2004_;
  assign _2005_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.valid_e1_q  : _1981_;
  assign _1913_ = rst_i ? 1'h0 : _2005_;
  assign _2006_ = _1927_ ? _2019_ : 6'h00;
  assign _2007_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.exception_e1_q  : _2006_;
  assign _1901_ = rst_i ? 6'h00 : _2007_;
  assign _2008_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.exception_wb_q  : \u_issue.u_pipe0_ctrl.exception_e2_r ;
  assign _1903_ = rst_i ? 6'h00 : _2008_;
  assign _2009_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.opcode_wb_q  : \u_issue.u_pipe0_ctrl.opcode_e2_q ;
  assign _1906_ = rst_i ? 32'h00000000 : _2009_;
  assign _2010_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.pc_wb_q  : \u_issue.u_pipe0_ctrl.pc_e2_q ;
  assign _1909_ = rst_i ? 32'h00000000 : _2010_;
  assign _2011_ = _1937_ ? \u_mul.result_e2_q  : \u_issue.u_pipe0_ctrl.result_e2_q ;
  assign _2012_ = _1936_ ? \u_issue.u_pipe0_ctrl.mem_result_e2_i  : _2011_;
  assign _2013_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2012_;
  assign _1911_ = rst_i ? 32'h00000000 : _2013_;
  assign _2014_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.csr_wdata_wb_q  : \u_issue.u_pipe0_ctrl.csr_wdata_e2_q ;
  assign _1895_ = rst_i ? 32'h00000000 : _2014_;
  assign _2015_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.csr_wr_wb_q  : \u_issue.u_pipe0_ctrl.csr_wr_e2_q ;
  assign _1897_ = rst_i ? 1'h0 : _2015_;
  assign _2016_ = \u_issue.u_pipe0_ctrl.squash_e1_e2_w  ? _0239_[9:0] : \u_issue.u_pipe0_ctrl.ctrl_e2_q ;
  assign _2017_ = \u_issue.stall_w  ? \u_issue.u_pipe0_ctrl.ctrl_wb_q  : _2016_;
  assign _2018_ = | \u_issue.u_pipe0_ctrl.issue_exception_i ;
  assign _1959_ = | \u_issue.u_pipe0_ctrl.exception_e1_q ;
  assign \u_issue.u_pipe0_ctrl.squash_e1_e2_w  = | \u_issue.u_pipe0_ctrl.exception_e2_r ;
  assign _2019_ = _2018_ ? \u_issue.u_pipe0_ctrl.issue_exception_i  : { 1'h0, _0240_[4:0] };
  assign _0240_[4:0] = \u_issue.u_pipe0_ctrl.branch_misaligned_w  ? 5'h10 : 5'h00;
  assign _2039_ = \u_issue.fetch1_instr_lsu_i  & \u_issue.fetch1_instr_rd_valid_i ;
  assign _2040_ = _2039_ & _1859_;
  assign _2041_ = \u_issue.fetch1_instr_lsu_i  & _2063_;
  assign _2042_ = _2041_ & _1859_;
  assign _2043_ = \u_issue.fetch1_instr_mul_i  & _1859_;
  assign _2044_ = \u_issue.fetch1_instr_branch_i  & _1859_;
  assign _2045_ = \u_issue.fetch1_instr_rd_valid_i  & _1859_;
  assign \u_issue.pipe1_rd_e1_w  = { \u_issue.u_pipe1_ctrl.ctrl_e1_q [7], \u_issue.u_pipe1_ctrl.ctrl_e1_q [7], \u_issue.u_pipe1_ctrl.ctrl_e1_q [7], \u_issue.u_pipe1_ctrl.ctrl_e1_q [7], \u_issue.u_pipe1_ctrl.ctrl_e1_q [7] } & \u_issue.u_pipe1_ctrl.opcode_e1_q [11:7];
  assign \u_issue.u_pipe1_ctrl.valid_e2_w  = \u_issue.u_pipe1_ctrl.valid_e2_q  & _1945_;
  assign \u_issue.pipe1_rd_e2_w  = { _2052_, _2052_, _2052_, _2052_, _2052_ } & \u_issue.u_pipe1_ctrl.opcode_e2_q [11:7];
  assign _2046_ = _2066_ & _1948_;
  assign _0241_[9:0] = \u_issue.u_pipe1_ctrl.ctrl_e2_q  & 10'h37f;
  assign \u_issue.u_pipe1_ctrl.valid_wb_o  = \u_issue.u_pipe1_ctrl.valid_wb_q  & _1945_;
  assign \u_issue.pipe1_rd_wb_w  = { _2059_, _2059_, _2059_, _2059_, _2059_ } & \u_issue.u_pipe1_ctrl.opcode_wb_q [11:7];
  assign \u_issue.u_pipe1_ctrl.branch_misaligned_w  = \u_issue.u_pipe1_ctrl.issue_branch_taken_i  && _2061_;
  assign _2047_ = \u_exec1.opcode_valid_i  && _1942_;
  assign _2048_ = $signed(32'h00000001) && \u_issue.u_pipe1_ctrl.valid_e2_w ;
  assign _2049_ = _2048_ && _2060_;
  assign _2050_ = _2048_ && \u_issue.u_pipe1_ctrl.ctrl_e2_q [5];
  assign _2051_ = \u_issue.u_pipe1_ctrl.valid_e2_w  && \u_issue.u_pipe1_ctrl.ctrl_e2_q [7];
  assign _2052_ = _2051_ && _2064_;
  assign _2053_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [4] && _1947_;
  assign _2054_ = \u_issue.u_pipe1_ctrl.valid_e2_q  && _2060_;
  assign _2055_ = _2054_ && \u_issue.u_pipe0_ctrl.mem_complete_i ;
  assign _2056_ = \u_issue.u_pipe1_ctrl.valid_e2_w  && _2060_;
  assign _2057_ = \u_issue.u_pipe1_ctrl.valid_e2_w  && \u_issue.u_pipe1_ctrl.ctrl_e2_q [5];
  assign _2058_ = \u_issue.u_pipe1_ctrl.valid_wb_o  && \u_issue.u_pipe1_ctrl.ctrl_wb_q [7];
  assign _2059_ = _2058_ && _2064_;
  assign _2060_ = \u_issue.u_pipe1_ctrl.ctrl_e2_q [1] || \u_issue.u_pipe1_ctrl.ctrl_e2_q [2];
  assign \u_issue.pipe1_stall_raw_w  = _2053_ || _2046_;
  assign _2061_ = | \u_exec1.branch_target_r [1:0];
  assign _2062_ = ~ _2065_;
  assign _2063_ = ~ \u_issue.fetch1_instr_rd_valid_i ;
  assign _2064_ = ~ \u_issue.pipe1_stall_raw_w ;
  assign _2065_ = \u_issue.fetch1_instr_lsu_i  | \u_issue.fetch1_instr_mul_i ;
  assign _2066_ = \u_issue.u_pipe1_ctrl.ctrl_e2_q [1] | \u_issue.u_pipe1_ctrl.ctrl_e2_q [2];
  assign \u_issue.pipe1_squash_e1_e2_w  = \u_issue.u_pipe1_ctrl.squash_e1_e2_w  | \u_issue.u_pipe1_ctrl.squash_e1_e2_q ;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.valid_wb_q  <= _2037_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.ctrl_wb_q  <= _2022_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.result_wb_q  <= _2033_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.pc_wb_q  <= _2031_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.opcode_wb_q  <= _2028_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.exception_wb_q  <= _2025_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.squash_e1_e2_q  <= _2034_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.result_e2_q  <= _2032_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.valid_e2_q  <= _2036_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.ctrl_e2_q  <= _2021_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.pc_e2_q  <= _2030_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.opcode_e2_q  <= _2027_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.exception_e2_q  <= _2024_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.exception_e1_q  <= _2023_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.valid_e1_q  <= _2035_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.ctrl_e1_q  <= _2020_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.pc_e1_q  <= _2029_;
  always @(posedge clk_i)
    \u_issue.u_pipe1_ctrl.opcode_e1_q  <= _2026_;
  assign _2022_ = rst_i ? 10'h000 : _2129_;
  assign _2067_ = _2069_ ? 1'h0 : \u_issue.u_pipe1_ctrl.valid_e2_q ;
  assign _2069_ = | _2068_;
  assign _2068_[0] = \u_issue.u_pipe1_ctrl.exception_e2_r  == 5'h14;
  assign _2068_[1] = \u_issue.u_pipe1_ctrl.exception_e2_r  == 5'h15;
  assign _2068_[2] = \u_issue.u_pipe1_ctrl.exception_e2_r  == 5'h16;
  assign _2068_[3] = \u_issue.u_pipe1_ctrl.exception_e2_r  == 5'h17;
  assign _2068_[4] = \u_issue.u_pipe1_ctrl.exception_e2_r  == 5'h1d;
  assign _2068_[5] = \u_issue.u_pipe1_ctrl.exception_e2_r  == 5'h1f;
  assign _2070_ = \u_issue.pipe0_squash_e1_e2_w  ? 1'h0 : _2067_;
  assign _2071_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.valid_wb_q  : _2070_;
  assign _2037_ = rst_i ? 1'h0 : _2071_;
  assign _2072_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.squash_e1_e2_q  : \u_issue.u_pipe1_ctrl.squash_e1_e2_w ;
  assign _2034_ = rst_i ? 1'h0 : _2072_;
  assign \u_issue.u_pipe1_ctrl.exception_e2_r  = _2055_ ? \u_issue.u_pipe0_ctrl.mem_exception_e2_i  : \u_issue.u_pipe1_ctrl.exception_e2_q ;
  assign _2038_ = _2050_ ? \u_mul.result_e2_q  : \u_issue.u_pipe1_ctrl.result_e2_q ;
  assign \u_issue.pipe1_result_e2_w  = _2049_ ? \u_issue.u_pipe0_ctrl.mem_result_e2_i  : _2038_;
  assign _2073_ = _2074_ ? \u_issue.u_pipe1_ctrl.exception_e1_q  : \u_csr.exception_e1_q ;
  assign _2075_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [8] ? 6'h20 : _2073_;
  assign _2076_ = \u_issue.squash_w  ? 6'h00 : _2075_;
  assign _2077_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.exception_e2_q  : _2076_;
  assign _2024_ = rst_i ? 6'h00 : _2077_;
  assign _2078_ = \u_issue.squash_w  ? 32'h00000000 : \u_issue.u_pipe1_ctrl.opcode_e1_q ;
  assign _2079_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.opcode_e2_q  : _2078_;
  assign _2027_ = rst_i ? 32'h00000000 : _2079_;
  assign _2080_ = \u_issue.squash_w  ? 32'h00000000 : \u_issue.u_pipe1_ctrl.pc_e1_q ;
  assign _2081_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.pc_e2_q  : _2080_;
  assign _2030_ = rst_i ? 32'h00000000 : _2081_;
  assign _2082_ = \u_issue.squash_w  ? 10'h000 : \u_issue.u_pipe1_ctrl.ctrl_e1_q ;
  assign _2083_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_e2_q  : _2082_;
  assign _2021_ = rst_i ? 10'h000 : _2083_;
  assign _2084_ = _2074_ ? 1'h0 : \u_issue.u_pipe1_ctrl.valid_e1_q ;
  assign _2085_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [8] ? \u_issue.u_pipe1_ctrl.valid_e1_q  : _2084_;
  assign _2086_ = \u_issue.squash_w  ? 1'h0 : _2085_;
  assign _2087_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.valid_e2_q  : _2086_;
  assign _2036_ = rst_i ? 1'h0 : _2087_;
  assign _2088_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [3] ? \u_csr.rd_result_e1_q  : \u_exec1.result_q ;
  assign _2089_ = \u_issue.u_pipe1_ctrl.ctrl_e1_q [4] ? \u_div.wb_result_q  : _2088_;
  assign _2090_ = \u_issue.squash_w  ? 32'h00000000 : _2089_;
  assign _2091_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.result_e2_q  : _2090_;
  assign _2032_ = rst_i ? 32'h00000000 : _2091_;
  assign _2092_ = _2047_ ? 1'h1 : 1'h0;
  assign _2093_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_e1_q [9] : _2092_;
  assign _2020_[9] = rst_i ? 1'h0 : _2093_;
  assign _2094_ = _2047_ ? _2045_ : 1'h0;
  assign _2095_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_e1_q [7] : _2094_;
  assign _2020_[7] = rst_i ? 1'h0 : _2095_;
  assign _2096_ = _2047_ ? _2044_ : 1'h0;
  assign _2097_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_e1_q [6] : _2096_;
  assign _2020_[6] = rst_i ? 1'h0 : _2097_;
  assign _2098_ = _2047_ ? _2043_ : 1'h0;
  assign _2099_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_e1_q [5] : _2098_;
  assign _2020_[5] = rst_i ? 1'h0 : _2099_;
  assign _2100_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_e1_q [4] : 1'h0;
  assign _2020_[4] = rst_i ? 1'h0 : _2100_;
  assign _2101_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_e1_q [3] : 1'h0;
  assign _2020_[3] = rst_i ? 1'h0 : _2101_;
  assign _2102_ = _2047_ ? _2042_ : 1'h0;
  assign _2103_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_e1_q [2] : _2102_;
  assign _2020_[2] = rst_i ? 1'h0 : _2103_;
  assign _2104_ = _2047_ ? _2040_ : 1'h0;
  assign _2105_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_e1_q [1] : _2104_;
  assign _2020_[1] = rst_i ? 1'h0 : _2105_;
  assign _2106_ = _2047_ ? _2062_ : 1'h0;
  assign _2107_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_e1_q [0] : _2106_;
  assign _2020_[0] = rst_i ? 1'h0 : _2107_;
  assign _2108_ = _2047_ ? \u_csr.take_interrupt_q  : 1'h0;
  assign _2109_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_e1_q [8] : _2108_;
  assign _2020_[8] = rst_i ? 1'h0 : _2109_;
  assign _2110_ = _2047_ ? \u_exec1.opcode_opcode_i  : 32'h00000000;
  assign _2111_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.opcode_e1_q  : _2110_;
  assign _2026_ = rst_i ? 32'h00000000 : _2111_;
  assign _2112_ = _2047_ ? \u_exec1.opcode_pc_i  : 32'h00000000;
  assign _2113_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.pc_e1_q  : _2112_;
  assign _2029_ = rst_i ? 32'h00000000 : _2113_;
  assign _2114_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.valid_e1_q  : _2092_;
  assign _2035_ = rst_i ? 1'h0 : _2114_;
  assign _2115_ = _2047_ ? _2131_ : 6'h00;
  assign _2116_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.exception_e1_q  : _2115_;
  assign _2023_ = rst_i ? 6'h00 : _2116_;
  assign _2117_ = \u_issue.pipe0_squash_e1_e2_w  ? 6'h00 : \u_issue.u_pipe1_ctrl.exception_e2_r ;
  assign _2118_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.exception_wb_q  : _2117_;
  assign _2025_ = rst_i ? 6'h00 : _2118_;
  assign _2119_ = \u_issue.pipe0_squash_e1_e2_w  ? 32'h00000000 : \u_issue.u_pipe1_ctrl.opcode_e2_q ;
  assign _2120_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.opcode_wb_q  : _2119_;
  assign _2028_ = rst_i ? 32'h00000000 : _2120_;
  assign _2121_ = \u_issue.pipe0_squash_e1_e2_w  ? 32'h00000000 : \u_issue.u_pipe1_ctrl.pc_e2_q ;
  assign _2122_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.pc_wb_q  : _2121_;
  assign _2031_ = rst_i ? 32'h00000000 : _2122_;
  assign _2123_ = _2057_ ? \u_mul.result_e2_q  : \u_issue.u_pipe1_ctrl.result_e2_q ;
  assign _2124_ = _2056_ ? \u_issue.u_pipe0_ctrl.mem_result_e2_i  : _2123_;
  assign _2125_ = \u_issue.pipe0_squash_e1_e2_w  ? 32'h00000000 : _2124_;
  assign _2126_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.result_wb_q  : _2125_;
  assign _2033_ = rst_i ? 32'h00000000 : _2126_;
  assign _2127_ = \u_issue.u_pipe1_ctrl.squash_e1_e2_w  ? _0241_[9:0] : \u_issue.u_pipe1_ctrl.ctrl_e2_q ;
  assign _2128_ = \u_issue.pipe0_squash_e1_e2_w  ? 10'h000 : _2127_;
  assign _2129_ = \u_issue.stall_w  ? \u_issue.u_pipe1_ctrl.ctrl_wb_q  : _2128_;
  assign _2130_ = | \u_issue.u_pipe1_ctrl.issue_exception_i ;
  assign _2074_ = | \u_issue.u_pipe1_ctrl.exception_e1_q ;
  assign \u_issue.u_pipe1_ctrl.squash_e1_e2_w  = | \u_issue.u_pipe1_ctrl.exception_e2_r ;
  assign _2131_ = _2130_ ? \u_issue.u_pipe1_ctrl.issue_exception_i  : { 1'h0, _0242_[4:0] };
  assign _0242_[4:0] = \u_issue.u_pipe1_ctrl.branch_misaligned_w  ? 5'h10 : 5'h00;
  assign _2163_ = \u_issue.pipe0_rd_wb_w  == 1'h1;
  assign _2164_ = \u_issue.pipe1_rd_wb_w  == 1'h1;
  assign _2165_ = \u_issue.pipe0_rd_wb_w  == 2'h2;
  assign _2166_ = \u_issue.pipe1_rd_wb_w  == 2'h2;
  assign _2167_ = \u_issue.pipe0_rd_wb_w  == 2'h3;
  assign _2168_ = \u_issue.pipe1_rd_wb_w  == 2'h3;
  assign _2169_ = \u_issue.pipe0_rd_wb_w  == 3'h4;
  assign _2170_ = \u_issue.pipe1_rd_wb_w  == 3'h4;
  assign _2171_ = \u_issue.pipe0_rd_wb_w  == 3'h5;
  assign _2172_ = \u_issue.pipe1_rd_wb_w  == 3'h5;
  assign _2173_ = \u_issue.pipe0_rd_wb_w  == 3'h6;
  assign _2174_ = \u_issue.pipe1_rd_wb_w  == 3'h6;
  assign _2175_ = \u_issue.pipe0_rd_wb_w  == 3'h7;
  assign _2176_ = \u_issue.pipe1_rd_wb_w  == 3'h7;
  assign _2177_ = \u_issue.pipe0_rd_wb_w  == 4'h8;
  assign _2178_ = \u_issue.pipe1_rd_wb_w  == 4'h8;
  assign _2179_ = \u_issue.pipe0_rd_wb_w  == 4'h9;
  assign _2180_ = \u_issue.pipe1_rd_wb_w  == 4'h9;
  assign _2181_ = \u_issue.pipe0_rd_wb_w  == 4'ha;
  assign _2182_ = \u_issue.pipe1_rd_wb_w  == 4'ha;
  assign _2183_ = \u_issue.pipe0_rd_wb_w  == 4'hb;
  assign _2184_ = \u_issue.pipe1_rd_wb_w  == 4'hb;
  assign _2185_ = \u_issue.pipe0_rd_wb_w  == 4'hc;
  assign _2186_ = \u_issue.pipe1_rd_wb_w  == 4'hc;
  assign _2187_ = \u_issue.pipe0_rd_wb_w  == 4'hd;
  assign _2188_ = \u_issue.pipe1_rd_wb_w  == 4'hd;
  assign _2189_ = \u_issue.pipe0_rd_wb_w  == 4'he;
  assign _2190_ = \u_issue.pipe1_rd_wb_w  == 4'he;
  assign _2191_ = \u_issue.pipe0_rd_wb_w  == 4'hf;
  assign _2192_ = \u_issue.pipe1_rd_wb_w  == 4'hf;
  assign _2193_ = \u_issue.pipe0_rd_wb_w  == 5'h10;
  assign _2194_ = \u_issue.pipe1_rd_wb_w  == 5'h10;
  assign _2195_ = \u_issue.pipe0_rd_wb_w  == 5'h11;
  assign _2196_ = \u_issue.pipe1_rd_wb_w  == 5'h11;
  assign _2197_ = \u_issue.pipe0_rd_wb_w  == 5'h12;
  assign _2198_ = \u_issue.pipe1_rd_wb_w  == 5'h12;
  assign _2199_ = \u_issue.pipe0_rd_wb_w  == 5'h13;
  assign _2200_ = \u_issue.pipe1_rd_wb_w  == 5'h13;
  assign _2201_ = \u_issue.pipe0_rd_wb_w  == 5'h14;
  assign _2202_ = \u_issue.pipe1_rd_wb_w  == 5'h14;
  assign _2203_ = \u_issue.pipe0_rd_wb_w  == 5'h15;
  assign _2204_ = \u_issue.pipe1_rd_wb_w  == 5'h15;
  assign _2205_ = \u_issue.pipe0_rd_wb_w  == 5'h16;
  assign _2206_ = \u_issue.pipe1_rd_wb_w  == 5'h16;
  assign _2207_ = \u_issue.pipe0_rd_wb_w  == 5'h17;
  assign _2208_ = \u_issue.pipe1_rd_wb_w  == 5'h17;
  assign _2209_ = \u_issue.pipe0_rd_wb_w  == 5'h18;
  assign _2210_ = \u_issue.pipe1_rd_wb_w  == 5'h18;
  assign _2211_ = \u_issue.pipe0_rd_wb_w  == 5'h19;
  assign _2212_ = \u_issue.pipe1_rd_wb_w  == 5'h19;
  assign _2213_ = \u_issue.pipe0_rd_wb_w  == 5'h1a;
  assign _2214_ = \u_issue.pipe1_rd_wb_w  == 5'h1a;
  assign _2215_ = \u_issue.pipe0_rd_wb_w  == 5'h1b;
  assign _2216_ = \u_issue.pipe1_rd_wb_w  == 5'h1b;
  assign _2217_ = \u_issue.pipe0_rd_wb_w  == 5'h1c;
  assign _2218_ = \u_issue.pipe1_rd_wb_w  == 5'h1c;
  assign _2219_ = \u_issue.pipe0_rd_wb_w  == 5'h1d;
  assign _2220_ = \u_issue.pipe1_rd_wb_w  == 5'h1d;
  assign _2221_ = \u_issue.pipe0_rd_wb_w  == 5'h1e;
  assign _2222_ = \u_issue.pipe1_rd_wb_w  == 5'h1e;
  assign _2223_ = \u_issue.pipe0_rd_wb_w  == 5'h1f;
  assign _2224_ = \u_issue.pipe1_rd_wb_w  == 5'h1f;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r1_q  <= _2142_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r2_q  <= _2153_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r3_q  <= _2156_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r4_q  <= _2157_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r5_q  <= _2158_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r6_q  <= _2159_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r7_q  <= _2160_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r8_q  <= _2161_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r9_q  <= _2162_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r10_q  <= _2132_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r11_q  <= _2133_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r12_q  <= _2134_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r13_q  <= _2135_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r14_q  <= _2136_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r15_q  <= _2137_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r16_q  <= _2138_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r17_q  <= _2139_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r18_q  <= _2140_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r19_q  <= _2141_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r20_q  <= _2143_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r21_q  <= _2144_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r22_q  <= _2145_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r23_q  <= _2146_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r24_q  <= _2147_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r25_q  <= _2148_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r26_q  <= _2149_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r27_q  <= _2150_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r28_q  <= _2151_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r29_q  <= _2152_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r30_q  <= _2154_;
  always @(posedge clk_i)
    \u_issue.u_regfile.genblk1.REGFILE.reg_r31_q  <= _2155_;
  function [31:0] _6666_;
    input [31:0] a;
    input [991:0] b;
    input [30:0] s;
    casez (s) // synopsys parallel_case
      31'b??????????????????????????????1:
        _6666_ = b[31:0];
      31'b?????????????????????????????1?:
        _6666_ = b[63:32];
      31'b????????????????????????????1??:
        _6666_ = b[95:64];
      31'b???????????????????????????1???:
        _6666_ = b[127:96];
      31'b??????????????????????????1????:
        _6666_ = b[159:128];
      31'b?????????????????????????1?????:
        _6666_ = b[191:160];
      31'b????????????????????????1??????:
        _6666_ = b[223:192];
      31'b???????????????????????1???????:
        _6666_ = b[255:224];
      31'b??????????????????????1????????:
        _6666_ = b[287:256];
      31'b?????????????????????1?????????:
        _6666_ = b[319:288];
      31'b????????????????????1??????????:
        _6666_ = b[351:320];
      31'b???????????????????1???????????:
        _6666_ = b[383:352];
      31'b??????????????????1????????????:
        _6666_ = b[415:384];
      31'b?????????????????1?????????????:
        _6666_ = b[447:416];
      31'b????????????????1??????????????:
        _6666_ = b[479:448];
      31'b???????????????1???????????????:
        _6666_ = b[511:480];
      31'b??????????????1????????????????:
        _6666_ = b[543:512];
      31'b?????????????1?????????????????:
        _6666_ = b[575:544];
      31'b????????????1??????????????????:
        _6666_ = b[607:576];
      31'b???????????1???????????????????:
        _6666_ = b[639:608];
      31'b??????????1????????????????????:
        _6666_ = b[671:640];
      31'b?????????1?????????????????????:
        _6666_ = b[703:672];
      31'b????????1??????????????????????:
        _6666_ = b[735:704];
      31'b???????1???????????????????????:
        _6666_ = b[767:736];
      31'b??????1????????????????????????:
        _6666_ = b[799:768];
      31'b?????1?????????????????????????:
        _6666_ = b[831:800];
      31'b????1??????????????????????????:
        _6666_ = b[863:832];
      31'b???1???????????????????????????:
        _6666_ = b[895:864];
      31'b??1????????????????????????????:
        _6666_ = b[927:896];
      31'b?1?????????????????????????????:
        _6666_ = b[959:928];
      31'b1??????????????????????????????:
        _6666_ = b[991:960];
      default:
        _6666_ = a;
    endcase
  endfunction
  assign \u_issue.issue_b_rb_value_w  = _6666_(32'h00000000, { \u_issue.u_regfile.genblk1.REGFILE.reg_r1_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r2_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r3_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r4_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r5_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r6_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r7_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r8_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r9_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r10_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r11_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r12_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r13_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r14_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r15_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r16_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r17_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r18_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r19_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r20_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r21_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r22_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r23_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r24_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r25_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r26_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r27_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r28_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r29_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r30_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r31_q  }, { _2255_, _2254_, _2253_, _2252_, _2251_, _2250_, _2249_, _2248_, _2247_, _2246_, _2245_, _2244_, _2243_, _2242_, _2241_, _2240_, _2239_, _2238_, _2237_, _2236_, _2235_, _2234_, _2233_, _2232_, _2231_, _2230_, _2229_, _2228_, _2227_, _2226_, _2225_ });
  assign _2225_ = \u_exec1.opcode_opcode_i [24:20] == 5'h1f;
  assign _2226_ = \u_exec1.opcode_opcode_i [24:20] == 5'h1e;
  assign _2227_ = \u_exec1.opcode_opcode_i [24:20] == 5'h1d;
  assign _2228_ = \u_exec1.opcode_opcode_i [24:20] == 5'h1c;
  assign _2229_ = \u_exec1.opcode_opcode_i [24:20] == 5'h1b;
  assign _2230_ = \u_exec1.opcode_opcode_i [24:20] == 5'h1a;
  assign _2231_ = \u_exec1.opcode_opcode_i [24:20] == 5'h19;
  assign _2232_ = \u_exec1.opcode_opcode_i [24:20] == 5'h18;
  assign _2233_ = \u_exec1.opcode_opcode_i [24:20] == 5'h17;
  assign _2234_ = \u_exec1.opcode_opcode_i [24:20] == 5'h16;
  assign _2235_ = \u_exec1.opcode_opcode_i [24:20] == 5'h15;
  assign _2236_ = \u_exec1.opcode_opcode_i [24:20] == 5'h14;
  assign _2237_ = \u_exec1.opcode_opcode_i [24:20] == 5'h13;
  assign _2238_ = \u_exec1.opcode_opcode_i [24:20] == 5'h12;
  assign _2239_ = \u_exec1.opcode_opcode_i [24:20] == 5'h11;
  assign _2240_ = \u_exec1.opcode_opcode_i [24:20] == 5'h10;
  assign _2241_ = \u_exec1.opcode_opcode_i [24:20] == 4'hf;
  assign _2242_ = \u_exec1.opcode_opcode_i [24:20] == 4'he;
  assign _2243_ = \u_exec1.opcode_opcode_i [24:20] == 4'hd;
  assign _2244_ = \u_exec1.opcode_opcode_i [24:20] == 4'hc;
  assign _2245_ = \u_exec1.opcode_opcode_i [24:20] == 4'hb;
  assign _2246_ = \u_exec1.opcode_opcode_i [24:20] == 4'ha;
  assign _2247_ = \u_exec1.opcode_opcode_i [24:20] == 4'h9;
  assign _2248_ = \u_exec1.opcode_opcode_i [24:20] == 4'h8;
  assign _2249_ = \u_exec1.opcode_opcode_i [24:20] == 3'h7;
  assign _2250_ = \u_exec1.opcode_opcode_i [24:20] == 3'h6;
  assign _2251_ = \u_exec1.opcode_opcode_i [24:20] == 3'h5;
  assign _2252_ = \u_exec1.opcode_opcode_i [24:20] == 3'h4;
  assign _2253_ = \u_exec1.opcode_opcode_i [24:20] == 2'h3;
  assign _2254_ = \u_exec1.opcode_opcode_i [24:20] == 2'h2;
  assign _2255_ = \u_exec1.opcode_opcode_i [24:20] == 1'h1;
  function [31:0] _6698_;
    input [31:0] a;
    input [991:0] b;
    input [30:0] s;
    casez (s) // synopsys parallel_case
      31'b??????????????????????????????1:
        _6698_ = b[31:0];
      31'b?????????????????????????????1?:
        _6698_ = b[63:32];
      31'b????????????????????????????1??:
        _6698_ = b[95:64];
      31'b???????????????????????????1???:
        _6698_ = b[127:96];
      31'b??????????????????????????1????:
        _6698_ = b[159:128];
      31'b?????????????????????????1?????:
        _6698_ = b[191:160];
      31'b????????????????????????1??????:
        _6698_ = b[223:192];
      31'b???????????????????????1???????:
        _6698_ = b[255:224];
      31'b??????????????????????1????????:
        _6698_ = b[287:256];
      31'b?????????????????????1?????????:
        _6698_ = b[319:288];
      31'b????????????????????1??????????:
        _6698_ = b[351:320];
      31'b???????????????????1???????????:
        _6698_ = b[383:352];
      31'b??????????????????1????????????:
        _6698_ = b[415:384];
      31'b?????????????????1?????????????:
        _6698_ = b[447:416];
      31'b????????????????1??????????????:
        _6698_ = b[479:448];
      31'b???????????????1???????????????:
        _6698_ = b[511:480];
      31'b??????????????1????????????????:
        _6698_ = b[543:512];
      31'b?????????????1?????????????????:
        _6698_ = b[575:544];
      31'b????????????1??????????????????:
        _6698_ = b[607:576];
      31'b???????????1???????????????????:
        _6698_ = b[639:608];
      31'b??????????1????????????????????:
        _6698_ = b[671:640];
      31'b?????????1?????????????????????:
        _6698_ = b[703:672];
      31'b????????1??????????????????????:
        _6698_ = b[735:704];
      31'b???????1???????????????????????:
        _6698_ = b[767:736];
      31'b??????1????????????????????????:
        _6698_ = b[799:768];
      31'b?????1?????????????????????????:
        _6698_ = b[831:800];
      31'b????1??????????????????????????:
        _6698_ = b[863:832];
      31'b???1???????????????????????????:
        _6698_ = b[895:864];
      31'b??1????????????????????????????:
        _6698_ = b[927:896];
      31'b?1?????????????????????????????:
        _6698_ = b[959:928];
      31'b1??????????????????????????????:
        _6698_ = b[991:960];
      default:
        _6698_ = a;
    endcase
  endfunction
  assign \u_issue.issue_b_ra_value_w  = _6698_(32'h00000000, { \u_issue.u_regfile.genblk1.REGFILE.reg_r1_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r2_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r3_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r4_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r5_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r6_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r7_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r8_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r9_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r10_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r11_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r12_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r13_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r14_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r15_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r16_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r17_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r18_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r19_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r20_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r21_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r22_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r23_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r24_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r25_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r26_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r27_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r28_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r29_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r30_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r31_q  }, { _0862_, _2285_, _2284_, _2283_, _2282_, _2281_, _2280_, _2279_, _2278_, _2277_, _2276_, _2275_, _2274_, _2273_, _2272_, _2271_, _2270_, _2269_, _2268_, _2267_, _2266_, _2265_, _2264_, _2263_, _2262_, _2261_, _2260_, _2259_, _2258_, _2257_, _2256_ });
  assign _2256_ = \u_exec1.opcode_opcode_i [19:15] == 5'h1f;
  assign _2257_ = \u_exec1.opcode_opcode_i [19:15] == 5'h1e;
  assign _2258_ = \u_exec1.opcode_opcode_i [19:15] == 5'h1d;
  assign _2259_ = \u_exec1.opcode_opcode_i [19:15] == 5'h1c;
  assign _2260_ = \u_exec1.opcode_opcode_i [19:15] == 5'h1b;
  assign _2261_ = \u_exec1.opcode_opcode_i [19:15] == 5'h1a;
  assign _2262_ = \u_exec1.opcode_opcode_i [19:15] == 5'h19;
  assign _2263_ = \u_exec1.opcode_opcode_i [19:15] == 5'h18;
  assign _2264_ = \u_exec1.opcode_opcode_i [19:15] == 5'h17;
  assign _2265_ = \u_exec1.opcode_opcode_i [19:15] == 5'h16;
  assign _2266_ = \u_exec1.opcode_opcode_i [19:15] == 5'h15;
  assign _2267_ = \u_exec1.opcode_opcode_i [19:15] == 5'h14;
  assign _2268_ = \u_exec1.opcode_opcode_i [19:15] == 5'h13;
  assign _2269_ = \u_exec1.opcode_opcode_i [19:15] == 5'h12;
  assign _2270_ = \u_exec1.opcode_opcode_i [19:15] == 5'h11;
  assign _2271_ = \u_exec1.opcode_opcode_i [19:15] == 5'h10;
  assign _2272_ = \u_exec1.opcode_opcode_i [19:15] == 4'hf;
  assign _2273_ = \u_exec1.opcode_opcode_i [19:15] == 4'he;
  assign _2274_ = \u_exec1.opcode_opcode_i [19:15] == 4'hd;
  assign _2275_ = \u_exec1.opcode_opcode_i [19:15] == 4'hc;
  assign _2276_ = \u_exec1.opcode_opcode_i [19:15] == 4'hb;
  assign _2277_ = \u_exec1.opcode_opcode_i [19:15] == 4'ha;
  assign _2278_ = \u_exec1.opcode_opcode_i [19:15] == 4'h9;
  assign _2279_ = \u_exec1.opcode_opcode_i [19:15] == 4'h8;
  assign _2280_ = \u_exec1.opcode_opcode_i [19:15] == 3'h7;
  assign _2281_ = \u_exec1.opcode_opcode_i [19:15] == 3'h6;
  assign _2282_ = \u_exec1.opcode_opcode_i [19:15] == 3'h5;
  assign _2283_ = \u_exec1.opcode_opcode_i [19:15] == 3'h4;
  assign _2284_ = \u_exec1.opcode_opcode_i [19:15] == 2'h3;
  assign _2285_ = \u_exec1.opcode_opcode_i [19:15] == 2'h2;
  function [31:0] _6729_;
    input [31:0] a;
    input [991:0] b;
    input [30:0] s;
    casez (s) // synopsys parallel_case
      31'b??????????????????????????????1:
        _6729_ = b[31:0];
      31'b?????????????????????????????1?:
        _6729_ = b[63:32];
      31'b????????????????????????????1??:
        _6729_ = b[95:64];
      31'b???????????????????????????1???:
        _6729_ = b[127:96];
      31'b??????????????????????????1????:
        _6729_ = b[159:128];
      31'b?????????????????????????1?????:
        _6729_ = b[191:160];
      31'b????????????????????????1??????:
        _6729_ = b[223:192];
      31'b???????????????????????1???????:
        _6729_ = b[255:224];
      31'b??????????????????????1????????:
        _6729_ = b[287:256];
      31'b?????????????????????1?????????:
        _6729_ = b[319:288];
      31'b????????????????????1??????????:
        _6729_ = b[351:320];
      31'b???????????????????1???????????:
        _6729_ = b[383:352];
      31'b??????????????????1????????????:
        _6729_ = b[415:384];
      31'b?????????????????1?????????????:
        _6729_ = b[447:416];
      31'b????????????????1??????????????:
        _6729_ = b[479:448];
      31'b???????????????1???????????????:
        _6729_ = b[511:480];
      31'b??????????????1????????????????:
        _6729_ = b[543:512];
      31'b?????????????1?????????????????:
        _6729_ = b[575:544];
      31'b????????????1??????????????????:
        _6729_ = b[607:576];
      31'b???????????1???????????????????:
        _6729_ = b[639:608];
      31'b??????????1????????????????????:
        _6729_ = b[671:640];
      31'b?????????1?????????????????????:
        _6729_ = b[703:672];
      31'b????????1??????????????????????:
        _6729_ = b[735:704];
      31'b???????1???????????????????????:
        _6729_ = b[767:736];
      31'b??????1????????????????????????:
        _6729_ = b[799:768];
      31'b?????1?????????????????????????:
        _6729_ = b[831:800];
      31'b????1??????????????????????????:
        _6729_ = b[863:832];
      31'b???1???????????????????????????:
        _6729_ = b[895:864];
      31'b??1????????????????????????????:
        _6729_ = b[927:896];
      31'b?1?????????????????????????????:
        _6729_ = b[959:928];
      31'b1??????????????????????????????:
        _6729_ = b[991:960];
      default:
        _6729_ = a;
    endcase
  endfunction
  assign \u_issue.issue_a_rb_value_w  = _6729_(32'h00000000, { \u_issue.u_regfile.genblk1.REGFILE.reg_r1_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r2_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r3_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r4_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r5_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r6_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r7_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r8_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r9_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r10_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r11_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r12_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r13_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r14_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r15_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r16_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r17_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r18_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r19_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r20_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r21_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r22_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r23_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r24_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r25_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r26_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r27_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r28_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r29_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r30_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r31_q  }, { _2316_, _2315_, _2314_, _2313_, _2312_, _2311_, _2310_, _2309_, _2308_, _2307_, _2306_, _2305_, _2304_, _2303_, _2302_, _2301_, _2300_, _2299_, _2298_, _2297_, _2296_, _2295_, _2294_, _2293_, _2292_, _2291_, _2290_, _2289_, _2288_, _2287_, _2286_ });
  assign _2286_ = \u_csr.opcode_opcode_i [24:20] == 5'h1f;
  assign _2287_ = \u_csr.opcode_opcode_i [24:20] == 5'h1e;
  assign _2288_ = \u_csr.opcode_opcode_i [24:20] == 5'h1d;
  assign _2289_ = \u_csr.opcode_opcode_i [24:20] == 5'h1c;
  assign _2290_ = \u_csr.opcode_opcode_i [24:20] == 5'h1b;
  assign _2291_ = \u_csr.opcode_opcode_i [24:20] == 5'h1a;
  assign _2292_ = \u_csr.opcode_opcode_i [24:20] == 5'h19;
  assign _2293_ = \u_csr.opcode_opcode_i [24:20] == 5'h18;
  assign _2294_ = \u_csr.opcode_opcode_i [24:20] == 5'h17;
  assign _2295_ = \u_csr.opcode_opcode_i [24:20] == 5'h16;
  assign _2296_ = \u_csr.opcode_opcode_i [24:20] == 5'h15;
  assign _2297_ = \u_csr.opcode_opcode_i [24:20] == 5'h14;
  assign _2298_ = \u_csr.opcode_opcode_i [24:20] == 5'h13;
  assign _2299_ = \u_csr.opcode_opcode_i [24:20] == 5'h12;
  assign _2300_ = \u_csr.opcode_opcode_i [24:20] == 5'h11;
  assign _2301_ = \u_csr.opcode_opcode_i [24:20] == 5'h10;
  assign _2302_ = \u_csr.opcode_opcode_i [24:20] == 4'hf;
  assign _2303_ = \u_csr.opcode_opcode_i [24:20] == 4'he;
  assign _2304_ = \u_csr.opcode_opcode_i [24:20] == 4'hd;
  assign _2305_ = \u_csr.opcode_opcode_i [24:20] == 4'hc;
  assign _2306_ = \u_csr.opcode_opcode_i [24:20] == 4'hb;
  assign _2307_ = \u_csr.opcode_opcode_i [24:20] == 4'ha;
  assign _2308_ = \u_csr.opcode_opcode_i [24:20] == 4'h9;
  assign _2309_ = \u_csr.opcode_opcode_i [24:20] == 4'h8;
  assign _2310_ = \u_csr.opcode_opcode_i [24:20] == 3'h7;
  assign _2311_ = \u_csr.opcode_opcode_i [24:20] == 3'h6;
  assign _2312_ = \u_csr.opcode_opcode_i [24:20] == 3'h5;
  assign _2313_ = \u_csr.opcode_opcode_i [24:20] == 3'h4;
  assign _2314_ = \u_csr.opcode_opcode_i [24:20] == 2'h3;
  assign _2315_ = \u_csr.opcode_opcode_i [24:20] == 2'h2;
  assign _2316_ = \u_csr.opcode_opcode_i [24:20] == 1'h1;
  function [31:0] _6761_;
    input [31:0] a;
    input [991:0] b;
    input [30:0] s;
    casez (s) // synopsys parallel_case
      31'b??????????????????????????????1:
        _6761_ = b[31:0];
      31'b?????????????????????????????1?:
        _6761_ = b[63:32];
      31'b????????????????????????????1??:
        _6761_ = b[95:64];
      31'b???????????????????????????1???:
        _6761_ = b[127:96];
      31'b??????????????????????????1????:
        _6761_ = b[159:128];
      31'b?????????????????????????1?????:
        _6761_ = b[191:160];
      31'b????????????????????????1??????:
        _6761_ = b[223:192];
      31'b???????????????????????1???????:
        _6761_ = b[255:224];
      31'b??????????????????????1????????:
        _6761_ = b[287:256];
      31'b?????????????????????1?????????:
        _6761_ = b[319:288];
      31'b????????????????????1??????????:
        _6761_ = b[351:320];
      31'b???????????????????1???????????:
        _6761_ = b[383:352];
      31'b??????????????????1????????????:
        _6761_ = b[415:384];
      31'b?????????????????1?????????????:
        _6761_ = b[447:416];
      31'b????????????????1??????????????:
        _6761_ = b[479:448];
      31'b???????????????1???????????????:
        _6761_ = b[511:480];
      31'b??????????????1????????????????:
        _6761_ = b[543:512];
      31'b?????????????1?????????????????:
        _6761_ = b[575:544];
      31'b????????????1??????????????????:
        _6761_ = b[607:576];
      31'b???????????1???????????????????:
        _6761_ = b[639:608];
      31'b??????????1????????????????????:
        _6761_ = b[671:640];
      31'b?????????1?????????????????????:
        _6761_ = b[703:672];
      31'b????????1??????????????????????:
        _6761_ = b[735:704];
      31'b???????1???????????????????????:
        _6761_ = b[767:736];
      31'b??????1????????????????????????:
        _6761_ = b[799:768];
      31'b?????1?????????????????????????:
        _6761_ = b[831:800];
      31'b????1??????????????????????????:
        _6761_ = b[863:832];
      31'b???1???????????????????????????:
        _6761_ = b[895:864];
      31'b??1????????????????????????????:
        _6761_ = b[927:896];
      31'b?1?????????????????????????????:
        _6761_ = b[959:928];
      31'b1??????????????????????????????:
        _6761_ = b[991:960];
      default:
        _6761_ = a;
    endcase
  endfunction
  assign \u_issue.issue_a_ra_value_w  = _6761_(32'h00000000, { \u_issue.u_regfile.genblk1.REGFILE.reg_r1_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r2_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r3_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r4_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r5_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r6_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r7_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r8_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r9_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r10_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r11_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r12_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r13_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r14_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r15_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r16_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r17_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r18_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r19_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r20_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r21_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r22_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r23_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r24_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r25_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r26_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r27_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r28_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r29_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r30_q , \u_issue.u_regfile.genblk1.REGFILE.reg_r31_q  }, { _0667_, _2346_, _2345_, _2344_, _2343_, _2342_, _2341_, _2340_, _2339_, _2338_, _2337_, _2336_, _2335_, _2334_, _2333_, _2332_, _2331_, _2330_, _2329_, _2328_, _2327_, _2326_, _2325_, _2324_, _2323_, _2322_, _2321_, _2320_, _2319_, _2318_, _2317_ });
  assign _2317_ = \u_csr.opcode_opcode_i [19:15] == 5'h1f;
  assign _2318_ = \u_csr.opcode_opcode_i [19:15] == 5'h1e;
  assign _2319_ = \u_csr.opcode_opcode_i [19:15] == 5'h1d;
  assign _2320_ = \u_csr.opcode_opcode_i [19:15] == 5'h1c;
  assign _2321_ = \u_csr.opcode_opcode_i [19:15] == 5'h1b;
  assign _2322_ = \u_csr.opcode_opcode_i [19:15] == 5'h1a;
  assign _2323_ = \u_csr.opcode_opcode_i [19:15] == 5'h19;
  assign _2324_ = \u_csr.opcode_opcode_i [19:15] == 5'h18;
  assign _2325_ = \u_csr.opcode_opcode_i [19:15] == 5'h17;
  assign _2326_ = \u_csr.opcode_opcode_i [19:15] == 5'h16;
  assign _2327_ = \u_csr.opcode_opcode_i [19:15] == 5'h15;
  assign _2328_ = \u_csr.opcode_opcode_i [19:15] == 5'h14;
  assign _2329_ = \u_csr.opcode_opcode_i [19:15] == 5'h13;
  assign _2330_ = \u_csr.opcode_opcode_i [19:15] == 5'h12;
  assign _2331_ = \u_csr.opcode_opcode_i [19:15] == 5'h11;
  assign _2332_ = \u_csr.opcode_opcode_i [19:15] == 5'h10;
  assign _2333_ = \u_csr.opcode_opcode_i [19:15] == 4'hf;
  assign _2334_ = \u_csr.opcode_opcode_i [19:15] == 4'he;
  assign _2335_ = \u_csr.opcode_opcode_i [19:15] == 4'hd;
  assign _2336_ = \u_csr.opcode_opcode_i [19:15] == 4'hc;
  assign _2337_ = \u_csr.opcode_opcode_i [19:15] == 4'hb;
  assign _2338_ = \u_csr.opcode_opcode_i [19:15] == 4'ha;
  assign _2339_ = \u_csr.opcode_opcode_i [19:15] == 4'h9;
  assign _2340_ = \u_csr.opcode_opcode_i [19:15] == 4'h8;
  assign _2341_ = \u_csr.opcode_opcode_i [19:15] == 3'h7;
  assign _2342_ = \u_csr.opcode_opcode_i [19:15] == 3'h6;
  assign _2343_ = \u_csr.opcode_opcode_i [19:15] == 3'h5;
  assign _2344_ = \u_csr.opcode_opcode_i [19:15] == 3'h4;
  assign _2345_ = \u_csr.opcode_opcode_i [19:15] == 2'h3;
  assign _2346_ = \u_csr.opcode_opcode_i [19:15] == 2'h2;
  assign _2347_ = _2224_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r31_q ;
  assign _2348_ = _2223_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2347_;
  assign _2155_ = rst_i ? 32'h00000000 : _2348_;
  assign _2349_ = _2222_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r30_q ;
  assign _2350_ = _2221_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2349_;
  assign _2154_ = rst_i ? 32'h00000000 : _2350_;
  assign _2351_ = _2220_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r29_q ;
  assign _2352_ = _2219_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2351_;
  assign _2152_ = rst_i ? 32'h00000000 : _2352_;
  assign _2353_ = _2218_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r28_q ;
  assign _2354_ = _2217_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2353_;
  assign _2151_ = rst_i ? 32'h00000000 : _2354_;
  assign _2355_ = _2216_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r27_q ;
  assign _2356_ = _2215_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2355_;
  assign _2150_ = rst_i ? 32'h00000000 : _2356_;
  assign _2357_ = _2214_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r26_q ;
  assign _2358_ = _2213_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2357_;
  assign _2149_ = rst_i ? 32'h00000000 : _2358_;
  assign _2359_ = _2212_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r25_q ;
  assign _2360_ = _2211_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2359_;
  assign _2148_ = rst_i ? 32'h00000000 : _2360_;
  assign _2361_ = _2210_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r24_q ;
  assign _2362_ = _2209_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2361_;
  assign _2147_ = rst_i ? 32'h00000000 : _2362_;
  assign _2363_ = _2208_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r23_q ;
  assign _2364_ = _2207_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2363_;
  assign _2146_ = rst_i ? 32'h00000000 : _2364_;
  assign _2365_ = _2206_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r22_q ;
  assign _2366_ = _2205_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2365_;
  assign _2145_ = rst_i ? 32'h00000000 : _2366_;
  assign _2367_ = _2204_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r21_q ;
  assign _2368_ = _2203_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2367_;
  assign _2144_ = rst_i ? 32'h00000000 : _2368_;
  assign _2369_ = _2202_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r20_q ;
  assign _2370_ = _2201_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2369_;
  assign _2143_ = rst_i ? 32'h00000000 : _2370_;
  assign _2371_ = _2200_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r19_q ;
  assign _2372_ = _2199_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2371_;
  assign _2141_ = rst_i ? 32'h00000000 : _2372_;
  assign _2373_ = _2198_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r18_q ;
  assign _2374_ = _2197_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2373_;
  assign _2140_ = rst_i ? 32'h00000000 : _2374_;
  assign _2375_ = _2196_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r17_q ;
  assign _2376_ = _2195_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2375_;
  assign _2139_ = rst_i ? 32'h00000000 : _2376_;
  assign _2377_ = _2194_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r16_q ;
  assign _2378_ = _2193_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2377_;
  assign _2138_ = rst_i ? 32'h00000000 : _2378_;
  assign _2379_ = _2192_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r15_q ;
  assign _2380_ = _2191_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2379_;
  assign _2137_ = rst_i ? 32'h00000000 : _2380_;
  assign _2381_ = _2190_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r14_q ;
  assign _2382_ = _2189_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2381_;
  assign _2136_ = rst_i ? 32'h00000000 : _2382_;
  assign _2383_ = _2188_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r13_q ;
  assign _2384_ = _2187_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2383_;
  assign _2135_ = rst_i ? 32'h00000000 : _2384_;
  assign _2385_ = _2186_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r12_q ;
  assign _2386_ = _2185_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2385_;
  assign _2134_ = rst_i ? 32'h00000000 : _2386_;
  assign _2387_ = _2184_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r11_q ;
  assign _2388_ = _2183_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2387_;
  assign _2133_ = rst_i ? 32'h00000000 : _2388_;
  assign _2389_ = _2182_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r10_q ;
  assign _2390_ = _2181_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2389_;
  assign _2132_ = rst_i ? 32'h00000000 : _2390_;
  assign _2391_ = _2180_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r9_q ;
  assign _2392_ = _2179_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2391_;
  assign _2162_ = rst_i ? 32'h00000000 : _2392_;
  assign _2393_ = _2178_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r8_q ;
  assign _2394_ = _2177_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2393_;
  assign _2161_ = rst_i ? 32'h00000000 : _2394_;
  assign _2395_ = _2176_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r7_q ;
  assign _2396_ = _2175_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2395_;
  assign _2160_ = rst_i ? 32'h00000000 : _2396_;
  assign _2397_ = _2174_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r6_q ;
  assign _2398_ = _2173_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2397_;
  assign _2159_ = rst_i ? 32'h00000000 : _2398_;
  assign _2399_ = _2172_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r5_q ;
  assign _2400_ = _2171_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2399_;
  assign _2158_ = rst_i ? 32'h00000000 : _2400_;
  assign _2401_ = _2170_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r4_q ;
  assign _2402_ = _2169_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2401_;
  assign _2157_ = rst_i ? 32'h00000000 : _2402_;
  assign _2403_ = _2168_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r3_q ;
  assign _2404_ = _2167_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2403_;
  assign _2156_ = rst_i ? 32'h00000000 : _2404_;
  assign _2405_ = _2166_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r2_q ;
  assign _2406_ = _2165_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2405_;
  assign _2153_ = rst_i ? 32'h00000000 : _2406_;
  assign _2407_ = _2164_ ? \u_issue.u_pipe1_ctrl.result_wb_q  : \u_issue.u_regfile.genblk1.REGFILE.reg_r1_q ;
  assign _2408_ = _2163_ ? \u_issue.u_pipe0_ctrl.result_wb_q  : _2407_;
  assign _2142_ = rst_i ? 32'h00000000 : _2408_;
  assign _2441_ = \u_lsu.opcode_ra_operand_i  + { \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31:20] };
  assign _2442_ = \u_lsu.opcode_ra_operand_i  + { \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31:25], \u_lsu.opcode_opcode_i [11:7] };
  assign \u_lsu.complete_ok_e2_w  = mem_d_ack_i & _2506_;
  assign \u_lsu.complete_err_e2_w  = mem_d_ack_i & mem_d_error_i;
  assign _2443_ = \u_lsu.mem_unaligned_e1_q  & _2507_;
  assign _2444_ = \u_lsu.opcode_opcode_i  & 15'h707f;
  assign _2445_ = \u_lsu.opcode_valid_i  & \u_lsu.dcache_invalidate_w ;
  assign _2446_ = \u_lsu.opcode_valid_i  & \u_lsu.dcache_writeback_w ;
  assign _2447_ = \u_lsu.opcode_valid_i  & \u_lsu.dcache_flush_w ;
  assign \u_lsu.mem_rd_o  = \u_lsu.mem_rd_q  & _2507_;
  assign \u_lsu.mem_wr_o  = \u_lsu.mem_wr_q  & _2508_;
  assign \u_lsu.fault_load_align_w  = \u_lsu.mem_unaligned_e2_q  & \u_lsu.u_lsu_request.data_out_o [0];
  assign \u_lsu.fault_store_align_w  = \u_lsu.mem_unaligned_e2_q  & _2509_;
  assign _2448_ = _2444_ == 2'h3;
  assign _2449_ = _2444_ == 13'h1003;
  assign _2450_ = _2444_ == 14'h2003;
  assign _2451_ = _2444_ == 15'h4003;
  assign _2452_ = _2444_ == 15'h5003;
  assign _2453_ = _2444_ == 15'h6003;
  assign \u_lsu.req_sb_w  = _2444_ == 6'h23;
  assign \u_lsu.req_sh_w  = _2444_ == 13'h1023;
  assign _2454_ = _2444_ == 14'h2023;
  assign _2455_ = _2444_ == 13'h1073;
  assign _2456_ = \u_lsu.opcode_opcode_i [31:20] == 10'h3a0;
  assign _2457_ = \u_lsu.opcode_opcode_i [31:20] == 10'h3a1;
  assign _2458_ = \u_lsu.opcode_opcode_i [31:20] == 10'h3a2;
  assign _2459_ = \u_lsu.mem_addr_r  >= 32'h80000000;
  assign _2460_ = \u_lsu.mem_addr_r  <= 32'h8fffffff;
  assign \u_lsu.issue_lsu_e1_w  = _2485_ && mem_d_accept_i;
  assign \u_lsu.delay_lsu_e2_w  = \u_lsu.pending_lsu_e2_q  && _2479_;
  assign _2461_ = \u_lsu.opcode_valid_i  && _2455_;
  assign _2462_ = \u_lsu.opcode_valid_i  && \u_lsu.load_inst_w ;
  assign _2463_ = \u_lsu.opcode_valid_i  && \u_lsu.req_sw_lw_w ;
  assign _2464_ = \u_lsu.opcode_valid_i  && \u_lsu.req_sh_lh_w ;
  assign \u_lsu.mem_rd_r  = _2462_ && _2480_;
  assign _2465_ = \u_lsu.opcode_valid_i  && _2454_;
  assign _2466_ = _2465_ && _2480_;
  assign _2467_ = \u_lsu.opcode_valid_i  && \u_lsu.req_sh_w ;
  assign _2468_ = _2467_ && _2480_;
  assign _2469_ = \u_lsu.opcode_valid_i  && \u_lsu.req_sb_w ;
  assign \u_lsu.dcache_flush_w  = _2455_ && _2456_;
  assign \u_lsu.dcache_writeback_w  = _2455_ && _2457_;
  assign \u_lsu.dcache_invalidate_w  = _2455_ && _2458_;
  assign _2470_ = _2494_ && \u_lsu.delay_lsu_e2_w ;
  assign _2471_ = _2498_ && _2481_;
  assign _2472_ = _2459_ && _2460_;
  assign _2473_ = \u_lsu.opcode_valid_i  && _2501_;
  assign _2474_ = \u_lsu.mem_unaligned_e1_q  && _2507_;
  assign _2475_ = mem_d_ack_i && mem_d_error_i;
  assign _2476_ = mem_d_ack_i && \u_lsu.u_lsu_request.data_out_o [0];
  assign _2477_ = \u_lsu.u_lsu_request.data_out_o [3] && _2434_[7];
  assign _2478_ = \u_lsu.u_lsu_request.data_out_o [3] && _2439_[15];
  assign \u_lsu.fault_load_bus_w  = mem_d_error_i && \u_lsu.u_lsu_request.data_out_o [0];
  assign \u_lsu.fault_store_bus_w  = mem_d_error_i && _2509_;
  assign _2479_ = ! \u_lsu.complete_ok_e2_w ;
  assign _2480_ = ! \u_lsu.mem_unaligned_r ;
  assign _2481_ = ! mem_d_accept_i;
  assign _2482_ = \u_lsu.mem_rd_o  || _2567_;
  assign _2483_ = _2482_ || \u_lsu.mem_writeback_q ;
  assign _2484_ = _2483_ || \u_lsu.mem_invalidate_q ;
  assign _2485_ = _2484_ || \u_lsu.mem_flush_q ;
  assign _2486_ = \u_lsu.complete_ok_e2_w  || \u_lsu.complete_err_e2_w ;
  assign _2487_ = _2448_ || _2449_;
  assign \u_lsu.load_signed_inst_w  = _2487_ || _2450_;
  assign _2488_ = \u_lsu.load_signed_inst_w  || _2451_;
  assign _2489_ = _2488_ || _2452_;
  assign \u_lsu.load_inst_w  = _2489_ || _2453_;
  assign \u_lsu.req_lb_w  = _2448_ || _2451_;
  assign \u_lsu.req_lh_w  = _2449_ || _2452_;
  assign _2490_ = _2454_ || _2450_;
  assign \u_lsu.req_sw_lw_w  = _2490_ || _2453_;
  assign _2491_ = \u_lsu.req_sh_w  || _2449_;
  assign \u_lsu.req_sh_lh_w  = _2491_ || _2452_;
  assign _2492_ = \u_lsu.complete_err_e2_w  || \u_lsu.mem_unaligned_e2_q ;
  assign _2493_ = \u_lsu.mem_rd_q  || _2568_;
  assign _2494_ = _2493_ || \u_lsu.mem_unaligned_e1_q ;
  assign _2495_ = \u_lsu.mem_writeback_q  || \u_lsu.mem_invalidate_q ;
  assign _2496_ = _2495_ || \u_lsu.mem_flush_q ;
  assign _2497_ = _2496_ || \u_lsu.mem_rd_o ;
  assign _2498_ = _2497_ || _2505_;
  assign _2499_ = _2472_ || _2473_;
  assign _2500_ = \u_lsu.dcache_invalidate_w  || \u_lsu.dcache_writeback_w ;
  assign _2501_ = _2500_ || \u_lsu.dcache_flush_w ;
  assign _2502_ = _2471_ || \u_lsu.delay_lsu_e2_w ;
  assign \u_issue.lsu_stall_i  = _2502_ || \u_lsu.mem_unaligned_e1_q ;
  assign \u_lsu.u_lsu_request.push_i  = \u_lsu.issue_lsu_e1_w  || _2474_;
  assign \u_lsu.u_lsu_request.pop_i  = mem_d_ack_i || \u_lsu.mem_unaligned_e2_q ;
  assign _2503_ = _2475_ || \u_lsu.mem_unaligned_e2_q ;
  assign _2504_ = | \u_lsu.mem_addr_r [1:0];
  assign _2505_ = | \u_lsu.mem_wr_o ;
  assign _2506_ = ~ mem_d_error_i;
  assign _2507_ = ~ \u_lsu.delay_lsu_e2_w ;
  assign _2508_ = ~ { \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w  };
  assign _2509_ = ~ \u_lsu.u_lsu_request.data_out_o [0];
  assign _2510_ = \u_lsu.req_lb_w  | \u_lsu.req_sb_w ;
  assign _2511_ = \u_lsu.req_lh_w  | \u_lsu.req_sh_w ;
  assign \u_issue.u_pipe0_ctrl.mem_complete_i  = mem_d_ack_i | \u_lsu.mem_unaligned_e2_q ;
  always @(posedge clk_i)
    \u_lsu.mem_addr_q  <= _2409_;
  always @(posedge clk_i)
    \u_lsu.mem_data_wr_q  <= _2411_;
  always @(posedge clk_i)
    \u_lsu.mem_rd_q  <= _2416_;
  always @(posedge clk_i)
    \u_lsu.mem_wr_q  <= _2419_;
  always @(posedge clk_i)
    \u_lsu.mem_cacheable_q  <= _2410_;
  always @(posedge clk_i)
    \u_lsu.mem_invalidate_q  <= _2413_;
  always @(posedge clk_i)
    \u_lsu.mem_writeback_q  <= _2420_;
  always @(posedge clk_i)
    \u_lsu.mem_flush_q  <= _2412_;
  always @(posedge clk_i)
    \u_lsu.mem_unaligned_e1_q  <= _2417_;
  always @(posedge clk_i)
    \u_lsu.mem_load_q  <= _2414_;
  always @(posedge clk_i)
    \u_lsu.mem_xb_q  <= _2421_;
  always @(posedge clk_i)
    \u_lsu.mem_xh_q  <= _2422_;
  always @(posedge clk_i)
    \u_lsu.mem_ls_q  <= _2415_;
  always @(posedge clk_i)
    \u_lsu.mem_unaligned_e2_q  <= _2418_;
  always @(posedge clk_i)
    \u_lsu.pending_lsu_e2_q  <= _2423_;
  assign _2440_ = _2478_ ? { 16'hffff, _2439_[15:0] } : _2439_;
  assign _0243_[15:0] = \u_lsu.u_lsu_request.data_out_o [5] ? mem_d_data_rd_i[31:16] : mem_d_data_rd_i[15:0];
  assign _2512_ = \u_lsu.u_lsu_request.data_out_o [2] ? { 16'h0000, _0243_[15:0] } : 32'hxxxxxxxx;
  assign _2513_ = \u_lsu.u_lsu_request.data_out_o [1] ? 32'hxxxxxxxx : _2512_;
  assign _2514_ = _2476_ ? _2513_ : 32'hxxxxxxxx;
  assign _2439_ = _2503_ ? 32'hxxxxxxxx : _2514_;
  assign _2438_ = \u_lsu.u_lsu_request.data_out_o [2] ? _2440_ : mem_d_data_rd_i;
  assign _2437_ = _2477_ ? { 24'hffffff, _2434_[7:0] } : _2434_;
  function [31:0] _7005_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _7005_ = b[31:0];
      4'b??1?:
        _7005_ = b[63:32];
      4'b?1??:
        _7005_ = b[95:64];
      4'b1???:
        _7005_ = b[127:96];
      default:
        _7005_ = a;
    endcase
  endfunction
  assign _2515_ = _7005_(32'hxxxxxxxx, { 24'h000000, mem_d_data_rd_i[31:24], 24'h000000, mem_d_data_rd_i[23:16], 24'h000000, mem_d_data_rd_i[15:8], 24'h000000, mem_d_data_rd_i[7:0] }, { _2519_, _2518_, _2517_, _2516_ });
  assign _2516_ = ! \u_lsu.u_lsu_request.data_out_o [5:4];
  assign _2517_ = \u_lsu.u_lsu_request.data_out_o [5:4] == 1'h1;
  assign _2518_ = \u_lsu.u_lsu_request.data_out_o [5:4] == 2'h2;
  assign _2519_ = \u_lsu.u_lsu_request.data_out_o [5:4] == 2'h3;
  assign _2520_ = \u_lsu.u_lsu_request.data_out_o [1] ? _2515_ : 32'hxxxxxxxx;
  assign _2521_ = _2476_ ? _2520_ : 32'hxxxxxxxx;
  assign _2434_ = _2503_ ? 32'hxxxxxxxx : _2521_;
  assign _2431_ = \u_lsu.u_lsu_request.data_out_o [1] ? _2437_ : _2438_;
  assign _2428_ = _2476_ ? _2431_ : 32'h00000000;
  assign \u_issue.u_pipe0_ctrl.mem_result_e2_i  = _2503_ ? \u_lsu.u_lsu_request.data_out_o [35:4] : _2428_;
  assign _2522_ = _2471_ ? \u_lsu.mem_ls_q  : \u_lsu.load_signed_inst_w ;
  assign _2523_ = _2470_ ? \u_lsu.mem_ls_q  : _2522_;
  assign _2524_ = _2492_ ? 1'h0 : _2523_;
  assign _2415_ = rst_i ? 1'h0 : _2524_;
  assign _2525_ = _2471_ ? \u_lsu.mem_xh_q  : _2511_;
  assign _2526_ = _2470_ ? \u_lsu.mem_xh_q  : _2525_;
  assign _2527_ = _2492_ ? 1'h0 : _2526_;
  assign _2422_ = rst_i ? 1'h0 : _2527_;
  assign _2528_ = _2471_ ? \u_lsu.mem_xb_q  : _2510_;
  assign _2529_ = _2470_ ? \u_lsu.mem_xb_q  : _2528_;
  assign _2530_ = _2492_ ? 1'h0 : _2529_;
  assign _2421_ = rst_i ? 1'h0 : _2530_;
  assign _2531_ = _2471_ ? \u_lsu.mem_load_q  : _2462_;
  assign _2532_ = _2470_ ? \u_lsu.mem_load_q  : _2531_;
  assign _2533_ = _2492_ ? 1'h0 : _2532_;
  assign _2414_ = rst_i ? 1'h0 : _2533_;
  assign _2534_ = _2471_ ? \u_lsu.mem_unaligned_e1_q  : \u_lsu.mem_unaligned_r ;
  assign _2535_ = _2470_ ? \u_lsu.mem_unaligned_e1_q  : _2534_;
  assign _2536_ = _2492_ ? 1'h0 : _2535_;
  assign _2417_ = rst_i ? 1'h0 : _2536_;
  assign _2537_ = _2471_ ? \u_lsu.mem_flush_q  : _2447_;
  assign _2538_ = _2470_ ? \u_lsu.mem_flush_q  : _2537_;
  assign _2539_ = _2492_ ? 1'h0 : _2538_;
  assign _2412_ = rst_i ? 1'h0 : _2539_;
  assign _2540_ = _2471_ ? \u_lsu.mem_writeback_q  : _2446_;
  assign _2541_ = _2470_ ? \u_lsu.mem_writeback_q  : _2540_;
  assign _2542_ = _2492_ ? 1'h0 : _2541_;
  assign _2420_ = rst_i ? 1'h0 : _2542_;
  assign _2543_ = _2471_ ? \u_lsu.mem_invalidate_q  : _2445_;
  assign _2544_ = _2470_ ? \u_lsu.mem_invalidate_q  : _2543_;
  assign _2545_ = _2492_ ? 1'h0 : _2544_;
  assign _2413_ = rst_i ? 1'h0 : _2545_;
  assign _2546_ = _2471_ ? \u_lsu.mem_cacheable_q  : _2499_;
  assign _2547_ = _2470_ ? \u_lsu.mem_cacheable_q  : _2546_;
  assign _2548_ = _2492_ ? 1'h0 : _2547_;
  assign _2410_ = rst_i ? 1'h0 : _2548_;
  assign _2549_ = _2471_ ? \u_lsu.mem_wr_q  : \u_lsu.mem_wr_r ;
  assign _2550_ = _2470_ ? \u_lsu.mem_wr_q  : _2549_;
  assign _2551_ = _2492_ ? 4'h0 : _2550_;
  assign _2419_ = rst_i ? 4'h0 : _2551_;
  assign _2552_ = _2471_ ? \u_lsu.mem_rd_q  : \u_lsu.mem_rd_r ;
  assign _2553_ = _2470_ ? \u_lsu.mem_rd_q  : _2552_;
  assign _2554_ = _2492_ ? 1'h0 : _2553_;
  assign _2416_ = rst_i ? 1'h0 : _2554_;
  assign _2555_ = _2471_ ? \u_lsu.mem_data_wr_q  : \u_lsu.mem_data_r ;
  assign _2556_ = _2470_ ? \u_lsu.mem_data_wr_q  : _2555_;
  assign _2557_ = _2492_ ? 32'h00000000 : _2556_;
  assign _2411_ = rst_i ? 32'h00000000 : _2557_;
  assign _2558_ = _2471_ ? \u_lsu.mem_addr_q  : \u_lsu.mem_addr_r ;
  assign _2559_ = _2470_ ? \u_lsu.mem_addr_q  : _2558_;
  assign _2560_ = _2492_ ? 32'h00000000 : _2559_;
  assign _2409_ = rst_i ? 32'h00000000 : _2560_;
  function [3:0] _7068_;
    input [3:0] a;
    input [15:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _7068_ = b[3:0];
      4'b??1?:
        _7068_ = b[7:4];
      4'b?1??:
        _7068_ = b[11:8];
      4'b1???:
        _7068_ = b[15:12];
      default:
        _7068_ = a;
    endcase
  endfunction
  assign _2436_ = _7068_(4'hx, 16'h8421, { _2564_, _2563_, _2562_, _2561_ });
  assign _2561_ = ! \u_lsu.mem_addr_r [1:0];
  assign _2562_ = \u_lsu.mem_addr_r [1:0] == 1'h1;
  assign _2563_ = \u_lsu.mem_addr_r [1:0] == 2'h2;
  assign _2564_ = \u_lsu.mem_addr_r [1:0] == 2'h3;
  function [31:0] _7073_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _7073_ = b[31:0];
      4'b??1?:
        _7073_ = b[63:32];
      4'b?1??:
        _7073_ = b[95:64];
      4'b1???:
        _7073_ = b[127:96];
      default:
        _7073_ = a;
    endcase
  endfunction
  assign _2435_ = _7073_(32'hxxxxxxxx, { \u_lsu.opcode_rb_operand_i [7:0], 32'h00000000, \u_lsu.opcode_rb_operand_i [7:0], 32'h00000000, \u_lsu.opcode_rb_operand_i [7:0], 32'h00000000, \u_lsu.opcode_rb_operand_i [7:0] }, { _2564_, _2563_, _2562_, _2561_ });
  assign _2433_ = _2469_ ? _2436_ : 4'h0;
  assign _2432_ = _2469_ ? _2435_ : 32'h00000000;
  assign _2430_ = _2563_ ? 4'hc : 4'h3;
  assign _2429_ = _2563_ ? { \u_lsu.opcode_rb_operand_i [15:0], 16'h0000 } : { 16'h0000, \u_lsu.opcode_rb_operand_i [15:0] };
  assign _2427_ = _2468_ ? _2430_ : _2433_;
  assign _2425_ = _2468_ ? _2429_ : _2432_;
  assign \u_lsu.mem_wr_r  = _2466_ ? 4'hf : _2427_;
  assign \u_lsu.mem_data_r  = _2466_ ? \u_lsu.opcode_rb_operand_i  : _2425_;
  assign _2426_ = _2464_ ? \u_lsu.mem_addr_r [0] : 1'h0;
  assign \u_lsu.mem_unaligned_r  = _2463_ ? _2504_ : _2426_;
  assign _2424_ = _2462_ ? _2441_ : _2442_;
  assign \u_lsu.mem_addr_r  = _2461_ ? \u_lsu.opcode_ra_operand_i  : _2424_;
  assign _2418_ = rst_i ? 1'h0 : _2443_;
  assign _2565_ = _2486_ ? 1'h0 : \u_lsu.pending_lsu_e2_q ;
  assign _2566_ = \u_lsu.issue_lsu_e1_w  ? 1'h1 : _2565_;
  assign _2423_ = rst_i ? 1'h0 : _2566_;
  assign _2567_ = | \u_lsu.mem_wr_o ;
  assign _2568_ = | \u_lsu.mem_wr_q ;
  assign \u_issue.u_pipe0_ctrl.mem_exception_e2_i  = \u_lsu.fault_load_align_w  ? 6'h14 : _2569_;
  assign _2569_ = \u_lsu.fault_store_align_w  ? 6'h16 : _2570_;
  assign _2570_ = \u_lsu.fault_load_bus_w  ? 6'h15 : { 1'h0, _0244_[4:0] };
  assign _0244_[4:0] = \u_lsu.fault_store_bus_w  ? 5'h17 : 5'h00;
  assign _0245_[0] = \u_lsu.u_lsu_request.wr_ptr_q  + 1'h1;
  assign _2577_[0] = \u_lsu.u_lsu_request.rd_ptr_q  + 1'h1;
  assign _0246_[1:0] = \u_lsu.u_lsu_request.count_q  + 1'h1;
  assign _2578_ = \u_lsu.u_lsu_request.push_i  & \u_lsu.u_lsu_request.accept_o ;
  assign _2579_ = \u_lsu.u_lsu_request.pop_i  & \u_lsu.u_lsu_request.valid_o ;
  assign _2580_ = _2578_ & _2582_;
  assign _2581_ = _2583_ & _2579_;
  assign \u_lsu.u_lsu_request.valid_o  = | \u_lsu.u_lsu_request.count_q ;
  assign \u_lsu.u_lsu_request.accept_o  = \u_lsu.u_lsu_request.count_q  != 2'h2;
  assign _2582_ = ~ _2579_;
  assign _2583_ = ~ _2578_;
  always @(posedge clk_i)
    \u_lsu.u_lsu_request.rd_ptr_q  <= _2575_;
  always @(posedge clk_i)
    \u_lsu.u_lsu_request.wr_ptr_q  <= _2576_;
  always @(posedge clk_i)
    \u_lsu.u_lsu_request.count_q  <= _2574_;
  assign _2584_[35] = _2578_ ? 1'h1 : 1'h0;
  assign _2573_[35] = rst_i ? 1'h0 : _2584_[35];
  assign _2585_ = _2578_ ? { \u_lsu.mem_addr_q , \u_lsu.mem_ls_q , \u_lsu.mem_xh_q , \u_lsu.mem_xb_q , \u_lsu.mem_load_q  } : 36'hxxxxxxxxx;
  assign _2572_ = rst_i ? 36'hxxxxxxxxx : _2585_;
  assign _2586_ = _2578_ ? \u_lsu.u_lsu_request.wr_ptr_q  : 1'hx;
  assign _2571_ = rst_i ? 1'hx : _2586_;
  assign _2587_ = _2581_ ? _2591_[1:0] : \u_lsu.u_lsu_request.count_q ;
  assign _2588_ = _2580_ ? _0246_[1:0] : _2587_;
  assign _2574_ = rst_i ? 2'h0 : _2588_;
  assign _2589_ = _2578_ ? _0245_[0] : \u_lsu.u_lsu_request.wr_ptr_q ;
  assign _2576_ = rst_i ? 1'h0 : _2589_;
  assign _2590_ = _2579_ ? _2577_[0] : \u_lsu.u_lsu_request.rd_ptr_q ;
  assign _2575_ = rst_i ? 1'h0 : _2590_;
  assign _2591_[1:0] = \u_lsu.u_lsu_request.count_q  - 1'h1;
  assign _2598_ = \u_mul.opcode_opcode_i  & 32'hfe00707f;
  assign _2599_ = _2598_ == 26'h2000033;
  assign _2600_ = _2598_ == 26'h2001033;
  assign _2601_ = _2598_ == 26'h2002033;
  assign _2602_ = _2598_ == 26'h2003033;
  assign _2603_ = \u_mul.opcode_valid_i  && \u_mul.mult_inst_w ;
  assign _2604_ = _2599_ || _2600_;
  assign _2605_ = _2604_ || _2601_;
  assign \u_mul.mult_inst_w  = _2605_ || _2602_;
  assign \u_mul.mult_result_w [63:0] = { \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q  } * { \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q  };
  assign _2606_ = ~ _2599_;
  always @(posedge clk_i)
    \u_mul.result_e2_q  <= _2595_;
  always @(posedge clk_i)
    \u_mul.operand_a_e1_q  <= _2593_;
  always @(posedge clk_i)
    \u_mul.operand_b_e1_q  <= _2594_;
  always @(posedge clk_i)
    \u_mul.mulhi_sel_e1_q  <= _2592_;
  assign _2607_ = \u_issue.stall_w  ? \u_mul.result_e2_q  : \u_mul.result_r ;
  assign _2595_ = rst_i ? 32'h00000000 : _2607_;
  assign _2608_ = _2603_ ? _2606_ : 1'h0;
  assign _2609_ = \u_issue.stall_w  ? \u_mul.mulhi_sel_e1_q  : _2608_;
  assign _2592_ = rst_i ? 1'h0 : _2609_;
  assign _2610_ = _2603_ ? \u_mul.operand_b_r  : 33'h000000000;
  assign _2611_ = \u_issue.stall_w  ? \u_mul.operand_b_e1_q  : _2610_;
  assign _2594_ = rst_i ? 33'h000000000 : _2611_;
  assign _2612_ = _2603_ ? \u_mul.operand_a_r  : 33'h000000000;
  assign _2613_ = \u_issue.stall_w  ? \u_mul.operand_a_e1_q  : _2612_;
  assign _2593_ = rst_i ? 33'h000000000 : _2613_;
  assign _2597_ = _2600_ ? { \u_mul.opcode_rb_operand_i [31], \u_mul.opcode_rb_operand_i  } : { 1'h0, \u_mul.opcode_rb_operand_i  };
  assign \u_mul.operand_b_r  = _2601_ ? { 1'h0, \u_mul.opcode_rb_operand_i  } : _2597_;
  assign _2596_ = _2600_ ? { \u_mul.opcode_ra_operand_i [31], \u_mul.opcode_ra_operand_i  } : { 1'h0, \u_mul.opcode_ra_operand_i  };
  assign \u_mul.operand_a_r  = _2601_ ? { \u_mul.opcode_ra_operand_i [31], \u_mul.opcode_ra_operand_i  } : _2596_;
  assign \u_mul.result_r  = \u_mul.mulhi_sel_e1_q  ? \u_mul.mult_result_w [63:32] : \u_mul.mult_result_w [31:0];
  assign \u_frontend.u_decode.genblk1.u_fifo.info0_out_o  = \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q  ? \u_frontend.u_decode.genblk1.u_fifo.info0_q[1]  : \u_frontend.u_decode.genblk1.u_fifo.info0_q[0] ;
  assign _2614_ = _0164_ & _0254_;
  assign _2615_ = _0165_ & _0254_;
  assign _2616_ = _0164_ & _1327_[1];
  assign _2617_ = _0165_ & _1327_[1];
  assign _2618_ = _0166_ & _1330_[1];
  assign _2619_ = _0167_ & _0254_;
  assign _2620_ = _0168_ & _0254_;
  assign _2621_ = _0167_ & _1327_[1];
  assign _2622_ = _0168_ & _1327_[1];
  assign _2623_ = _0169_ & _1330_[1];
  assign _2624_ = _2614_ ? 2'h0 : \u_frontend.u_decode.genblk1.u_fifo.info0_q[0] ;
  assign _2625_ = _2615_ ? 2'h0 : _2624_;
  assign _2626_ = _2616_ ? 2'h0 : _2625_;
  assign _2627_ = _2617_ ? 2'h0 : _2626_;
  assign _2628_ = _2618_ ? _1329_ : _2627_;
  assign _2629_ = _2619_ ? 2'h0 : \u_frontend.u_decode.genblk1.u_fifo.info0_q[1] ;
  assign _2630_ = _2620_ ? 2'h0 : _2629_;
  assign _2631_ = _2621_ ? 2'h0 : _2630_;
  assign _2632_ = _2622_ ? 2'h0 : _2631_;
  assign _2633_ = _2623_ ? _1329_ : _2632_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.info0_q[0]  <= _2628_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.info0_q[1]  <= _2633_;
  assign \u_frontend.u_decode.genblk1.u_fifo.info1_out_o  = \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q  ? \u_frontend.u_decode.genblk1.u_fifo.info1_q[1]  : \u_frontend.u_decode.genblk1.u_fifo.info1_q[0] ;
  assign _2634_ = _0164_ & _0254_;
  assign _2635_ = _0165_ & _0254_;
  assign _2636_ = _0164_ & _1327_[1];
  assign _2637_ = _0165_ & _1327_[1];
  assign _2638_ = _0166_ & _1330_[1];
  assign _2639_ = _0167_ & _0254_;
  assign _2640_ = _0168_ & _0254_;
  assign _2641_ = _0167_ & _1327_[1];
  assign _2642_ = _0168_ & _1327_[1];
  assign _2643_ = _0169_ & _1330_[1];
  assign _2644_ = _2634_ ? 2'h0 : \u_frontend.u_decode.genblk1.u_fifo.info1_q[0] ;
  assign _2645_ = _2635_ ? 2'h0 : _2644_;
  assign _2646_ = _2636_ ? 2'h0 : _2645_;
  assign _2647_ = _2637_ ? 2'h0 : _2646_;
  assign _2648_ = _2638_ ? _1329_ : _2647_;
  assign _2649_ = _2639_ ? 2'h0 : \u_frontend.u_decode.genblk1.u_fifo.info1_q[1] ;
  assign _2650_ = _2640_ ? 2'h0 : _2649_;
  assign _2651_ = _2641_ ? 2'h0 : _2650_;
  assign _2652_ = _2642_ ? 2'h0 : _2651_;
  assign _2653_ = _2643_ ? _1329_ : _2652_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.info1_q[0]  <= _2648_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.info1_q[1]  <= _2653_;
  assign { \u_issue.fetch0_pc_i [31:3], _1326_[2:0] } = \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q  ? \u_frontend.u_decode.genblk1.u_fifo.pc_q[1]  : \u_frontend.u_decode.genblk1.u_fifo.pc_q[0] ;
  assign _2654_ = _0164_ & _0254_;
  assign _2655_ = _0165_ & _0254_;
  assign _2656_ = _0166_ & _1330_[1];
  assign _2657_ = _0167_ & _0254_;
  assign _2658_ = _0168_ & _0254_;
  assign _2659_ = _0169_ & _1330_[1];
  assign _2660_ = _2654_ ? 32'h00000000 : \u_frontend.u_decode.genblk1.u_fifo.pc_q[0] ;
  assign _2661_ = _2655_ ? 32'h00000000 : _2660_;
  assign _2662_ = _2656_ ? _1331_ : _2661_;
  assign _2663_ = _2657_ ? 32'h00000000 : \u_frontend.u_decode.genblk1.u_fifo.pc_q[1] ;
  assign _2664_ = _2658_ ? 32'h00000000 : _2663_;
  assign _2665_ = _2659_ ? _1331_ : _2664_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.pc_q[0]  <= _2662_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.pc_q[1]  <= _2665_;
  assign { \u_frontend.u_decode.genblk1.u_dec1.opcode_i , \u_frontend.u_decode.genblk1.u_dec0.opcode_i  } = \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q  ? \u_frontend.u_decode.genblk1.u_fifo.ram_q[1]  : \u_frontend.u_decode.genblk1.u_fifo.ram_q[0] ;
  assign _2666_ = _0164_ & _0254_;
  assign _2667_ = _0165_ & _0254_;
  assign _2668_ = _0166_ & _1330_[1];
  assign _2669_ = _0167_ & _0254_;
  assign _2670_ = _0168_ & _0254_;
  assign _2671_ = _0169_ & _1330_[1];
  assign _2672_ = _2666_ ? 64'h0000000000000000 : \u_frontend.u_decode.genblk1.u_fifo.ram_q[0] ;
  assign _2673_ = _2667_ ? 64'h0000000000000000 : _2672_;
  assign _2674_ = _2668_ ? _1332_ : _2673_;
  assign _2675_ = _2669_ ? 64'h0000000000000000 : \u_frontend.u_decode.genblk1.u_fifo.ram_q[1] ;
  assign _2676_ = _2670_ ? 64'h0000000000000000 : _2675_;
  assign _2677_ = _2671_ ? _1332_ : _2676_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.ram_q[0]  <= _2674_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.ram_q[1]  <= _2677_;
  assign _1347_ = \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q  ? \u_frontend.u_decode.genblk1.u_fifo.valid0_q[1]  : \u_frontend.u_decode.genblk1.u_fifo.valid0_q[0] ;
  assign _2678_ = _0164_ & _0254_;
  assign _2679_ = _0165_ & _0254_;
  assign _2680_ = _0166_ & _1330_[1];
  assign _2681_ = _0170_ & _1334_;
  assign _2682_ = _0167_ & _0254_;
  assign _2683_ = _0168_ & _0254_;
  assign _2684_ = _0169_ & _1330_[1];
  assign _2685_ = _0171_ & _1334_;
  assign _2686_ = _2678_ ? 1'h0 : \u_frontend.u_decode.genblk1.u_fifo.valid0_q[0] ;
  assign _2687_ = _2679_ ? 1'h0 : _2686_;
  assign _2688_ = _2680_ ? 1'h1 : _2687_;
  assign _2689_ = _2681_ ? 1'h0 : _2688_;
  assign _2690_ = _2682_ ? 1'h0 : \u_frontend.u_decode.genblk1.u_fifo.valid0_q[1] ;
  assign _2691_ = _2683_ ? 1'h0 : _2690_;
  assign _2692_ = _2684_ ? 1'h1 : _2691_;
  assign _2693_ = _2685_ ? 1'h0 : _2692_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.valid0_q[0]  <= _2689_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.valid0_q[1]  <= _2693_;
  assign _1348_ = \u_frontend.u_decode.genblk1.u_fifo.rd_ptr_q  ? \u_frontend.u_decode.genblk1.u_fifo.valid1_q[1]  : \u_frontend.u_decode.genblk1.u_fifo.valid1_q[0] ;
  assign _2694_ = _0164_ & _0254_;
  assign _2695_ = _0165_ & _0254_;
  assign _2696_ = _0166_ & _1330_[1];
  assign _2697_ = _0172_ & _1337_;
  assign _2698_ = _0167_ & _0254_;
  assign _2699_ = _0168_ & _0254_;
  assign _2700_ = _0169_ & _1330_[1];
  assign _2701_ = _0173_ & _1337_;
  assign _2702_ = _2694_ ? 1'h0 : \u_frontend.u_decode.genblk1.u_fifo.valid1_q[0] ;
  assign _2703_ = _2695_ ? 1'h0 : _2702_;
  assign _2704_ = _2696_ ? _1335_ : _2703_;
  assign _2705_ = _2697_ ? 1'h0 : _2704_;
  assign _2706_ = _2698_ ? 1'h0 : \u_frontend.u_decode.genblk1.u_fifo.valid1_q[1] ;
  assign _2707_ = _2699_ ? 1'h0 : _2706_;
  assign _2708_ = _2700_ ? _1335_ : _2707_;
  assign _2709_ = _2701_ ? 1'h0 : _2708_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.valid1_q[0]  <= _2705_;
  always @(posedge clk_i)
    \u_frontend.u_decode.genblk1.u_fifo.valid1_q[1]  <= _2709_;
  assign _1617_ = \u_frontend.u_fetch.icache_pc_w [4] ? _2711_ : _2710_;
  assign _2710_ = \u_frontend.u_fetch.icache_pc_w [3] ? _2713_ : _2712_;
  assign _2711_ = \u_frontend.u_fetch.icache_pc_w [3] ? _2715_ : _2714_;
  assign _2712_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r  ? \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[0] ;
  assign _2713_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r  ? \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[2] ;
  assign _2714_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r  ? \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[4] ;
  assign _2715_ = \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r  ? \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[6] ;
  assign _1616_ = \u_frontend.u_npc.branch_source_i [4] ? _2717_ : _2716_;
  assign _2716_ = \u_frontend.u_npc.branch_source_i [3] ? _2719_ : _2718_;
  assign _2717_ = \u_frontend.u_npc.branch_source_i [3] ? _2721_ : _2720_;
  assign _2718_ = \u_frontend.u_npc.branch_source_i [2] ? \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[0] ;
  assign _2719_ = \u_frontend.u_npc.branch_source_i [2] ? \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[2] ;
  assign _2720_ = \u_frontend.u_npc.branch_source_i [2] ? \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[4] ;
  assign _2721_ = \u_frontend.u_npc.branch_source_i [2] ? \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[6] ;
  assign _2722_ = _0001_ & _0254_;
  assign _2723_ = _0002_ & _0254_;
  assign _2724_ = _0004_ & _0254_;
  assign _2725_ = _0005_ & _0254_;
  assign _2726_ = _0007_ & _0254_;
  assign _2727_ = _0008_ & _0254_;
  assign _2728_ = _0010_ & _0254_;
  assign _2729_ = _0011_ & _0254_;
  assign _2730_ = _0013_ & _1433_[1];
  assign _2731_ = _0015_ & _1436_[1];
  assign _2732_ = _0016_ & _0254_;
  assign _2733_ = _0017_ & _0254_;
  assign _2734_ = _0018_ & _0254_;
  assign _2735_ = _0019_ & _0254_;
  assign _2736_ = _0020_ & _0254_;
  assign _2737_ = _0021_ & _0254_;
  assign _2738_ = _0022_ & _0254_;
  assign _2739_ = _0023_ & _0254_;
  assign _2740_ = _0024_ & _1433_[1];
  assign _2741_ = _0025_ & _1436_[1];
  assign _2742_ = _0027_ & _0254_;
  assign _2743_ = _0028_ & _0254_;
  assign _2744_ = _0030_ & _0254_;
  assign _2745_ = _0031_ & _0254_;
  assign _2746_ = _0033_ & _0254_;
  assign _2747_ = _0034_ & _0254_;
  assign _2748_ = _0036_ & _0254_;
  assign _2749_ = _0037_ & _0254_;
  assign _2750_ = _0039_ & _1433_[1];
  assign _2751_ = _0041_ & _1436_[1];
  assign _2752_ = _0042_ & _0254_;
  assign _2753_ = _0043_ & _0254_;
  assign _2754_ = _0044_ & _0254_;
  assign _2755_ = _0045_ & _0254_;
  assign _2756_ = _0046_ & _0254_;
  assign _2757_ = _0047_ & _0254_;
  assign _2758_ = _0048_ & _0254_;
  assign _2759_ = _0049_ & _0254_;
  assign _2760_ = _0050_ & _1433_[1];
  assign _2761_ = _0051_ & _1436_[1];
  assign _2762_ = _0053_ & _0254_;
  assign _2763_ = _0054_ & _0254_;
  assign _2764_ = _0056_ & _0254_;
  assign _2765_ = _0057_ & _0254_;
  assign _2766_ = _0059_ & _0254_;
  assign _2767_ = _0060_ & _0254_;
  assign _2768_ = _0062_ & _0254_;
  assign _2769_ = _0063_ & _0254_;
  assign _2770_ = _0065_ & _1433_[1];
  assign _2771_ = _0067_ & _1436_[1];
  assign _2772_ = _0068_ & _0254_;
  assign _2773_ = _0069_ & _0254_;
  assign _2774_ = _0070_ & _0254_;
  assign _2775_ = _0071_ & _0254_;
  assign _2776_ = _0072_ & _0254_;
  assign _2777_ = _0073_ & _0254_;
  assign _2778_ = _0074_ & _0254_;
  assign _2779_ = _0075_ & _0254_;
  assign _2780_ = _0076_ & _1433_[1];
  assign _2781_ = _0077_ & _1436_[1];
  assign _2782_ = _0079_ & _0254_;
  assign _2783_ = _0080_ & _0254_;
  assign _2784_ = _0082_ & _0254_;
  assign _2785_ = _0083_ & _0254_;
  assign _2786_ = _0085_ & _0254_;
  assign _2787_ = _0086_ & _0254_;
  assign _2788_ = _0088_ & _0254_;
  assign _2789_ = _0089_ & _0254_;
  assign _2790_ = _0091_ & _1433_[1];
  assign _2791_ = _0093_ & _1436_[1];
  assign _2792_ = _0094_ & _0254_;
  assign _2793_ = _0095_ & _0254_;
  assign _2794_ = _0096_ & _0254_;
  assign _2795_ = _0097_ & _0254_;
  assign _2796_ = _0098_ & _0254_;
  assign _2797_ = _0099_ & _0254_;
  assign _2798_ = _0100_ & _0254_;
  assign _2799_ = _0101_ & _0254_;
  assign _2800_ = _0102_ & _1433_[1];
  assign _2801_ = _0103_ & _1436_[1];
  assign _2802_ = _2722_ ? 2'h3 : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[0] ;
  assign _2803_ = _2723_ ? 2'h3 : _2802_;
  assign _2804_ = _2724_ ? 2'h3 : _2803_;
  assign _2805_ = _2725_ ? 2'h3 : _2804_;
  assign _2806_ = _2726_ ? 2'h3 : _2805_;
  assign _2807_ = _2727_ ? 2'h3 : _2806_;
  assign _2808_ = _2728_ ? 2'h3 : _2807_;
  assign _2809_ = _2729_ ? 2'h3 : _2808_;
  assign _2810_ = _2730_ ? _1432_ : _2809_;
  assign _2811_ = _2731_ ? _1435_ : _2810_;
  assign _2812_ = _2732_ ? 2'h3 : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[1] ;
  assign _2813_ = _2733_ ? 2'h3 : _2812_;
  assign _2814_ = _2734_ ? 2'h3 : _2813_;
  assign _2815_ = _2735_ ? 2'h3 : _2814_;
  assign _2816_ = _2736_ ? 2'h3 : _2815_;
  assign _2817_ = _2737_ ? 2'h3 : _2816_;
  assign _2818_ = _2738_ ? 2'h3 : _2817_;
  assign _2819_ = _2739_ ? 2'h3 : _2818_;
  assign _2820_ = _2740_ ? _1432_ : _2819_;
  assign _2821_ = _2741_ ? _1435_ : _2820_;
  assign _2822_ = _2742_ ? 2'h3 : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[2] ;
  assign _2823_ = _2743_ ? 2'h3 : _2822_;
  assign _2824_ = _2744_ ? 2'h3 : _2823_;
  assign _2825_ = _2745_ ? 2'h3 : _2824_;
  assign _2826_ = _2746_ ? 2'h3 : _2825_;
  assign _2827_ = _2747_ ? 2'h3 : _2826_;
  assign _2828_ = _2748_ ? 2'h3 : _2827_;
  assign _2829_ = _2749_ ? 2'h3 : _2828_;
  assign _2830_ = _2750_ ? _1432_ : _2829_;
  assign _2831_ = _2751_ ? _1435_ : _2830_;
  assign _2832_ = _2752_ ? 2'h3 : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[3] ;
  assign _2833_ = _2753_ ? 2'h3 : _2832_;
  assign _2834_ = _2754_ ? 2'h3 : _2833_;
  assign _2835_ = _2755_ ? 2'h3 : _2834_;
  assign _2836_ = _2756_ ? 2'h3 : _2835_;
  assign _2837_ = _2757_ ? 2'h3 : _2836_;
  assign _2838_ = _2758_ ? 2'h3 : _2837_;
  assign _2839_ = _2759_ ? 2'h3 : _2838_;
  assign _2840_ = _2760_ ? _1432_ : _2839_;
  assign _2841_ = _2761_ ? _1435_ : _2840_;
  assign _2842_ = _2762_ ? 2'h3 : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[4] ;
  assign _2843_ = _2763_ ? 2'h3 : _2842_;
  assign _2844_ = _2764_ ? 2'h3 : _2843_;
  assign _2845_ = _2765_ ? 2'h3 : _2844_;
  assign _2846_ = _2766_ ? 2'h3 : _2845_;
  assign _2847_ = _2767_ ? 2'h3 : _2846_;
  assign _2848_ = _2768_ ? 2'h3 : _2847_;
  assign _2849_ = _2769_ ? 2'h3 : _2848_;
  assign _2850_ = _2770_ ? _1432_ : _2849_;
  assign _2851_ = _2771_ ? _1435_ : _2850_;
  assign _2852_ = _2772_ ? 2'h3 : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[5] ;
  assign _2853_ = _2773_ ? 2'h3 : _2852_;
  assign _2854_ = _2774_ ? 2'h3 : _2853_;
  assign _2855_ = _2775_ ? 2'h3 : _2854_;
  assign _2856_ = _2776_ ? 2'h3 : _2855_;
  assign _2857_ = _2777_ ? 2'h3 : _2856_;
  assign _2858_ = _2778_ ? 2'h3 : _2857_;
  assign _2859_ = _2779_ ? 2'h3 : _2858_;
  assign _2860_ = _2780_ ? _1432_ : _2859_;
  assign _2861_ = _2781_ ? _1435_ : _2860_;
  assign _2862_ = _2782_ ? 2'h3 : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[6] ;
  assign _2863_ = _2783_ ? 2'h3 : _2862_;
  assign _2864_ = _2784_ ? 2'h3 : _2863_;
  assign _2865_ = _2785_ ? 2'h3 : _2864_;
  assign _2866_ = _2786_ ? 2'h3 : _2865_;
  assign _2867_ = _2787_ ? 2'h3 : _2866_;
  assign _2868_ = _2788_ ? 2'h3 : _2867_;
  assign _2869_ = _2789_ ? 2'h3 : _2868_;
  assign _2870_ = _2790_ ? _1432_ : _2869_;
  assign _2871_ = _2791_ ? _1435_ : _2870_;
  assign _2872_ = _2792_ ? 2'h3 : \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[7] ;
  assign _2873_ = _2793_ ? 2'h3 : _2872_;
  assign _2874_ = _2794_ ? 2'h3 : _2873_;
  assign _2875_ = _2795_ ? 2'h3 : _2874_;
  assign _2876_ = _2796_ ? 2'h3 : _2875_;
  assign _2877_ = _2797_ ? 2'h3 : _2876_;
  assign _2878_ = _2798_ ? 2'h3 : _2877_;
  assign _2879_ = _2799_ ? 2'h3 : _2878_;
  assign _2880_ = _2800_ ? _1432_ : _2879_;
  assign _2881_ = _2801_ ? _1435_ : _2880_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[0]  <= _2811_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[1]  <= _2821_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[2]  <= _2831_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[3]  <= _2841_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[4]  <= _2851_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[5]  <= _2861_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[6]  <= _2871_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.bht_sat_q[7]  <= _2881_;
  assign _1625_ = 1'h1 ? _2883_ : _2882_;
  assign _2882_ = 1'h1 ? _2885_ : _2884_;
  assign _2883_ = 1'h1 ? _2887_ : _2886_;
  assign _2884_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[0] ;
  assign _2885_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2] ;
  assign _2886_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4] ;
  assign _2887_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6] ;
  assign _1624_ = 1'h1 ? _2889_ : _2888_;
  assign _2888_ = 1'h1 ? _2891_ : _2890_;
  assign _2889_ = 1'h1 ? _2893_ : _2892_;
  assign _2890_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[0] ;
  assign _2891_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2] ;
  assign _2892_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4] ;
  assign _2893_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6] ;
  assign _1623_ = 1'h1 ? _2895_ : _2894_;
  assign _2894_ = 1'h0 ? _2897_ : _2896_;
  assign _2895_ = 1'h0 ? _2899_ : _2898_;
  assign _2896_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[0] ;
  assign _2897_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2] ;
  assign _2898_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4] ;
  assign _2899_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6] ;
  assign _1622_ = 1'h1 ? _2901_ : _2900_;
  assign _2900_ = 1'h0 ? _2903_ : _2902_;
  assign _2901_ = 1'h0 ? _2905_ : _2904_;
  assign _2902_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[0] ;
  assign _2903_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2] ;
  assign _2904_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4] ;
  assign _2905_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6] ;
  assign _1621_ = 1'h0 ? _2907_ : _2906_;
  assign _2906_ = 1'h1 ? _2909_ : _2908_;
  assign _2907_ = 1'h1 ? _2911_ : _2910_;
  assign _2908_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[0] ;
  assign _2909_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2] ;
  assign _2910_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4] ;
  assign _2911_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6] ;
  assign _1620_ = 1'h0 ? _2913_ : _2912_;
  assign _2912_ = 1'h1 ? _2915_ : _2914_;
  assign _2913_ = 1'h1 ? _2917_ : _2916_;
  assign _2914_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[0] ;
  assign _2915_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2] ;
  assign _2916_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4] ;
  assign _2917_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6] ;
  assign _1619_ = 1'h0 ? _2919_ : _2918_;
  assign _2918_ = 1'h0 ? _2921_ : _2920_;
  assign _2919_ = 1'h0 ? _2923_ : _2922_;
  assign _2920_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[0] ;
  assign _2921_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2] ;
  assign _2922_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4] ;
  assign _2923_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6] ;
  assign _1618_ = 1'h0 ? _2925_ : _2924_;
  assign _2924_ = 1'h0 ? _2927_ : _2926_;
  assign _2925_ = 1'h0 ? _2929_ : _2928_;
  assign _2926_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[0] ;
  assign _2927_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2] ;
  assign _2928_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4] ;
  assign _2929_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6] ;
  assign _2930_ = _0001_ & _0254_;
  assign _2931_ = _0002_ & _0254_;
  assign _2932_ = _0004_ & _0254_;
  assign _2933_ = _0005_ & _0254_;
  assign _2934_ = _0007_ & _0254_;
  assign _2935_ = _0008_ & _0254_;
  assign _2936_ = _0010_ & _0254_;
  assign _2937_ = _0011_ & _0254_;
  assign _2938_ = _0105_ & _1439_;
  assign _2939_ = _0107_ & _1442_;
  assign _2940_ = _0016_ & _0254_;
  assign _2941_ = _0017_ & _0254_;
  assign _2942_ = _0018_ & _0254_;
  assign _2943_ = _0019_ & _0254_;
  assign _2944_ = _0020_ & _0254_;
  assign _2945_ = _0021_ & _0254_;
  assign _2946_ = _0022_ & _0254_;
  assign _2947_ = _0023_ & _0254_;
  assign _2948_ = _0108_ & _1439_;
  assign _2949_ = _0109_ & _1442_;
  assign _2950_ = _0027_ & _0254_;
  assign _2951_ = _0028_ & _0254_;
  assign _2952_ = _0030_ & _0254_;
  assign _2953_ = _0031_ & _0254_;
  assign _2954_ = _0033_ & _0254_;
  assign _2955_ = _0034_ & _0254_;
  assign _2956_ = _0036_ & _0254_;
  assign _2957_ = _0037_ & _0254_;
  assign _2958_ = _0111_ & _1439_;
  assign _2959_ = _0113_ & _1442_;
  assign _2960_ = _0042_ & _0254_;
  assign _2961_ = _0043_ & _0254_;
  assign _2962_ = _0044_ & _0254_;
  assign _2963_ = _0045_ & _0254_;
  assign _2964_ = _0046_ & _0254_;
  assign _2965_ = _0047_ & _0254_;
  assign _2966_ = _0048_ & _0254_;
  assign _2967_ = _0049_ & _0254_;
  assign _2968_ = _0114_ & _1439_;
  assign _2969_ = _0115_ & _1442_;
  assign _2970_ = _0053_ & _0254_;
  assign _2971_ = _0054_ & _0254_;
  assign _2972_ = _0056_ & _0254_;
  assign _2973_ = _0057_ & _0254_;
  assign _2974_ = _0059_ & _0254_;
  assign _2975_ = _0060_ & _0254_;
  assign _2976_ = _0062_ & _0254_;
  assign _2977_ = _0063_ & _0254_;
  assign _2978_ = _0117_ & _1439_;
  assign _2979_ = _0119_ & _1442_;
  assign _2980_ = _0068_ & _0254_;
  assign _2981_ = _0069_ & _0254_;
  assign _2982_ = _0070_ & _0254_;
  assign _2983_ = _0071_ & _0254_;
  assign _2984_ = _0072_ & _0254_;
  assign _2985_ = _0073_ & _0254_;
  assign _2986_ = _0074_ & _0254_;
  assign _2987_ = _0075_ & _0254_;
  assign _2988_ = _0120_ & _1439_;
  assign _2989_ = _0121_ & _1442_;
  assign _2990_ = _0079_ & _0254_;
  assign _2991_ = _0080_ & _0254_;
  assign _2992_ = _0082_ & _0254_;
  assign _2993_ = _0083_ & _0254_;
  assign _2994_ = _0085_ & _0254_;
  assign _2995_ = _0086_ & _0254_;
  assign _2996_ = _0088_ & _0254_;
  assign _2997_ = _0089_ & _0254_;
  assign _2998_ = _0123_ & _1439_;
  assign _2999_ = _0125_ & _1442_;
  assign _3000_ = _0094_ & _0254_;
  assign _3001_ = _0095_ & _0254_;
  assign _3002_ = _0096_ & _0254_;
  assign _3003_ = _0097_ & _0254_;
  assign _3004_ = _0098_ & _0254_;
  assign _3005_ = _0099_ & _0254_;
  assign _3006_ = _0100_ & _0254_;
  assign _3007_ = _0101_ & _0254_;
  assign _3008_ = _0126_ & _1439_;
  assign _3009_ = _0127_ & _1442_;
  assign _3010_ = _2930_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[0] ;
  assign _3011_ = _2931_ ? 1'h0 : _3010_;
  assign _3012_ = _2932_ ? 1'h0 : _3011_;
  assign _3013_ = _2933_ ? 1'h0 : _3012_;
  assign _3014_ = _2934_ ? 1'h0 : _3013_;
  assign _3015_ = _2935_ ? 1'h0 : _3014_;
  assign _3016_ = _2936_ ? 1'h0 : _3015_;
  assign _3017_ = _2937_ ? 1'h0 : _3016_;
  assign _3018_ = _2938_ ? _1438_ : _3017_;
  assign _3019_ = _2939_ ? _1441_ : _3018_;
  assign _3020_ = _2940_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[1] ;
  assign _3021_ = _2941_ ? 1'h0 : _3020_;
  assign _3022_ = _2942_ ? 1'h0 : _3021_;
  assign _3023_ = _2943_ ? 1'h0 : _3022_;
  assign _3024_ = _2944_ ? 1'h0 : _3023_;
  assign _3025_ = _2945_ ? 1'h0 : _3024_;
  assign _3026_ = _2946_ ? 1'h0 : _3025_;
  assign _3027_ = _2947_ ? 1'h0 : _3026_;
  assign _3028_ = _2948_ ? _1438_ : _3027_;
  assign _3029_ = _2949_ ? _1441_ : _3028_;
  assign _3030_ = _2950_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2] ;
  assign _3031_ = _2951_ ? 1'h0 : _3030_;
  assign _3032_ = _2952_ ? 1'h0 : _3031_;
  assign _3033_ = _2953_ ? 1'h0 : _3032_;
  assign _3034_ = _2954_ ? 1'h0 : _3033_;
  assign _3035_ = _2955_ ? 1'h0 : _3034_;
  assign _3036_ = _2956_ ? 1'h0 : _3035_;
  assign _3037_ = _2957_ ? 1'h0 : _3036_;
  assign _3038_ = _2958_ ? _1438_ : _3037_;
  assign _3039_ = _2959_ ? _1441_ : _3038_;
  assign _3040_ = _2960_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3] ;
  assign _3041_ = _2961_ ? 1'h0 : _3040_;
  assign _3042_ = _2962_ ? 1'h0 : _3041_;
  assign _3043_ = _2963_ ? 1'h0 : _3042_;
  assign _3044_ = _2964_ ? 1'h0 : _3043_;
  assign _3045_ = _2965_ ? 1'h0 : _3044_;
  assign _3046_ = _2966_ ? 1'h0 : _3045_;
  assign _3047_ = _2967_ ? 1'h0 : _3046_;
  assign _3048_ = _2968_ ? _1438_ : _3047_;
  assign _3049_ = _2969_ ? _1441_ : _3048_;
  assign _3050_ = _2970_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4] ;
  assign _3051_ = _2971_ ? 1'h0 : _3050_;
  assign _3052_ = _2972_ ? 1'h0 : _3051_;
  assign _3053_ = _2973_ ? 1'h0 : _3052_;
  assign _3054_ = _2974_ ? 1'h0 : _3053_;
  assign _3055_ = _2975_ ? 1'h0 : _3054_;
  assign _3056_ = _2976_ ? 1'h0 : _3055_;
  assign _3057_ = _2977_ ? 1'h0 : _3056_;
  assign _3058_ = _2978_ ? _1438_ : _3057_;
  assign _3059_ = _2979_ ? _1441_ : _3058_;
  assign _3060_ = _2980_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5] ;
  assign _3061_ = _2981_ ? 1'h0 : _3060_;
  assign _3062_ = _2982_ ? 1'h0 : _3061_;
  assign _3063_ = _2983_ ? 1'h0 : _3062_;
  assign _3064_ = _2984_ ? 1'h0 : _3063_;
  assign _3065_ = _2985_ ? 1'h0 : _3064_;
  assign _3066_ = _2986_ ? 1'h0 : _3065_;
  assign _3067_ = _2987_ ? 1'h0 : _3066_;
  assign _3068_ = _2988_ ? _1438_ : _3067_;
  assign _3069_ = _2989_ ? _1441_ : _3068_;
  assign _3070_ = _2990_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6] ;
  assign _3071_ = _2991_ ? 1'h0 : _3070_;
  assign _3072_ = _2992_ ? 1'h0 : _3071_;
  assign _3073_ = _2993_ ? 1'h0 : _3072_;
  assign _3074_ = _2994_ ? 1'h0 : _3073_;
  assign _3075_ = _2995_ ? 1'h0 : _3074_;
  assign _3076_ = _2996_ ? 1'h0 : _3075_;
  assign _3077_ = _2997_ ? 1'h0 : _3076_;
  assign _3078_ = _2998_ ? _1438_ : _3077_;
  assign _3079_ = _2999_ ? _1441_ : _3078_;
  assign _3080_ = _3000_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[7] ;
  assign _3081_ = _3001_ ? 1'h0 : _3080_;
  assign _3082_ = _3002_ ? 1'h0 : _3081_;
  assign _3083_ = _3003_ ? 1'h0 : _3082_;
  assign _3084_ = _3004_ ? 1'h0 : _3083_;
  assign _3085_ = _3005_ ? 1'h0 : _3084_;
  assign _3086_ = _3006_ ? 1'h0 : _3085_;
  assign _3087_ = _3007_ ? 1'h0 : _3086_;
  assign _3088_ = _3008_ ? _1438_ : _3087_;
  assign _3089_ = _3009_ ? _1441_ : _3088_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[0]  <= _3019_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[1]  <= _3029_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[2]  <= _3039_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[3]  <= _3049_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[4]  <= _3059_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[5]  <= _3069_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[6]  <= _3079_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_q[7]  <= _3089_;
  assign _1633_ = 1'h1 ? _3091_ : _3090_;
  assign _3090_ = 1'h1 ? _3093_ : _3092_;
  assign _3091_ = 1'h1 ? _3095_ : _3094_;
  assign _3092_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0] ;
  assign _3093_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2] ;
  assign _3094_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4] ;
  assign _3095_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6] ;
  assign _1632_ = 1'h1 ? _3097_ : _3096_;
  assign _3096_ = 1'h1 ? _3099_ : _3098_;
  assign _3097_ = 1'h1 ? _3101_ : _3100_;
  assign _3098_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0] ;
  assign _3099_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2] ;
  assign _3100_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4] ;
  assign _3101_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6] ;
  assign _1631_ = 1'h1 ? _3103_ : _3102_;
  assign _3102_ = 1'h0 ? _3105_ : _3104_;
  assign _3103_ = 1'h0 ? _3107_ : _3106_;
  assign _3104_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0] ;
  assign _3105_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2] ;
  assign _3106_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4] ;
  assign _3107_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6] ;
  assign _1630_ = 1'h1 ? _3109_ : _3108_;
  assign _3108_ = 1'h0 ? _3111_ : _3110_;
  assign _3109_ = 1'h0 ? _3113_ : _3112_;
  assign _3110_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0] ;
  assign _3111_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2] ;
  assign _3112_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4] ;
  assign _3113_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6] ;
  assign _1629_ = 1'h0 ? _3115_ : _3114_;
  assign _3114_ = 1'h1 ? _3117_ : _3116_;
  assign _3115_ = 1'h1 ? _3119_ : _3118_;
  assign _3116_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0] ;
  assign _3117_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2] ;
  assign _3118_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4] ;
  assign _3119_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6] ;
  assign _1628_ = 1'h0 ? _3121_ : _3120_;
  assign _3120_ = 1'h1 ? _3123_ : _3122_;
  assign _3121_ = 1'h1 ? _3125_ : _3124_;
  assign _3122_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0] ;
  assign _3123_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2] ;
  assign _3124_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4] ;
  assign _3125_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6] ;
  assign _1627_ = 1'h0 ? _3127_ : _3126_;
  assign _3126_ = 1'h0 ? _3129_ : _3128_;
  assign _3127_ = 1'h0 ? _3131_ : _3130_;
  assign _3128_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0] ;
  assign _3129_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2] ;
  assign _3130_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4] ;
  assign _3131_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6] ;
  assign _1626_ = 1'h0 ? _3133_ : _3132_;
  assign _3132_ = 1'h0 ? _3135_ : _3134_;
  assign _3133_ = 1'h0 ? _3137_ : _3136_;
  assign _3134_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0] ;
  assign _3135_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2] ;
  assign _3136_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4] ;
  assign _3137_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6] ;
  assign _3138_ = _0001_ & _0254_;
  assign _3139_ = _0002_ & _0254_;
  assign _3140_ = _0004_ & _0254_;
  assign _3141_ = _0005_ & _0254_;
  assign _3142_ = _0007_ & _0254_;
  assign _3143_ = _0008_ & _0254_;
  assign _3144_ = _0010_ & _0254_;
  assign _3145_ = _0011_ & _0254_;
  assign _3146_ = _0105_ & _1439_;
  assign _3147_ = _0107_ & _1442_;
  assign _3148_ = _0016_ & _0254_;
  assign _3149_ = _0017_ & _0254_;
  assign _3150_ = _0018_ & _0254_;
  assign _3151_ = _0019_ & _0254_;
  assign _3152_ = _0020_ & _0254_;
  assign _3153_ = _0021_ & _0254_;
  assign _3154_ = _0022_ & _0254_;
  assign _3155_ = _0023_ & _0254_;
  assign _3156_ = _0108_ & _1439_;
  assign _3157_ = _0109_ & _1442_;
  assign _3158_ = _0027_ & _0254_;
  assign _3159_ = _0028_ & _0254_;
  assign _3160_ = _0030_ & _0254_;
  assign _3161_ = _0031_ & _0254_;
  assign _3162_ = _0033_ & _0254_;
  assign _3163_ = _0034_ & _0254_;
  assign _3164_ = _0036_ & _0254_;
  assign _3165_ = _0037_ & _0254_;
  assign _3166_ = _0111_ & _1439_;
  assign _3167_ = _0113_ & _1442_;
  assign _3168_ = _0042_ & _0254_;
  assign _3169_ = _0043_ & _0254_;
  assign _3170_ = _0044_ & _0254_;
  assign _3171_ = _0045_ & _0254_;
  assign _3172_ = _0046_ & _0254_;
  assign _3173_ = _0047_ & _0254_;
  assign _3174_ = _0048_ & _0254_;
  assign _3175_ = _0049_ & _0254_;
  assign _3176_ = _0114_ & _1439_;
  assign _3177_ = _0115_ & _1442_;
  assign _3178_ = _0053_ & _0254_;
  assign _3179_ = _0054_ & _0254_;
  assign _3180_ = _0056_ & _0254_;
  assign _3181_ = _0057_ & _0254_;
  assign _3182_ = _0059_ & _0254_;
  assign _3183_ = _0060_ & _0254_;
  assign _3184_ = _0062_ & _0254_;
  assign _3185_ = _0063_ & _0254_;
  assign _3186_ = _0117_ & _1439_;
  assign _3187_ = _0119_ & _1442_;
  assign _3188_ = _0068_ & _0254_;
  assign _3189_ = _0069_ & _0254_;
  assign _3190_ = _0070_ & _0254_;
  assign _3191_ = _0071_ & _0254_;
  assign _3192_ = _0072_ & _0254_;
  assign _3193_ = _0073_ & _0254_;
  assign _3194_ = _0074_ & _0254_;
  assign _3195_ = _0075_ & _0254_;
  assign _3196_ = _0120_ & _1439_;
  assign _3197_ = _0121_ & _1442_;
  assign _3198_ = _0079_ & _0254_;
  assign _3199_ = _0080_ & _0254_;
  assign _3200_ = _0082_ & _0254_;
  assign _3201_ = _0083_ & _0254_;
  assign _3202_ = _0085_ & _0254_;
  assign _3203_ = _0086_ & _0254_;
  assign _3204_ = _0088_ & _0254_;
  assign _3205_ = _0089_ & _0254_;
  assign _3206_ = _0123_ & _1439_;
  assign _3207_ = _0125_ & _1442_;
  assign _3208_ = _0094_ & _0254_;
  assign _3209_ = _0095_ & _0254_;
  assign _3210_ = _0096_ & _0254_;
  assign _3211_ = _0097_ & _0254_;
  assign _3212_ = _0098_ & _0254_;
  assign _3213_ = _0099_ & _0254_;
  assign _3214_ = _0100_ & _0254_;
  assign _3215_ = _0101_ & _0254_;
  assign _3216_ = _0126_ & _1439_;
  assign _3217_ = _0127_ & _1442_;
  assign _3218_ = _3138_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0] ;
  assign _3219_ = _3139_ ? 1'h0 : _3218_;
  assign _3220_ = _3140_ ? 1'h0 : _3219_;
  assign _3221_ = _3141_ ? 1'h0 : _3220_;
  assign _3222_ = _3142_ ? 1'h0 : _3221_;
  assign _3223_ = _3143_ ? 1'h0 : _3222_;
  assign _3224_ = _3144_ ? 1'h0 : _3223_;
  assign _3225_ = _3145_ ? 1'h0 : _3224_;
  assign _3226_ = _3146_ ? _1443_ : _3225_;
  assign _3227_ = _3147_ ? _1444_ : _3226_;
  assign _3228_ = _3148_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1] ;
  assign _3229_ = _3149_ ? 1'h0 : _3228_;
  assign _3230_ = _3150_ ? 1'h0 : _3229_;
  assign _3231_ = _3151_ ? 1'h0 : _3230_;
  assign _3232_ = _3152_ ? 1'h0 : _3231_;
  assign _3233_ = _3153_ ? 1'h0 : _3232_;
  assign _3234_ = _3154_ ? 1'h0 : _3233_;
  assign _3235_ = _3155_ ? 1'h0 : _3234_;
  assign _3236_ = _3156_ ? _1443_ : _3235_;
  assign _3237_ = _3157_ ? _1444_ : _3236_;
  assign _3238_ = _3158_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2] ;
  assign _3239_ = _3159_ ? 1'h0 : _3238_;
  assign _3240_ = _3160_ ? 1'h0 : _3239_;
  assign _3241_ = _3161_ ? 1'h0 : _3240_;
  assign _3242_ = _3162_ ? 1'h0 : _3241_;
  assign _3243_ = _3163_ ? 1'h0 : _3242_;
  assign _3244_ = _3164_ ? 1'h0 : _3243_;
  assign _3245_ = _3165_ ? 1'h0 : _3244_;
  assign _3246_ = _3166_ ? _1443_ : _3245_;
  assign _3247_ = _3167_ ? _1444_ : _3246_;
  assign _3248_ = _3168_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3] ;
  assign _3249_ = _3169_ ? 1'h0 : _3248_;
  assign _3250_ = _3170_ ? 1'h0 : _3249_;
  assign _3251_ = _3171_ ? 1'h0 : _3250_;
  assign _3252_ = _3172_ ? 1'h0 : _3251_;
  assign _3253_ = _3173_ ? 1'h0 : _3252_;
  assign _3254_ = _3174_ ? 1'h0 : _3253_;
  assign _3255_ = _3175_ ? 1'h0 : _3254_;
  assign _3256_ = _3176_ ? _1443_ : _3255_;
  assign _3257_ = _3177_ ? _1444_ : _3256_;
  assign _3258_ = _3178_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4] ;
  assign _3259_ = _3179_ ? 1'h0 : _3258_;
  assign _3260_ = _3180_ ? 1'h0 : _3259_;
  assign _3261_ = _3181_ ? 1'h0 : _3260_;
  assign _3262_ = _3182_ ? 1'h0 : _3261_;
  assign _3263_ = _3183_ ? 1'h0 : _3262_;
  assign _3264_ = _3184_ ? 1'h0 : _3263_;
  assign _3265_ = _3185_ ? 1'h0 : _3264_;
  assign _3266_ = _3186_ ? _1443_ : _3265_;
  assign _3267_ = _3187_ ? _1444_ : _3266_;
  assign _3268_ = _3188_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5] ;
  assign _3269_ = _3189_ ? 1'h0 : _3268_;
  assign _3270_ = _3190_ ? 1'h0 : _3269_;
  assign _3271_ = _3191_ ? 1'h0 : _3270_;
  assign _3272_ = _3192_ ? 1'h0 : _3271_;
  assign _3273_ = _3193_ ? 1'h0 : _3272_;
  assign _3274_ = _3194_ ? 1'h0 : _3273_;
  assign _3275_ = _3195_ ? 1'h0 : _3274_;
  assign _3276_ = _3196_ ? _1443_ : _3275_;
  assign _3277_ = _3197_ ? _1444_ : _3276_;
  assign _3278_ = _3198_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6] ;
  assign _3279_ = _3199_ ? 1'h0 : _3278_;
  assign _3280_ = _3200_ ? 1'h0 : _3279_;
  assign _3281_ = _3201_ ? 1'h0 : _3280_;
  assign _3282_ = _3202_ ? 1'h0 : _3281_;
  assign _3283_ = _3203_ ? 1'h0 : _3282_;
  assign _3284_ = _3204_ ? 1'h0 : _3283_;
  assign _3285_ = _3205_ ? 1'h0 : _3284_;
  assign _3286_ = _3206_ ? _1443_ : _3285_;
  assign _3287_ = _3207_ ? _1444_ : _3286_;
  assign _3288_ = _3208_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7] ;
  assign _3289_ = _3209_ ? 1'h0 : _3288_;
  assign _3290_ = _3210_ ? 1'h0 : _3289_;
  assign _3291_ = _3211_ ? 1'h0 : _3290_;
  assign _3292_ = _3212_ ? 1'h0 : _3291_;
  assign _3293_ = _3213_ ? 1'h0 : _3292_;
  assign _3294_ = _3214_ ? 1'h0 : _3293_;
  assign _3295_ = _3215_ ? 1'h0 : _3294_;
  assign _3296_ = _3216_ ? _1443_ : _3295_;
  assign _3297_ = _3217_ ? _1444_ : _3296_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[0]  <= _3227_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[1]  <= _3237_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[2]  <= _3247_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[3]  <= _3257_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[4]  <= _3267_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[5]  <= _3277_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[6]  <= _3287_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_jmp_q[7]  <= _3297_;
  assign _1641_ = 1'h1 ? _3299_ : _3298_;
  assign _3298_ = 1'h1 ? _3301_ : _3300_;
  assign _3299_ = 1'h1 ? _3303_ : _3302_;
  assign _3300_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0] ;
  assign _3301_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2] ;
  assign _3302_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4] ;
  assign _3303_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6] ;
  assign _1640_ = 1'h1 ? _3305_ : _3304_;
  assign _3304_ = 1'h1 ? _3307_ : _3306_;
  assign _3305_ = 1'h1 ? _3309_ : _3308_;
  assign _3306_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0] ;
  assign _3307_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2] ;
  assign _3308_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4] ;
  assign _3309_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6] ;
  assign _1639_ = 1'h1 ? _3311_ : _3310_;
  assign _3310_ = 1'h0 ? _3313_ : _3312_;
  assign _3311_ = 1'h0 ? _3315_ : _3314_;
  assign _3312_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0] ;
  assign _3313_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2] ;
  assign _3314_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4] ;
  assign _3315_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6] ;
  assign _1638_ = 1'h1 ? _3317_ : _3316_;
  assign _3316_ = 1'h0 ? _3319_ : _3318_;
  assign _3317_ = 1'h0 ? _3321_ : _3320_;
  assign _3318_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0] ;
  assign _3319_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2] ;
  assign _3320_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4] ;
  assign _3321_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6] ;
  assign _1637_ = 1'h0 ? _3323_ : _3322_;
  assign _3322_ = 1'h1 ? _3325_ : _3324_;
  assign _3323_ = 1'h1 ? _3327_ : _3326_;
  assign _3324_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0] ;
  assign _3325_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2] ;
  assign _3326_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4] ;
  assign _3327_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6] ;
  assign _1636_ = 1'h0 ? _3329_ : _3328_;
  assign _3328_ = 1'h1 ? _3331_ : _3330_;
  assign _3329_ = 1'h1 ? _3333_ : _3332_;
  assign _3330_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0] ;
  assign _3331_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2] ;
  assign _3332_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4] ;
  assign _3333_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6] ;
  assign _1635_ = 1'h0 ? _3335_ : _3334_;
  assign _3334_ = 1'h0 ? _3337_ : _3336_;
  assign _3335_ = 1'h0 ? _3339_ : _3338_;
  assign _3336_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0] ;
  assign _3337_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2] ;
  assign _3338_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4] ;
  assign _3339_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6] ;
  assign _1634_ = 1'h0 ? _3341_ : _3340_;
  assign _3340_ = 1'h0 ? _3343_ : _3342_;
  assign _3341_ = 1'h0 ? _3345_ : _3344_;
  assign _3342_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0] ;
  assign _3343_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2] ;
  assign _3344_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4] ;
  assign _3345_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6] ;
  assign _3346_ = _0001_ & _0254_;
  assign _3347_ = _0002_ & _0254_;
  assign _3348_ = _0004_ & _0254_;
  assign _3349_ = _0005_ & _0254_;
  assign _3350_ = _0007_ & _0254_;
  assign _3351_ = _0008_ & _0254_;
  assign _3352_ = _0010_ & _0254_;
  assign _3353_ = _0011_ & _0254_;
  assign _3354_ = _0105_ & _1439_;
  assign _3355_ = _0107_ & _1442_;
  assign _3356_ = _0016_ & _0254_;
  assign _3357_ = _0017_ & _0254_;
  assign _3358_ = _0018_ & _0254_;
  assign _3359_ = _0019_ & _0254_;
  assign _3360_ = _0020_ & _0254_;
  assign _3361_ = _0021_ & _0254_;
  assign _3362_ = _0022_ & _0254_;
  assign _3363_ = _0023_ & _0254_;
  assign _3364_ = _0108_ & _1439_;
  assign _3365_ = _0109_ & _1442_;
  assign _3366_ = _0027_ & _0254_;
  assign _3367_ = _0028_ & _0254_;
  assign _3368_ = _0030_ & _0254_;
  assign _3369_ = _0031_ & _0254_;
  assign _3370_ = _0033_ & _0254_;
  assign _3371_ = _0034_ & _0254_;
  assign _3372_ = _0036_ & _0254_;
  assign _3373_ = _0037_ & _0254_;
  assign _3374_ = _0111_ & _1439_;
  assign _3375_ = _0113_ & _1442_;
  assign _3376_ = _0042_ & _0254_;
  assign _3377_ = _0043_ & _0254_;
  assign _3378_ = _0044_ & _0254_;
  assign _3379_ = _0045_ & _0254_;
  assign _3380_ = _0046_ & _0254_;
  assign _3381_ = _0047_ & _0254_;
  assign _3382_ = _0048_ & _0254_;
  assign _3383_ = _0049_ & _0254_;
  assign _3384_ = _0114_ & _1439_;
  assign _3385_ = _0115_ & _1442_;
  assign _3386_ = _0053_ & _0254_;
  assign _3387_ = _0054_ & _0254_;
  assign _3388_ = _0056_ & _0254_;
  assign _3389_ = _0057_ & _0254_;
  assign _3390_ = _0059_ & _0254_;
  assign _3391_ = _0060_ & _0254_;
  assign _3392_ = _0062_ & _0254_;
  assign _3393_ = _0063_ & _0254_;
  assign _3394_ = _0117_ & _1439_;
  assign _3395_ = _0119_ & _1442_;
  assign _3396_ = _0068_ & _0254_;
  assign _3397_ = _0069_ & _0254_;
  assign _3398_ = _0070_ & _0254_;
  assign _3399_ = _0071_ & _0254_;
  assign _3400_ = _0072_ & _0254_;
  assign _3401_ = _0073_ & _0254_;
  assign _3402_ = _0074_ & _0254_;
  assign _3403_ = _0075_ & _0254_;
  assign _3404_ = _0120_ & _1439_;
  assign _3405_ = _0121_ & _1442_;
  assign _3406_ = _0079_ & _0254_;
  assign _3407_ = _0080_ & _0254_;
  assign _3408_ = _0082_ & _0254_;
  assign _3409_ = _0083_ & _0254_;
  assign _3410_ = _0085_ & _0254_;
  assign _3411_ = _0086_ & _0254_;
  assign _3412_ = _0088_ & _0254_;
  assign _3413_ = _0089_ & _0254_;
  assign _3414_ = _0123_ & _1439_;
  assign _3415_ = _0125_ & _1442_;
  assign _3416_ = _0094_ & _0254_;
  assign _3417_ = _0095_ & _0254_;
  assign _3418_ = _0096_ & _0254_;
  assign _3419_ = _0097_ & _0254_;
  assign _3420_ = _0098_ & _0254_;
  assign _3421_ = _0099_ & _0254_;
  assign _3422_ = _0100_ & _0254_;
  assign _3423_ = _0101_ & _0254_;
  assign _3424_ = _0126_ & _1439_;
  assign _3425_ = _0127_ & _1442_;
  assign _3426_ = _3346_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0] ;
  assign _3427_ = _3347_ ? 1'h0 : _3426_;
  assign _3428_ = _3348_ ? 1'h0 : _3427_;
  assign _3429_ = _3349_ ? 1'h0 : _3428_;
  assign _3430_ = _3350_ ? 1'h0 : _3429_;
  assign _3431_ = _3351_ ? 1'h0 : _3430_;
  assign _3432_ = _3352_ ? 1'h0 : _3431_;
  assign _3433_ = _3353_ ? 1'h0 : _3432_;
  assign _3434_ = _3354_ ? _1445_ : _3433_;
  assign _3435_ = _3355_ ? _1446_ : _3434_;
  assign _3436_ = _3356_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1] ;
  assign _3437_ = _3357_ ? 1'h0 : _3436_;
  assign _3438_ = _3358_ ? 1'h0 : _3437_;
  assign _3439_ = _3359_ ? 1'h0 : _3438_;
  assign _3440_ = _3360_ ? 1'h0 : _3439_;
  assign _3441_ = _3361_ ? 1'h0 : _3440_;
  assign _3442_ = _3362_ ? 1'h0 : _3441_;
  assign _3443_ = _3363_ ? 1'h0 : _3442_;
  assign _3444_ = _3364_ ? _1445_ : _3443_;
  assign _3445_ = _3365_ ? _1446_ : _3444_;
  assign _3446_ = _3366_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2] ;
  assign _3447_ = _3367_ ? 1'h0 : _3446_;
  assign _3448_ = _3368_ ? 1'h0 : _3447_;
  assign _3449_ = _3369_ ? 1'h0 : _3448_;
  assign _3450_ = _3370_ ? 1'h0 : _3449_;
  assign _3451_ = _3371_ ? 1'h0 : _3450_;
  assign _3452_ = _3372_ ? 1'h0 : _3451_;
  assign _3453_ = _3373_ ? 1'h0 : _3452_;
  assign _3454_ = _3374_ ? _1445_ : _3453_;
  assign _3455_ = _3375_ ? _1446_ : _3454_;
  assign _3456_ = _3376_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3] ;
  assign _3457_ = _3377_ ? 1'h0 : _3456_;
  assign _3458_ = _3378_ ? 1'h0 : _3457_;
  assign _3459_ = _3379_ ? 1'h0 : _3458_;
  assign _3460_ = _3380_ ? 1'h0 : _3459_;
  assign _3461_ = _3381_ ? 1'h0 : _3460_;
  assign _3462_ = _3382_ ? 1'h0 : _3461_;
  assign _3463_ = _3383_ ? 1'h0 : _3462_;
  assign _3464_ = _3384_ ? _1445_ : _3463_;
  assign _3465_ = _3385_ ? _1446_ : _3464_;
  assign _3466_ = _3386_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4] ;
  assign _3467_ = _3387_ ? 1'h0 : _3466_;
  assign _3468_ = _3388_ ? 1'h0 : _3467_;
  assign _3469_ = _3389_ ? 1'h0 : _3468_;
  assign _3470_ = _3390_ ? 1'h0 : _3469_;
  assign _3471_ = _3391_ ? 1'h0 : _3470_;
  assign _3472_ = _3392_ ? 1'h0 : _3471_;
  assign _3473_ = _3393_ ? 1'h0 : _3472_;
  assign _3474_ = _3394_ ? _1445_ : _3473_;
  assign _3475_ = _3395_ ? _1446_ : _3474_;
  assign _3476_ = _3396_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5] ;
  assign _3477_ = _3397_ ? 1'h0 : _3476_;
  assign _3478_ = _3398_ ? 1'h0 : _3477_;
  assign _3479_ = _3399_ ? 1'h0 : _3478_;
  assign _3480_ = _3400_ ? 1'h0 : _3479_;
  assign _3481_ = _3401_ ? 1'h0 : _3480_;
  assign _3482_ = _3402_ ? 1'h0 : _3481_;
  assign _3483_ = _3403_ ? 1'h0 : _3482_;
  assign _3484_ = _3404_ ? _1445_ : _3483_;
  assign _3485_ = _3405_ ? _1446_ : _3484_;
  assign _3486_ = _3406_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6] ;
  assign _3487_ = _3407_ ? 1'h0 : _3486_;
  assign _3488_ = _3408_ ? 1'h0 : _3487_;
  assign _3489_ = _3409_ ? 1'h0 : _3488_;
  assign _3490_ = _3410_ ? 1'h0 : _3489_;
  assign _3491_ = _3411_ ? 1'h0 : _3490_;
  assign _3492_ = _3412_ ? 1'h0 : _3491_;
  assign _3493_ = _3413_ ? 1'h0 : _3492_;
  assign _3494_ = _3414_ ? _1445_ : _3493_;
  assign _3495_ = _3415_ ? _1446_ : _3494_;
  assign _3496_ = _3416_ ? 1'h0 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7] ;
  assign _3497_ = _3417_ ? 1'h0 : _3496_;
  assign _3498_ = _3418_ ? 1'h0 : _3497_;
  assign _3499_ = _3419_ ? 1'h0 : _3498_;
  assign _3500_ = _3420_ ? 1'h0 : _3499_;
  assign _3501_ = _3421_ ? 1'h0 : _3500_;
  assign _3502_ = _3422_ ? 1'h0 : _3501_;
  assign _3503_ = _3423_ ? 1'h0 : _3502_;
  assign _3504_ = _3424_ ? _1445_ : _3503_;
  assign _3505_ = _3425_ ? _1446_ : _3504_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[0]  <= _3435_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[1]  <= _3445_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[2]  <= _3455_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[3]  <= _3465_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[4]  <= _3475_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[5]  <= _3485_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[6]  <= _3495_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_q[7]  <= _3505_;
  assign _1649_ = 1'h1 ? _3507_ : _3506_;
  assign _3506_ = 1'h1 ? _3509_ : _3508_;
  assign _3507_ = 1'h1 ? _3511_ : _3510_;
  assign _3508_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[0] ;
  assign _3509_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[2] ;
  assign _3510_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[4] ;
  assign _3511_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[6] ;
  assign _1648_ = 1'h1 ? _3513_ : _3512_;
  assign _3512_ = 1'h1 ? _3515_ : _3514_;
  assign _3513_ = 1'h1 ? _3517_ : _3516_;
  assign _3514_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[0] ;
  assign _3515_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[2] ;
  assign _3516_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[4] ;
  assign _3517_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[6] ;
  assign _1647_ = 1'h1 ? _3519_ : _3518_;
  assign _3518_ = 1'h0 ? _3521_ : _3520_;
  assign _3519_ = 1'h0 ? _3523_ : _3522_;
  assign _3520_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[0] ;
  assign _3521_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[2] ;
  assign _3522_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[4] ;
  assign _3523_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[6] ;
  assign _1646_ = 1'h1 ? _3525_ : _3524_;
  assign _3524_ = 1'h0 ? _3527_ : _3526_;
  assign _3525_ = 1'h0 ? _3529_ : _3528_;
  assign _3526_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[0] ;
  assign _3527_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[2] ;
  assign _3528_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[4] ;
  assign _3529_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[6] ;
  assign _1645_ = 1'h0 ? _3531_ : _3530_;
  assign _3530_ = 1'h1 ? _3533_ : _3532_;
  assign _3531_ = 1'h1 ? _3535_ : _3534_;
  assign _3532_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[0] ;
  assign _3533_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[2] ;
  assign _3534_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[4] ;
  assign _3535_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[6] ;
  assign _1644_ = 1'h0 ? _3537_ : _3536_;
  assign _3536_ = 1'h1 ? _3539_ : _3538_;
  assign _3537_ = 1'h1 ? _3541_ : _3540_;
  assign _3538_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[0] ;
  assign _3539_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[2] ;
  assign _3540_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[4] ;
  assign _3541_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[6] ;
  assign _1643_ = 1'h0 ? _3543_ : _3542_;
  assign _3542_ = 1'h0 ? _3545_ : _3544_;
  assign _3543_ = 1'h0 ? _3547_ : _3546_;
  assign _3544_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[0] ;
  assign _3545_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[2] ;
  assign _3546_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[4] ;
  assign _3547_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[6] ;
  assign _1642_ = 1'h0 ? _3549_ : _3548_;
  assign _3548_ = 1'h0 ? _3551_ : _3550_;
  assign _3549_ = 1'h0 ? _3553_ : _3552_;
  assign _3550_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[0] ;
  assign _3551_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[2] ;
  assign _3552_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[4] ;
  assign _3553_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[6] ;
  assign _3554_ = _0001_ & _0254_;
  assign _3555_ = _0002_ & _0254_;
  assign _3556_ = _0004_ & _0254_;
  assign _3557_ = _0005_ & _0254_;
  assign _3558_ = _0007_ & _0254_;
  assign _3559_ = _0008_ & _0254_;
  assign _3560_ = _0010_ & _0254_;
  assign _3561_ = _0011_ & _0254_;
  assign _3562_ = _0105_ & _1439_;
  assign _3563_ = _0107_ & _1442_;
  assign _3564_ = _0016_ & _0254_;
  assign _3565_ = _0017_ & _0254_;
  assign _3566_ = _0018_ & _0254_;
  assign _3567_ = _0019_ & _0254_;
  assign _3568_ = _0020_ & _0254_;
  assign _3569_ = _0021_ & _0254_;
  assign _3570_ = _0022_ & _0254_;
  assign _3571_ = _0023_ & _0254_;
  assign _3572_ = _0108_ & _1439_;
  assign _3573_ = _0109_ & _1442_;
  assign _3574_ = _0027_ & _0254_;
  assign _3575_ = _0028_ & _0254_;
  assign _3576_ = _0030_ & _0254_;
  assign _3577_ = _0031_ & _0254_;
  assign _3578_ = _0033_ & _0254_;
  assign _3579_ = _0034_ & _0254_;
  assign _3580_ = _0036_ & _0254_;
  assign _3581_ = _0037_ & _0254_;
  assign _3582_ = _0111_ & _1439_;
  assign _3583_ = _0113_ & _1442_;
  assign _3584_ = _0042_ & _0254_;
  assign _3585_ = _0043_ & _0254_;
  assign _3586_ = _0044_ & _0254_;
  assign _3587_ = _0045_ & _0254_;
  assign _3588_ = _0046_ & _0254_;
  assign _3589_ = _0047_ & _0254_;
  assign _3590_ = _0048_ & _0254_;
  assign _3591_ = _0049_ & _0254_;
  assign _3592_ = _0114_ & _1439_;
  assign _3593_ = _0115_ & _1442_;
  assign _3594_ = _0053_ & _0254_;
  assign _3595_ = _0054_ & _0254_;
  assign _3596_ = _0056_ & _0254_;
  assign _3597_ = _0057_ & _0254_;
  assign _3598_ = _0059_ & _0254_;
  assign _3599_ = _0060_ & _0254_;
  assign _3600_ = _0062_ & _0254_;
  assign _3601_ = _0063_ & _0254_;
  assign _3602_ = _0117_ & _1439_;
  assign _3603_ = _0119_ & _1442_;
  assign _3604_ = _0068_ & _0254_;
  assign _3605_ = _0069_ & _0254_;
  assign _3606_ = _0070_ & _0254_;
  assign _3607_ = _0071_ & _0254_;
  assign _3608_ = _0072_ & _0254_;
  assign _3609_ = _0073_ & _0254_;
  assign _3610_ = _0074_ & _0254_;
  assign _3611_ = _0075_ & _0254_;
  assign _3612_ = _0120_ & _1439_;
  assign _3613_ = _0121_ & _1442_;
  assign _3614_ = _0079_ & _0254_;
  assign _3615_ = _0080_ & _0254_;
  assign _3616_ = _0082_ & _0254_;
  assign _3617_ = _0083_ & _0254_;
  assign _3618_ = _0085_ & _0254_;
  assign _3619_ = _0086_ & _0254_;
  assign _3620_ = _0088_ & _0254_;
  assign _3621_ = _0089_ & _0254_;
  assign _3622_ = _0123_ & _1439_;
  assign _3623_ = _0125_ & _1442_;
  assign _3624_ = _0094_ & _0254_;
  assign _3625_ = _0095_ & _0254_;
  assign _3626_ = _0096_ & _0254_;
  assign _3627_ = _0097_ & _0254_;
  assign _3628_ = _0098_ & _0254_;
  assign _3629_ = _0099_ & _0254_;
  assign _3630_ = _0100_ & _0254_;
  assign _3631_ = _0101_ & _0254_;
  assign _3632_ = _0126_ & _1439_;
  assign _3633_ = _0127_ & _1442_;
  assign _3634_ = _3554_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[0] ;
  assign _3635_ = _3555_ ? 32'h00000000 : _3634_;
  assign _3636_ = _3556_ ? 32'h00000000 : _3635_;
  assign _3637_ = _3557_ ? 32'h00000000 : _3636_;
  assign _3638_ = _3558_ ? 32'h00000000 : _3637_;
  assign _3639_ = _3559_ ? 32'h00000000 : _3638_;
  assign _3640_ = _3560_ ? 32'h00000000 : _3639_;
  assign _3641_ = _3561_ ? 32'h00000000 : _3640_;
  assign _3642_ = _3562_ ? _1447_ : _3641_;
  assign _3643_ = _3563_ ? _1448_ : _3642_;
  assign _3644_ = _3564_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[1] ;
  assign _3645_ = _3565_ ? 32'h00000000 : _3644_;
  assign _3646_ = _3566_ ? 32'h00000000 : _3645_;
  assign _3647_ = _3567_ ? 32'h00000000 : _3646_;
  assign _3648_ = _3568_ ? 32'h00000000 : _3647_;
  assign _3649_ = _3569_ ? 32'h00000000 : _3648_;
  assign _3650_ = _3570_ ? 32'h00000000 : _3649_;
  assign _3651_ = _3571_ ? 32'h00000000 : _3650_;
  assign _3652_ = _3572_ ? _1447_ : _3651_;
  assign _3653_ = _3573_ ? _1448_ : _3652_;
  assign _3654_ = _3574_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[2] ;
  assign _3655_ = _3575_ ? 32'h00000000 : _3654_;
  assign _3656_ = _3576_ ? 32'h00000000 : _3655_;
  assign _3657_ = _3577_ ? 32'h00000000 : _3656_;
  assign _3658_ = _3578_ ? 32'h00000000 : _3657_;
  assign _3659_ = _3579_ ? 32'h00000000 : _3658_;
  assign _3660_ = _3580_ ? 32'h00000000 : _3659_;
  assign _3661_ = _3581_ ? 32'h00000000 : _3660_;
  assign _3662_ = _3582_ ? _1447_ : _3661_;
  assign _3663_ = _3583_ ? _1448_ : _3662_;
  assign _3664_ = _3584_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3] ;
  assign _3665_ = _3585_ ? 32'h00000000 : _3664_;
  assign _3666_ = _3586_ ? 32'h00000000 : _3665_;
  assign _3667_ = _3587_ ? 32'h00000000 : _3666_;
  assign _3668_ = _3588_ ? 32'h00000000 : _3667_;
  assign _3669_ = _3589_ ? 32'h00000000 : _3668_;
  assign _3670_ = _3590_ ? 32'h00000000 : _3669_;
  assign _3671_ = _3591_ ? 32'h00000000 : _3670_;
  assign _3672_ = _3592_ ? _1447_ : _3671_;
  assign _3673_ = _3593_ ? _1448_ : _3672_;
  assign _3674_ = _3594_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[4] ;
  assign _3675_ = _3595_ ? 32'h00000000 : _3674_;
  assign _3676_ = _3596_ ? 32'h00000000 : _3675_;
  assign _3677_ = _3597_ ? 32'h00000000 : _3676_;
  assign _3678_ = _3598_ ? 32'h00000000 : _3677_;
  assign _3679_ = _3599_ ? 32'h00000000 : _3678_;
  assign _3680_ = _3600_ ? 32'h00000000 : _3679_;
  assign _3681_ = _3601_ ? 32'h00000000 : _3680_;
  assign _3682_ = _3602_ ? _1447_ : _3681_;
  assign _3683_ = _3603_ ? _1448_ : _3682_;
  assign _3684_ = _3604_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[5] ;
  assign _3685_ = _3605_ ? 32'h00000000 : _3684_;
  assign _3686_ = _3606_ ? 32'h00000000 : _3685_;
  assign _3687_ = _3607_ ? 32'h00000000 : _3686_;
  assign _3688_ = _3608_ ? 32'h00000000 : _3687_;
  assign _3689_ = _3609_ ? 32'h00000000 : _3688_;
  assign _3690_ = _3610_ ? 32'h00000000 : _3689_;
  assign _3691_ = _3611_ ? 32'h00000000 : _3690_;
  assign _3692_ = _3612_ ? _1447_ : _3691_;
  assign _3693_ = _3613_ ? _1448_ : _3692_;
  assign _3694_ = _3614_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[6] ;
  assign _3695_ = _3615_ ? 32'h00000000 : _3694_;
  assign _3696_ = _3616_ ? 32'h00000000 : _3695_;
  assign _3697_ = _3617_ ? 32'h00000000 : _3696_;
  assign _3698_ = _3618_ ? 32'h00000000 : _3697_;
  assign _3699_ = _3619_ ? 32'h00000000 : _3698_;
  assign _3700_ = _3620_ ? 32'h00000000 : _3699_;
  assign _3701_ = _3621_ ? 32'h00000000 : _3700_;
  assign _3702_ = _3622_ ? _1447_ : _3701_;
  assign _3703_ = _3623_ ? _1448_ : _3702_;
  assign _3704_ = _3624_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7] ;
  assign _3705_ = _3625_ ? 32'h00000000 : _3704_;
  assign _3706_ = _3626_ ? 32'h00000000 : _3705_;
  assign _3707_ = _3627_ ? 32'h00000000 : _3706_;
  assign _3708_ = _3628_ ? 32'h00000000 : _3707_;
  assign _3709_ = _3629_ ? 32'h00000000 : _3708_;
  assign _3710_ = _3630_ ? 32'h00000000 : _3709_;
  assign _3711_ = _3631_ ? 32'h00000000 : _3710_;
  assign _3712_ = _3632_ ? _1447_ : _3711_;
  assign _3713_ = _3633_ ? _1448_ : _3712_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[0]  <= _3643_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[1]  <= _3653_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[2]  <= _3663_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[3]  <= _3673_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[4]  <= _3683_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[5]  <= _3693_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[6]  <= _3703_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_pc_q[7]  <= _3713_;
  assign _1657_ = 1'h1 ? _3715_ : _3714_;
  assign _3714_ = 1'h1 ? _3717_ : _3716_;
  assign _3715_ = 1'h1 ? _3719_ : _3718_;
  assign _3716_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[0] ;
  assign _3717_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2] ;
  assign _3718_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[4] ;
  assign _3719_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6] ;
  assign _1656_ = 1'h1 ? _3721_ : _3720_;
  assign _3720_ = 1'h1 ? _3723_ : _3722_;
  assign _3721_ = 1'h1 ? _3725_ : _3724_;
  assign _3722_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[0] ;
  assign _3723_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2] ;
  assign _3724_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[4] ;
  assign _3725_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6] ;
  assign _1655_ = 1'h1 ? _3727_ : _3726_;
  assign _3726_ = 1'h0 ? _3729_ : _3728_;
  assign _3727_ = 1'h0 ? _3731_ : _3730_;
  assign _3728_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[0] ;
  assign _3729_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2] ;
  assign _3730_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[4] ;
  assign _3731_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6] ;
  assign _1654_ = 1'h1 ? _3733_ : _3732_;
  assign _3732_ = 1'h0 ? _3735_ : _3734_;
  assign _3733_ = 1'h0 ? _3737_ : _3736_;
  assign _3734_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[0] ;
  assign _3735_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2] ;
  assign _3736_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[4] ;
  assign _3737_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6] ;
  assign _1653_ = 1'h0 ? _3739_ : _3738_;
  assign _3738_ = 1'h1 ? _3741_ : _3740_;
  assign _3739_ = 1'h1 ? _3743_ : _3742_;
  assign _3740_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[0] ;
  assign _3741_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2] ;
  assign _3742_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[4] ;
  assign _3743_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6] ;
  assign _1652_ = 1'h0 ? _3745_ : _3744_;
  assign _3744_ = 1'h1 ? _3747_ : _3746_;
  assign _3745_ = 1'h1 ? _3749_ : _3748_;
  assign _3746_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[0] ;
  assign _3747_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2] ;
  assign _3748_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[4] ;
  assign _3749_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6] ;
  assign _1651_ = 1'h0 ? _3751_ : _3750_;
  assign _3750_ = 1'h0 ? _3753_ : _3752_;
  assign _3751_ = 1'h0 ? _3755_ : _3754_;
  assign _3752_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[0] ;
  assign _3753_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2] ;
  assign _3754_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[4] ;
  assign _3755_ = 1'h1 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6] ;
  assign _1650_ = 1'h0 ? _3757_ : _3756_;
  assign _3756_ = 1'h0 ? _3759_ : _3758_;
  assign _3757_ = 1'h0 ? _3761_ : _3760_;
  assign _3758_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[0] ;
  assign _3759_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2] ;
  assign _3760_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[4] ;
  assign _3761_ = 1'h0 ? \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6] ;
  assign _3762_ = _0001_ & _0254_;
  assign _3763_ = _0002_ & _0254_;
  assign _3764_ = _0004_ & _0254_;
  assign _3765_ = _0005_ & _0254_;
  assign _3766_ = _0007_ & _0254_;
  assign _3767_ = _0008_ & _0254_;
  assign _3768_ = _0010_ & _0254_;
  assign _3769_ = _0011_ & _0254_;
  assign _3770_ = _0129_ & _1451_[31];
  assign _3771_ = _0107_ & _1442_;
  assign _3772_ = _0016_ & _0254_;
  assign _3773_ = _0017_ & _0254_;
  assign _3774_ = _0018_ & _0254_;
  assign _3775_ = _0019_ & _0254_;
  assign _3776_ = _0020_ & _0254_;
  assign _3777_ = _0021_ & _0254_;
  assign _3778_ = _0022_ & _0254_;
  assign _3779_ = _0023_ & _0254_;
  assign _3780_ = _0130_ & _1451_[31];
  assign _3781_ = _0109_ & _1442_;
  assign _3782_ = _0027_ & _0254_;
  assign _3783_ = _0028_ & _0254_;
  assign _3784_ = _0030_ & _0254_;
  assign _3785_ = _0031_ & _0254_;
  assign _3786_ = _0033_ & _0254_;
  assign _3787_ = _0034_ & _0254_;
  assign _3788_ = _0036_ & _0254_;
  assign _3789_ = _0037_ & _0254_;
  assign _3790_ = _0132_ & _1451_[31];
  assign _3791_ = _0113_ & _1442_;
  assign _3792_ = _0042_ & _0254_;
  assign _3793_ = _0043_ & _0254_;
  assign _3794_ = _0044_ & _0254_;
  assign _3795_ = _0045_ & _0254_;
  assign _3796_ = _0046_ & _0254_;
  assign _3797_ = _0047_ & _0254_;
  assign _3798_ = _0048_ & _0254_;
  assign _3799_ = _0049_ & _0254_;
  assign _3800_ = _0133_ & _1451_[31];
  assign _3801_ = _0115_ & _1442_;
  assign _3802_ = _0053_ & _0254_;
  assign _3803_ = _0054_ & _0254_;
  assign _3804_ = _0056_ & _0254_;
  assign _3805_ = _0057_ & _0254_;
  assign _3806_ = _0059_ & _0254_;
  assign _3807_ = _0060_ & _0254_;
  assign _3808_ = _0062_ & _0254_;
  assign _3809_ = _0063_ & _0254_;
  assign _3810_ = _0135_ & _1451_[31];
  assign _3811_ = _0119_ & _1442_;
  assign _3812_ = _0068_ & _0254_;
  assign _3813_ = _0069_ & _0254_;
  assign _3814_ = _0070_ & _0254_;
  assign _3815_ = _0071_ & _0254_;
  assign _3816_ = _0072_ & _0254_;
  assign _3817_ = _0073_ & _0254_;
  assign _3818_ = _0074_ & _0254_;
  assign _3819_ = _0075_ & _0254_;
  assign _3820_ = _0136_ & _1451_[31];
  assign _3821_ = _0121_ & _1442_;
  assign _3822_ = _0079_ & _0254_;
  assign _3823_ = _0080_ & _0254_;
  assign _3824_ = _0082_ & _0254_;
  assign _3825_ = _0083_ & _0254_;
  assign _3826_ = _0085_ & _0254_;
  assign _3827_ = _0086_ & _0254_;
  assign _3828_ = _0088_ & _0254_;
  assign _3829_ = _0089_ & _0254_;
  assign _3830_ = _0138_ & _1451_[31];
  assign _3831_ = _0125_ & _1442_;
  assign _3832_ = _0094_ & _0254_;
  assign _3833_ = _0095_ & _0254_;
  assign _3834_ = _0096_ & _0254_;
  assign _3835_ = _0097_ & _0254_;
  assign _3836_ = _0098_ & _0254_;
  assign _3837_ = _0099_ & _0254_;
  assign _3838_ = _0100_ & _0254_;
  assign _3839_ = _0101_ & _0254_;
  assign _3840_ = _0139_ & _1451_[31];
  assign _3841_ = _0127_ & _1442_;
  assign _3842_ = _3762_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[0] ;
  assign _3843_ = _3763_ ? 32'h00000000 : _3842_;
  assign _3844_ = _3764_ ? 32'h00000000 : _3843_;
  assign _3845_ = _3765_ ? 32'h00000000 : _3844_;
  assign _3846_ = _3766_ ? 32'h00000000 : _3845_;
  assign _3847_ = _3767_ ? 32'h00000000 : _3846_;
  assign _3848_ = _3768_ ? 32'h00000000 : _3847_;
  assign _3849_ = _3769_ ? 32'h00000000 : _3848_;
  assign _3850_ = _3770_ ? _1450_ : _3849_;
  assign _3851_ = _3771_ ? _1452_ : _3850_;
  assign _3852_ = _3772_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[1] ;
  assign _3853_ = _3773_ ? 32'h00000000 : _3852_;
  assign _3854_ = _3774_ ? 32'h00000000 : _3853_;
  assign _3855_ = _3775_ ? 32'h00000000 : _3854_;
  assign _3856_ = _3776_ ? 32'h00000000 : _3855_;
  assign _3857_ = _3777_ ? 32'h00000000 : _3856_;
  assign _3858_ = _3778_ ? 32'h00000000 : _3857_;
  assign _3859_ = _3779_ ? 32'h00000000 : _3858_;
  assign _3860_ = _3780_ ? _1450_ : _3859_;
  assign _3861_ = _3781_ ? _1452_ : _3860_;
  assign _3862_ = _3782_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2] ;
  assign _3863_ = _3783_ ? 32'h00000000 : _3862_;
  assign _3864_ = _3784_ ? 32'h00000000 : _3863_;
  assign _3865_ = _3785_ ? 32'h00000000 : _3864_;
  assign _3866_ = _3786_ ? 32'h00000000 : _3865_;
  assign _3867_ = _3787_ ? 32'h00000000 : _3866_;
  assign _3868_ = _3788_ ? 32'h00000000 : _3867_;
  assign _3869_ = _3789_ ? 32'h00000000 : _3868_;
  assign _3870_ = _3790_ ? _1450_ : _3869_;
  assign _3871_ = _3791_ ? _1452_ : _3870_;
  assign _3872_ = _3792_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3] ;
  assign _3873_ = _3793_ ? 32'h00000000 : _3872_;
  assign _3874_ = _3794_ ? 32'h00000000 : _3873_;
  assign _3875_ = _3795_ ? 32'h00000000 : _3874_;
  assign _3876_ = _3796_ ? 32'h00000000 : _3875_;
  assign _3877_ = _3797_ ? 32'h00000000 : _3876_;
  assign _3878_ = _3798_ ? 32'h00000000 : _3877_;
  assign _3879_ = _3799_ ? 32'h00000000 : _3878_;
  assign _3880_ = _3800_ ? _1450_ : _3879_;
  assign _3881_ = _3801_ ? _1452_ : _3880_;
  assign _3882_ = _3802_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[4] ;
  assign _3883_ = _3803_ ? 32'h00000000 : _3882_;
  assign _3884_ = _3804_ ? 32'h00000000 : _3883_;
  assign _3885_ = _3805_ ? 32'h00000000 : _3884_;
  assign _3886_ = _3806_ ? 32'h00000000 : _3885_;
  assign _3887_ = _3807_ ? 32'h00000000 : _3886_;
  assign _3888_ = _3808_ ? 32'h00000000 : _3887_;
  assign _3889_ = _3809_ ? 32'h00000000 : _3888_;
  assign _3890_ = _3810_ ? _1450_ : _3889_;
  assign _3891_ = _3811_ ? _1452_ : _3890_;
  assign _3892_ = _3812_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5] ;
  assign _3893_ = _3813_ ? 32'h00000000 : _3892_;
  assign _3894_ = _3814_ ? 32'h00000000 : _3893_;
  assign _3895_ = _3815_ ? 32'h00000000 : _3894_;
  assign _3896_ = _3816_ ? 32'h00000000 : _3895_;
  assign _3897_ = _3817_ ? 32'h00000000 : _3896_;
  assign _3898_ = _3818_ ? 32'h00000000 : _3897_;
  assign _3899_ = _3819_ ? 32'h00000000 : _3898_;
  assign _3900_ = _3820_ ? _1450_ : _3899_;
  assign _3901_ = _3821_ ? _1452_ : _3900_;
  assign _3902_ = _3822_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6] ;
  assign _3903_ = _3823_ ? 32'h00000000 : _3902_;
  assign _3904_ = _3824_ ? 32'h00000000 : _3903_;
  assign _3905_ = _3825_ ? 32'h00000000 : _3904_;
  assign _3906_ = _3826_ ? 32'h00000000 : _3905_;
  assign _3907_ = _3827_ ? 32'h00000000 : _3906_;
  assign _3908_ = _3828_ ? 32'h00000000 : _3907_;
  assign _3909_ = _3829_ ? 32'h00000000 : _3908_;
  assign _3910_ = _3830_ ? _1450_ : _3909_;
  assign _3911_ = _3831_ ? _1452_ : _3910_;
  assign _3912_ = _3832_ ? 32'h00000000 : \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[7] ;
  assign _3913_ = _3833_ ? 32'h00000000 : _3912_;
  assign _3914_ = _3834_ ? 32'h00000000 : _3913_;
  assign _3915_ = _3835_ ? 32'h00000000 : _3914_;
  assign _3916_ = _3836_ ? 32'h00000000 : _3915_;
  assign _3917_ = _3837_ ? 32'h00000000 : _3916_;
  assign _3918_ = _3838_ ? 32'h00000000 : _3917_;
  assign _3919_ = _3839_ ? 32'h00000000 : _3918_;
  assign _3920_ = _3840_ ? _1450_ : _3919_;
  assign _3921_ = _3841_ ? _1452_ : _3920_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[0]  <= _3851_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[1]  <= _3861_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[2]  <= _3871_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[3]  <= _3881_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[4]  <= _3891_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[5]  <= _3901_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[6]  <= _3911_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.btb_target_q[7]  <= _3921_;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.ras_pc_pred_w  = \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q [2] ? _3923_ : _3922_;
  assign _3922_ = \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q [1] ? _3925_ : _3924_;
  assign _3923_ = \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q [1] ? _3927_ : _3926_;
  assign _3924_ = \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q [0] ? \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[1]  : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[0] ;
  assign _3925_ = \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q [0] ? \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[3]  : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[2] ;
  assign _3926_ = \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q [0] ? \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[5]  : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[4] ;
  assign _3927_ = \u_frontend.u_npc.BRANCH_PREDICTION.ras_index_q [0] ? \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[7]  : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[6] ;
  assign _3928_ = _0001_ & _0254_;
  assign _3929_ = _0002_ & _0254_;
  assign _3930_ = _0004_ & _0254_;
  assign _3931_ = _0005_ & _0254_;
  assign _3932_ = _0007_ & _0254_;
  assign _3933_ = _0008_ & _0254_;
  assign _3934_ = _0010_ & _0254_;
  assign _3935_ = _0011_ & _0254_;
  assign _3936_ = _0141_ & _1455_[31];
  assign _3937_ = _0143_ & _1458_[31];
  assign _3938_ = _0016_ & _0254_;
  assign _3939_ = _0017_ & _0254_;
  assign _3940_ = _0018_ & _0254_;
  assign _3941_ = _0019_ & _0254_;
  assign _3942_ = _0020_ & _0254_;
  assign _3943_ = _0021_ & _0254_;
  assign _3944_ = _0022_ & _0254_;
  assign _3945_ = _0023_ & _0254_;
  assign _3946_ = _0144_ & _1455_[31];
  assign _3947_ = _0145_ & _1458_[31];
  assign _3948_ = _0027_ & _0254_;
  assign _3949_ = _0028_ & _0254_;
  assign _3950_ = _0030_ & _0254_;
  assign _3951_ = _0031_ & _0254_;
  assign _3952_ = _0033_ & _0254_;
  assign _3953_ = _0034_ & _0254_;
  assign _3954_ = _0036_ & _0254_;
  assign _3955_ = _0037_ & _0254_;
  assign _3956_ = _0147_ & _1455_[31];
  assign _3957_ = _0149_ & _1458_[31];
  assign _3958_ = _0042_ & _0254_;
  assign _3959_ = _0043_ & _0254_;
  assign _3960_ = _0044_ & _0254_;
  assign _3961_ = _0045_ & _0254_;
  assign _3962_ = _0046_ & _0254_;
  assign _3963_ = _0047_ & _0254_;
  assign _3964_ = _0048_ & _0254_;
  assign _3965_ = _0049_ & _0254_;
  assign _3966_ = _0150_ & _1455_[31];
  assign _3967_ = _0151_ & _1458_[31];
  assign _3968_ = _0053_ & _0254_;
  assign _3969_ = _0054_ & _0254_;
  assign _3970_ = _0056_ & _0254_;
  assign _3971_ = _0057_ & _0254_;
  assign _3972_ = _0059_ & _0254_;
  assign _3973_ = _0060_ & _0254_;
  assign _3974_ = _0062_ & _0254_;
  assign _3975_ = _0063_ & _0254_;
  assign _3976_ = _0153_ & _1455_[31];
  assign _3977_ = _0155_ & _1458_[31];
  assign _3978_ = _0068_ & _0254_;
  assign _3979_ = _0069_ & _0254_;
  assign _3980_ = _0070_ & _0254_;
  assign _3981_ = _0071_ & _0254_;
  assign _3982_ = _0072_ & _0254_;
  assign _3983_ = _0073_ & _0254_;
  assign _3984_ = _0074_ & _0254_;
  assign _3985_ = _0075_ & _0254_;
  assign _3986_ = _0156_ & _1455_[31];
  assign _3987_ = _0157_ & _1458_[31];
  assign _3988_ = _0079_ & _0254_;
  assign _3989_ = _0080_ & _0254_;
  assign _3990_ = _0082_ & _0254_;
  assign _3991_ = _0083_ & _0254_;
  assign _3992_ = _0085_ & _0254_;
  assign _3993_ = _0086_ & _0254_;
  assign _3994_ = _0088_ & _0254_;
  assign _3995_ = _0089_ & _0254_;
  assign _3996_ = _0159_ & _1455_[31];
  assign _3997_ = _0161_ & _1458_[31];
  assign _3998_ = _0094_ & _0254_;
  assign _3999_ = _0095_ & _0254_;
  assign _4000_ = _0096_ & _0254_;
  assign _4001_ = _0097_ & _0254_;
  assign _4002_ = _0098_ & _0254_;
  assign _4003_ = _0099_ & _0254_;
  assign _4004_ = _0100_ & _0254_;
  assign _4005_ = _0101_ & _0254_;
  assign _4006_ = _0162_ & _1455_[31];
  assign _4007_ = _0163_ & _1458_[31];
  assign _4008_ = _3928_ ? 32'h00000001 : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[0] ;
  assign _4009_ = _3929_ ? 32'h00000001 : _4008_;
  assign _4010_ = _3930_ ? 32'h00000001 : _4009_;
  assign _4011_ = _3931_ ? 32'h00000001 : _4010_;
  assign _4012_ = _3932_ ? 32'h00000001 : _4011_;
  assign _4013_ = _3933_ ? 32'h00000001 : _4012_;
  assign _4014_ = _3934_ ? 32'h00000001 : _4013_;
  assign _4015_ = _3935_ ? 32'h00000001 : _4014_;
  assign _4016_ = _3936_ ? _1454_ : _4015_;
  assign _4017_ = _3937_ ? _1457_ : _4016_;
  assign _4018_ = _3938_ ? 32'h00000001 : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[1] ;
  assign _4019_ = _3939_ ? 32'h00000001 : _4018_;
  assign _4020_ = _3940_ ? 32'h00000001 : _4019_;
  assign _4021_ = _3941_ ? 32'h00000001 : _4020_;
  assign _4022_ = _3942_ ? 32'h00000001 : _4021_;
  assign _4023_ = _3943_ ? 32'h00000001 : _4022_;
  assign _4024_ = _3944_ ? 32'h00000001 : _4023_;
  assign _4025_ = _3945_ ? 32'h00000001 : _4024_;
  assign _4026_ = _3946_ ? _1454_ : _4025_;
  assign _4027_ = _3947_ ? _1457_ : _4026_;
  assign _4028_ = _3948_ ? 32'h00000001 : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[2] ;
  assign _4029_ = _3949_ ? 32'h00000001 : _4028_;
  assign _4030_ = _3950_ ? 32'h00000001 : _4029_;
  assign _4031_ = _3951_ ? 32'h00000001 : _4030_;
  assign _4032_ = _3952_ ? 32'h00000001 : _4031_;
  assign _4033_ = _3953_ ? 32'h00000001 : _4032_;
  assign _4034_ = _3954_ ? 32'h00000001 : _4033_;
  assign _4035_ = _3955_ ? 32'h00000001 : _4034_;
  assign _4036_ = _3956_ ? _1454_ : _4035_;
  assign _4037_ = _3957_ ? _1457_ : _4036_;
  assign _4038_ = _3958_ ? 32'h00000001 : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[3] ;
  assign _4039_ = _3959_ ? 32'h00000001 : _4038_;
  assign _4040_ = _3960_ ? 32'h00000001 : _4039_;
  assign _4041_ = _3961_ ? 32'h00000001 : _4040_;
  assign _4042_ = _3962_ ? 32'h00000001 : _4041_;
  assign _4043_ = _3963_ ? 32'h00000001 : _4042_;
  assign _4044_ = _3964_ ? 32'h00000001 : _4043_;
  assign _4045_ = _3965_ ? 32'h00000001 : _4044_;
  assign _4046_ = _3966_ ? _1454_ : _4045_;
  assign _4047_ = _3967_ ? _1457_ : _4046_;
  assign _4048_ = _3968_ ? 32'h00000001 : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[4] ;
  assign _4049_ = _3969_ ? 32'h00000001 : _4048_;
  assign _4050_ = _3970_ ? 32'h00000001 : _4049_;
  assign _4051_ = _3971_ ? 32'h00000001 : _4050_;
  assign _4052_ = _3972_ ? 32'h00000001 : _4051_;
  assign _4053_ = _3973_ ? 32'h00000001 : _4052_;
  assign _4054_ = _3974_ ? 32'h00000001 : _4053_;
  assign _4055_ = _3975_ ? 32'h00000001 : _4054_;
  assign _4056_ = _3976_ ? _1454_ : _4055_;
  assign _4057_ = _3977_ ? _1457_ : _4056_;
  assign _4058_ = _3978_ ? 32'h00000001 : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[5] ;
  assign _4059_ = _3979_ ? 32'h00000001 : _4058_;
  assign _4060_ = _3980_ ? 32'h00000001 : _4059_;
  assign _4061_ = _3981_ ? 32'h00000001 : _4060_;
  assign _4062_ = _3982_ ? 32'h00000001 : _4061_;
  assign _4063_ = _3983_ ? 32'h00000001 : _4062_;
  assign _4064_ = _3984_ ? 32'h00000001 : _4063_;
  assign _4065_ = _3985_ ? 32'h00000001 : _4064_;
  assign _4066_ = _3986_ ? _1454_ : _4065_;
  assign _4067_ = _3987_ ? _1457_ : _4066_;
  assign _4068_ = _3988_ ? 32'h00000001 : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[6] ;
  assign _4069_ = _3989_ ? 32'h00000001 : _4068_;
  assign _4070_ = _3990_ ? 32'h00000001 : _4069_;
  assign _4071_ = _3991_ ? 32'h00000001 : _4070_;
  assign _4072_ = _3992_ ? 32'h00000001 : _4071_;
  assign _4073_ = _3993_ ? 32'h00000001 : _4072_;
  assign _4074_ = _3994_ ? 32'h00000001 : _4073_;
  assign _4075_ = _3995_ ? 32'h00000001 : _4074_;
  assign _4076_ = _3996_ ? _1454_ : _4075_;
  assign _4077_ = _3997_ ? _1457_ : _4076_;
  assign _4078_ = _3998_ ? 32'h00000001 : \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[7] ;
  assign _4079_ = _3999_ ? 32'h00000001 : _4078_;
  assign _4080_ = _4000_ ? 32'h00000001 : _4079_;
  assign _4081_ = _4001_ ? 32'h00000001 : _4080_;
  assign _4082_ = _4002_ ? 32'h00000001 : _4081_;
  assign _4083_ = _4003_ ? 32'h00000001 : _4082_;
  assign _4084_ = _4004_ ? 32'h00000001 : _4083_;
  assign _4085_ = _4005_ ? 32'h00000001 : _4084_;
  assign _4086_ = _4006_ ? _1454_ : _4085_;
  assign _4087_ = _4007_ ? _1457_ : _4086_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[0]  <= _4017_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[1]  <= _4027_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[2]  <= _4037_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[3]  <= _4047_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[4]  <= _4057_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[5]  <= _4067_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[6]  <= _4077_;
  always @(posedge clk_i)
    \u_frontend.u_npc.BRANCH_PREDICTION.ras_stack_q[7]  <= _4087_;
  assign \u_lsu.u_lsu_request.data_out_o  = \u_lsu.u_lsu_request.rd_ptr_q  ? \u_lsu.u_lsu_request.ram_q[1]  : \u_lsu.u_lsu_request.ram_q[0] ;
  assign _4088_ = _0164_ & _0254_;
  assign _4089_ = _0165_ & _0254_;
  assign _4090_ = _0216_ & _2573_[35];
  assign _4091_ = _0167_ & _0254_;
  assign _4092_ = _0168_ & _0254_;
  assign _4093_ = _0217_ & _2573_[35];
  assign _4094_ = _4088_ ? 36'h000000000 : \u_lsu.u_lsu_request.ram_q[0] ;
  assign _4095_ = _4089_ ? 36'h000000000 : _4094_;
  assign _4096_ = _4090_ ? _2572_ : _4095_;
  assign _4097_ = _4091_ ? 36'h000000000 : \u_lsu.u_lsu_request.ram_q[1] ;
  assign _4098_ = _4092_ ? 36'h000000000 : _4097_;
  assign _4099_ = _4093_ ? _2572_ : _4098_;
  always @(posedge clk_i)
    \u_lsu.u_lsu_request.ram_q[0]  <= _4096_;
  always @(posedge clk_i)
    \u_lsu.u_lsu_request.ram_q[1]  <= _4099_;
  assign _0218_[3] = 1'h0;
  assign _0219_[31:1] = 31'h00000000;
  assign _0220_[31:1] = 31'h00000000;
  assign _0221_[31:1] = 31'h00000000;
  assign _0222_[31:1] = 31'h00000000;
  assign _0223_[3] = 1'h0;
  assign _0224_[31:1] = 31'h00000000;
  assign _0225_[31:1] = 31'h00000000;
  assign _0226_[31:1] = 31'h00000000;
  assign _0227_[31:1] = 31'h00000000;
  assign _0232_[2:1] = 2'h0;
  assign _0234_[31:1] = 31'h00000000;
  assign _0235_[31:1] = 31'h00000000;
  assign _0237_[5] = 1'h0;
  assign _0238_[5] = 1'h0;
  assign _0240_[5] = 1'h0;
  assign _0242_[5] = 1'h0;
  assign _0243_[31:16] = 16'h0000;
  assign _0244_[5] = 1'h0;
  assign _0729_[1] = _0723_;
  assign _0925_[1] = _0919_;
  assign _1326_[31:3] = \u_issue.fetch0_pc_i [31:3];
  assign _1327_[0] = _1327_[1];
  assign _1330_[0] = _1330_[1];
  assign _1355_[0] = _1355_[1];
  assign _1356_[62:0] = { _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63], _1356_[63] };
  assign _1357_[62:0] = { _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63], _1357_[63] };
  assign _1433_[0] = _1433_[1];
  assign _1436_[0] = _1436_[1];
  assign _1451_[30:0] = { _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31], _1451_[31] };
  assign _1455_[30:0] = { _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31], _1455_[31] };
  assign _1458_[30:0] = { _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31], _1458_[31] };
  assign _1667_[30:0] = { _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31], _1667_[31] };
  assign _1670_[30:0] = { _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31], _1670_[31] };
  assign _1671_[30:0] = { _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31], _1671_[31] };
  assign _1679_[30:0] = { _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31], _1679_[31] };
  assign _1680_[30:0] = { _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31], _1680_[31] };
  assign _1694_[0] = _1694_[1];
  assign _1697_[0] = _1697_[1];
  assign _1698_[0] = _1698_[1];
  assign _1703_[30:0] = { _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31], _1703_[31] };
  assign _1706_[30:0] = { _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31], _1706_[31] };
  assign _1707_[30:0] = { _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31], _1707_[31] };
  assign _1719_[1] = \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r ;
  assign _2573_[34:0] = { _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35], _2573_[35] };
  assign _2584_[34:0] = { _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35], _2584_[35] };
  assign branch_csr_pc_w = \u_csr.branch_target_q ;
  assign branch_csr_request_w = \u_csr.branch_q ;
  assign branch_d_exec0_pc_w = \u_exec0.branch_target_r ;
  assign branch_d_exec0_priv_w = 2'h0;
  assign branch_d_exec0_request_w = \u_issue.u_pipe0_ctrl.issue_branch_taken_i ;
  assign branch_d_exec1_pc_w = \u_exec1.branch_target_r ;
  assign branch_d_exec1_priv_w = 2'h0;
  assign branch_d_exec1_request_w = \u_issue.u_pipe1_ctrl.issue_branch_taken_i ;
  assign branch_exec0_is_call_w = \u_exec0.branch_call_q ;
  assign branch_exec0_is_jmp_w = \u_exec0.branch_jmp_q ;
  assign branch_exec0_is_not_taken_w = \u_exec0.branch_ntaken_q ;
  assign branch_exec0_is_ret_w = \u_exec0.branch_ret_q ;
  assign branch_exec0_is_taken_w = \u_exec0.branch_taken_q ;
  assign branch_exec0_pc_w = \u_exec0.pc_x_q ;
  assign branch_exec0_source_w = \u_exec0.pc_m_q ;
  assign branch_exec1_is_call_w = \u_exec1.branch_call_q ;
  assign branch_exec1_is_jmp_w = \u_exec1.branch_jmp_q ;
  assign branch_exec1_is_not_taken_w = \u_exec1.branch_ntaken_q ;
  assign branch_exec1_is_ret_w = \u_exec1.branch_ret_q ;
  assign branch_exec1_is_taken_w = \u_exec1.branch_taken_q ;
  assign branch_exec1_pc_w = \u_exec1.pc_x_q ;
  assign branch_exec1_request_w = \u_issue.branch_exec1_request_i ;
  assign branch_exec1_source_w = \u_exec1.pc_m_q ;
  assign branch_info_is_call_w = \u_frontend.u_npc.branch_is_call_i ;
  assign branch_info_is_jmp_w = \u_frontend.u_npc.branch_is_jmp_i ;
  assign branch_info_is_not_taken_w = \u_frontend.u_npc.branch_is_not_taken_i ;
  assign branch_info_is_ret_w = \u_frontend.u_npc.branch_is_ret_i ;
  assign branch_info_is_taken_w = \u_frontend.u_npc.branch_is_taken_i ;
  assign branch_info_pc_w = \u_frontend.u_npc.branch_pc_i ;
  assign branch_info_request_w = \u_frontend.u_npc.branch_request_i ;
  assign branch_info_source_w = \u_frontend.u_npc.branch_source_i ;
  assign branch_pc_w = \u_frontend.u_fetch.branch_pc_i ;
  assign branch_priv_w = \u_frontend.branch_priv_i ;
  assign branch_request_w = \u_frontend.u_fetch.branch_request_i ;
  assign cpu_id_i = 32'h00000000;
  assign csr_opcode_invalid_w = \u_csr.opcode_invalid_i ;
  assign csr_opcode_opcode_w = \u_csr.opcode_opcode_i ;
  assign csr_opcode_pc_w = \u_exec0.opcode_pc_i ;
  assign csr_opcode_ra_idx_w = \u_csr.opcode_opcode_i [19:15];
  assign csr_opcode_ra_operand_w = \u_csr.opcode_ra_operand_i ;
  assign csr_opcode_rb_idx_w = \u_csr.opcode_opcode_i [24:20];
  assign csr_opcode_rb_operand_w = \u_div.opcode_rb_operand_i ;
  assign csr_opcode_rd_idx_w = \u_csr.opcode_opcode_i [11:7];
  assign csr_opcode_valid_w = \u_csr.opcode_valid_i ;
  assign csr_result_e1_exception_w = \u_csr.exception_e1_q ;
  assign csr_result_e1_value_w = \u_csr.rd_result_e1_q ;
  assign csr_result_e1_wdata_w = \u_csr.csr_wdata_e1_q ;
  assign csr_result_e1_write_w = \u_csr.rd_valid_e1_q ;
  assign csr_writeback_exception_addr_w = \u_csr.u_csrfile.exception_addr_i ;
  assign csr_writeback_exception_pc_w = \u_csr.u_csrfile.exception_pc_i ;
  assign csr_writeback_exception_w = \u_csr.u_csrfile.exception_i ;
  assign csr_writeback_waddr_w = \u_issue.u_pipe0_ctrl.opcode_wb_q [31:20];
  assign csr_writeback_wdata_w = \u_issue.u_pipe0_ctrl.csr_wdata_wb_q ;
  assign csr_writeback_write_w = \u_issue.u_pipe0_ctrl.csr_wr_wb_q ;
  assign div_opcode_valid_w = \u_div.opcode_valid_i ;
  assign exec0_hold_w = \u_issue.stall_w ;
  assign exec0_opcode_valid_w = \u_div.opcode_valid_i ;
  assign exec1_hold_w = \u_issue.stall_w ;
  assign exec1_opcode_valid_w = \u_exec1.opcode_valid_i ;
  assign fetch0_accept_w = \u_frontend.u_decode.genblk1.u_fifo.pop0_i ;
  assign fetch0_fault_fetch_w = \u_frontend.u_decode.genblk1.u_fifo.info0_out_o [0];
  assign fetch0_fault_page_w = \u_frontend.u_decode.genblk1.u_fifo.info0_out_o [1];
  assign fetch0_instr_branch_w = \u_issue.fetch0_instr_branch_i ;
  assign fetch0_instr_csr_w = \u_issue.fetch0_instr_csr_i ;
  assign fetch0_instr_div_w = \u_issue.fetch0_instr_div_i ;
  assign fetch0_instr_exec_w = \u_issue.fetch0_instr_exec_i ;
  assign fetch0_instr_invalid_w = \u_frontend.u_decode.genblk1.u_dec0.invalid_w ;
  assign fetch0_instr_lsu_w = \u_issue.fetch0_instr_lsu_i ;
  assign fetch0_instr_mul_w = \u_issue.fetch0_instr_mul_i ;
  assign fetch0_instr_rd_valid_w = \u_issue.fetch0_instr_rd_valid_i ;
  assign fetch0_instr_w = \u_frontend.u_decode.genblk1.u_dec0.opcode_i ;
  assign fetch0_pc_w = { \u_issue.fetch0_pc_i [31:3], 3'h0 };
  assign fetch0_valid_w = \u_frontend.u_decode.genblk1.u_dec0.valid_i ;
  assign fetch1_accept_w = \u_frontend.u_decode.genblk1.u_fifo.pop1_i ;
  assign fetch1_fault_fetch_w = \u_frontend.u_decode.genblk1.u_fifo.info1_out_o [0];
  assign fetch1_fault_page_w = \u_frontend.u_decode.genblk1.u_fifo.info1_out_o [1];
  assign fetch1_instr_branch_w = \u_issue.fetch1_instr_branch_i ;
  assign fetch1_instr_csr_w = \u_issue.fetch1_instr_csr_i ;
  assign fetch1_instr_div_w = \u_issue.fetch1_instr_div_i ;
  assign fetch1_instr_exec_w = \u_issue.fetch1_instr_exec_i ;
  assign fetch1_instr_invalid_w = \u_frontend.u_decode.genblk1.u_dec1.invalid_w ;
  assign fetch1_instr_lsu_w = \u_issue.fetch1_instr_lsu_i ;
  assign fetch1_instr_mul_w = \u_issue.fetch1_instr_mul_i ;
  assign fetch1_instr_rd_valid_w = \u_issue.fetch1_instr_rd_valid_i ;
  assign fetch1_instr_w = \u_frontend.u_decode.genblk1.u_dec1.opcode_i ;
  assign fetch1_pc_w = { \u_issue.fetch0_pc_i [31:3], 3'h4 };
  assign fetch1_valid_w = \u_frontend.u_decode.genblk1.u_dec1.valid_i ;
  assign fetch_in_fault_w = 1'h0;
  assign fetch_in_priv_w = 2'h3;
  assign ifence_w = \u_csr.ifence_q ;
  assign interrupt_inhibit_w = \u_csr.interrupt_inhibit_i ;
  assign intr_i = 1'h0;
  assign lsu_opcode_invalid_w = 1'h0;
  assign lsu_opcode_opcode_w = \u_lsu.opcode_opcode_i ;
  assign lsu_opcode_ra_operand_w = \u_lsu.opcode_ra_operand_i ;
  assign lsu_opcode_rb_operand_w = \u_lsu.opcode_rb_operand_i ;
  assign lsu_opcode_valid_w = \u_lsu.opcode_valid_i ;
  assign lsu_stall_w = \u_issue.lsu_stall_i ;
  assign mem_d_addr_o = { \u_lsu.mem_addr_q [31:2], 2'h0 };
  assign mem_d_cacheable_o = \u_lsu.mem_cacheable_q ;
  assign mem_d_data_wr_o = \u_lsu.mem_data_wr_q ;
  assign mem_d_flush_o = \u_lsu.mem_flush_q ;
  assign mem_d_invalidate_o = \u_lsu.mem_invalidate_q ;
  assign mem_d_rd_o = \u_lsu.mem_rd_o ;
  assign mem_d_req_tag_o = 11'h000;
  assign mem_d_wr_o = \u_lsu.mem_wr_o ;
  assign mem_d_writeback_o = \u_lsu.mem_writeback_q ;
  assign mem_i_flush_o = \u_csr.ifence_q ;
  assign mem_i_invalidate_o = 1'h0;
  assign mem_i_pc_o = { \u_frontend.u_fetch.icache_pc_w [31:3], 3'h0 };
  assign mem_i_rd_o = \u_frontend.u_fetch.icache_rd_o ;
  assign mmu_ifetch_accept_w = mem_i_accept_i;
  assign mmu_ifetch_error_w = mem_i_error_i;
  assign mmu_ifetch_flush_w = \u_csr.ifence_q ;
  assign mmu_ifetch_inst_w = mem_i_inst_i;
  assign mmu_ifetch_invalidate_w = 1'h0;
  assign mmu_ifetch_pc_w = { \u_frontend.u_fetch.icache_pc_w [31:3], 3'h0 };
  assign mmu_ifetch_rd_w = \u_frontend.u_fetch.icache_rd_o ;
  assign mmu_ifetch_valid_w = mem_i_valid_i;
  assign mmu_load_fault_w = 1'h0;
  assign mmu_lsu_accept_w = mem_d_accept_i;
  assign mmu_lsu_ack_w = mem_d_ack_i;
  assign mmu_lsu_addr_w = { \u_lsu.mem_addr_q [31:2], 2'h0 };
  assign mmu_lsu_cacheable_w = \u_lsu.mem_cacheable_q ;
  assign mmu_lsu_data_rd_w = mem_d_data_rd_i;
  assign mmu_lsu_data_wr_w = \u_lsu.mem_data_wr_q ;
  assign mmu_lsu_error_w = mem_d_error_i;
  assign mmu_lsu_flush_w = \u_lsu.mem_flush_q ;
  assign mmu_lsu_invalidate_w = \u_lsu.mem_invalidate_q ;
  assign mmu_lsu_rd_w = \u_lsu.mem_rd_o ;
  assign mmu_lsu_req_tag_w = 11'h000;
  assign mmu_lsu_resp_tag_w = mem_d_resp_tag_i;
  assign mmu_lsu_wr_w = \u_lsu.mem_wr_o ;
  assign mmu_lsu_writeback_w = \u_lsu.mem_writeback_q ;
  assign mmu_mxr_w = \u_csr.u_csrfile.csr_sr_q [19];
  assign mmu_store_fault_w = 1'h0;
  assign mmu_sum_w = \u_csr.u_csrfile.csr_sr_q [18];
  assign mul_hold_w = \u_issue.stall_w ;
  assign mul_opcode_invalid_w = 1'h0;
  assign mul_opcode_opcode_w = \u_mul.opcode_opcode_i ;
  assign mul_opcode_ra_operand_w = \u_mul.opcode_ra_operand_i ;
  assign mul_opcode_rb_operand_w = \u_mul.opcode_rb_operand_i ;
  assign mul_opcode_valid_w = \u_mul.opcode_valid_i ;
  assign opcode0_invalid_w = 1'h0;
  assign opcode0_opcode_w = \u_csr.opcode_opcode_i ;
  assign opcode0_pc_w = \u_exec0.opcode_pc_i ;
  assign opcode0_ra_idx_w = \u_csr.opcode_opcode_i [19:15];
  assign opcode0_ra_operand_w = \u_csr.opcode_ra_operand_i ;
  assign opcode0_rb_idx_w = \u_csr.opcode_opcode_i [24:20];
  assign opcode0_rb_operand_w = \u_div.opcode_rb_operand_i ;
  assign opcode0_rd_idx_w = \u_csr.opcode_opcode_i [11:7];
  assign opcode1_invalid_w = 1'h0;
  assign opcode1_opcode_w = \u_exec1.opcode_opcode_i ;
  assign opcode1_pc_w = \u_exec1.opcode_pc_i ;
  assign opcode1_ra_idx_w = \u_exec1.opcode_opcode_i [19:15];
  assign opcode1_ra_operand_w = \u_exec1.opcode_ra_operand_i ;
  assign opcode1_rb_idx_w = \u_exec1.opcode_opcode_i [24:20];
  assign opcode1_rb_operand_w = \u_exec1.opcode_rb_operand_i ;
  assign opcode1_rd_idx_w = \u_exec1.opcode_opcode_i [11:7];
  assign reset_vector_i = 32'h80000000;
  assign take_interrupt_w = \u_csr.take_interrupt_q ;
  assign \u_csr.branch_csr_pc_o  = \u_csr.branch_target_q ;
  assign \u_csr.branch_csr_request_o  = \u_csr.branch_q ;
  assign \u_csr.clk_i  = clk_i;
  assign \u_csr.cpu_id_i  = 32'h00000000;
  assign \u_csr.csr_fault_r  = 1'h0;
  assign \u_csr.csr_priv_r  = \u_csr.opcode_opcode_i [29:28];
  assign \u_csr.csr_result_e1_exception_o  = \u_csr.exception_e1_q ;
  assign \u_csr.csr_result_e1_value_o  = \u_csr.rd_result_e1_q ;
  assign \u_csr.csr_result_e1_wdata_o  = \u_csr.csr_wdata_e1_q ;
  assign \u_csr.csr_result_e1_write_o  = \u_csr.rd_valid_e1_q ;
  assign \u_csr.csr_writeback_exception_addr_i  = \u_csr.u_csrfile.exception_addr_i ;
  assign \u_csr.csr_writeback_exception_i  = \u_csr.u_csrfile.exception_i ;
  assign \u_csr.csr_writeback_exception_pc_i  = \u_csr.u_csrfile.exception_pc_i ;
  assign \u_csr.csr_writeback_waddr_i  = \u_issue.u_pipe0_ctrl.opcode_wb_q [31:20];
  assign \u_csr.csr_writeback_wdata_i  = \u_issue.u_pipe0_ctrl.csr_wdata_wb_q ;
  assign \u_csr.csr_writeback_write_i  = \u_issue.u_pipe0_ctrl.csr_wr_wb_q ;
  assign \u_csr.current_priv_w  = { \u_csr.u_csrfile.csr_mpriv_q [0], \u_csr.u_csrfile.csr_mpriv_q [0] };
  assign \u_csr.eret_priv_w  = \u_csr.opcode_opcode_i [29:28];
  assign \u_csr.ifence_o  = \u_csr.ifence_q ;
  assign \u_csr.intr_i  = 1'h0;
  assign \u_csr.misa_w  = 32'h40001100;
  assign \u_csr.mmu_mxr_o  = \u_csr.u_csrfile.csr_sr_q [19];
  assign \u_csr.mmu_sum_o  = \u_csr.u_csrfile.csr_sr_q [18];
  assign \u_csr.opcode_pc_i  = \u_exec0.opcode_pc_i ;
  assign \u_csr.opcode_ra_idx_i  = \u_csr.opcode_opcode_i [19:15];
  assign \u_csr.opcode_rb_idx_i  = \u_csr.opcode_opcode_i [24:20];
  assign \u_csr.opcode_rb_operand_i  = \u_div.opcode_rb_operand_i ;
  assign \u_csr.opcode_rd_idx_i  = \u_csr.opcode_opcode_i [11:7];
  assign \u_csr.reset_vector_i  = 32'h80000000;
  assign \u_csr.rst_i  = rst_i;
  assign \u_csr.status_reg_w  = \u_csr.u_csrfile.csr_sr_q ;
  assign \u_csr.take_interrupt_o  = \u_csr.take_interrupt_q ;
  assign \u_csr.timer_irq_w  = 1'h0;
  assign \u_csr.u_csrfile.branch_r  = \u_csr.csr_branch_w ;
  assign \u_csr.u_csrfile.branch_target_r  = \u_csr.csr_target_w ;
  assign \u_csr.u_csrfile.clk_i  = clk_i;
  assign \u_csr.u_csrfile.cpu_id_i  = 32'h00000000;
  assign \u_csr.u_csrfile.csr_branch_o  = \u_csr.csr_branch_w ;
  assign \u_csr.u_csrfile.csr_mideleg_q  = 32'h00000000;
  assign { \u_csr.u_csrfile.csr_mip_next_r [31:8], \u_csr.u_csrfile.csr_mip_next_r [6:0] } = { \u_csr.u_csrfile.csr_mip_next_q [31:8], \u_csr.u_csrfile.csr_mip_next_q [6:0] };
  assign \u_csr.u_csrfile.csr_mpriv_q [1] = \u_csr.u_csrfile.csr_mpriv_q [0];
  assign \u_csr.u_csrfile.csr_raddr_i  = \u_csr.opcode_opcode_i [31:20];
  assign \u_csr.u_csrfile.csr_rdata_o  = \u_csr.csr_rdata_w ;
  assign \u_csr.u_csrfile.csr_ren_i  = \u_csr.opcode_valid_i ;
  assign \u_csr.u_csrfile.csr_sepc_q  = 32'h00000000;
  assign \u_csr.u_csrfile.csr_stvec_q  = 32'h00000000;
  assign \u_csr.u_csrfile.csr_target_o  = \u_csr.csr_target_w ;
  assign \u_csr.u_csrfile.csr_wdata_i  = \u_issue.u_pipe0_ctrl.csr_wdata_wb_q ;
  assign \u_csr.u_csrfile.exception_s_w  = 1'h0;
  assign \u_csr.u_csrfile.ext_intr_i  = 1'h0;
  assign \u_csr.u_csrfile.interrupt_o  = \u_csr.interrupt_w ;
  assign \u_csr.u_csrfile.irq_masked_r  = \u_csr.interrupt_w ;
  assign \u_csr.u_csrfile.irq_priv_r  = 2'h3;
  assign \u_csr.u_csrfile.misa_i  = 32'h40001100;
  assign \u_csr.u_csrfile.priv_o  = { \u_csr.u_csrfile.csr_mpriv_q [0], \u_csr.u_csrfile.csr_mpriv_q [0] };
  assign \u_csr.u_csrfile.rdata_r  = \u_csr.csr_rdata_w ;
  assign \u_csr.u_csrfile.rst_i  = rst_i;
  assign \u_csr.u_csrfile.status_o  = \u_csr.u_csrfile.csr_sr_q ;
  assign \u_csr.u_csrfile.timer_intr_i  = 1'h0;
  assign \u_div.clk_i  = clk_i;
  assign \u_div.opcode_invalid_i  = 1'h0;
  assign \u_div.opcode_opcode_i  = \u_csr.opcode_opcode_i ;
  assign \u_div.opcode_pc_i  = \u_exec0.opcode_pc_i ;
  assign \u_div.opcode_ra_idx_i  = \u_csr.opcode_opcode_i [19:15];
  assign \u_div.opcode_ra_operand_i  = \u_csr.opcode_ra_operand_i ;
  assign \u_div.opcode_rb_idx_i  = \u_csr.opcode_opcode_i [24:20];
  assign \u_div.opcode_rd_idx_i  = \u_csr.opcode_opcode_i [11:7];
  assign \u_div.rst_i  = rst_i;
  assign \u_div.writeback_valid_o  = \u_div.valid_q ;
  assign \u_div.writeback_value_o  = \u_div.wb_result_q ;
  assign \u_exec0.alu_func_r  = \u_exec0.u_alu.alu_op_i ;
  assign \u_exec0.alu_input_a_r  = \u_exec0.u_alu.alu_a_i ;
  assign \u_exec0.alu_input_b_r  = \u_exec0.u_alu.alu_b_i ;
  assign \u_exec0.bimm_r  = { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [7], \u_csr.opcode_opcode_i [30:25], \u_csr.opcode_opcode_i [11:8], 1'h0 };
  assign \u_exec0.branch_d_pc_o  = \u_exec0.branch_target_r ;
  assign \u_exec0.branch_d_priv_o  = 2'h0;
  assign \u_exec0.branch_d_request_o  = \u_issue.u_pipe0_ctrl.issue_branch_taken_i ;
  assign \u_exec0.branch_is_call_o  = \u_exec0.branch_call_q ;
  assign \u_exec0.branch_is_jmp_o  = \u_exec0.branch_jmp_q ;
  assign \u_exec0.branch_is_not_taken_o  = \u_exec0.branch_ntaken_q ;
  assign \u_exec0.branch_is_ret_o  = \u_exec0.branch_ret_q ;
  assign \u_exec0.branch_is_taken_o  = \u_exec0.branch_taken_q ;
  assign \u_exec0.branch_pc_o  = \u_exec0.pc_x_q ;
  assign \u_exec0.branch_source_o  = \u_exec0.pc_m_q ;
  assign \u_exec0.clk_i  = clk_i;
  assign \u_exec0.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.v  = 32'hxxxxxxxx;
  assign \u_exec0.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.x  = 32'hxxxxxxxx;
  assign \u_exec0.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.y  = 32'hxxxxxxxx;
  assign \u_exec0.hold_i  = \u_issue.stall_w ;
  assign \u_exec0.imm12_r  = { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] };
  assign \u_exec0.imm20_r  = { \u_csr.opcode_opcode_i [31:12], 12'h000 };
  assign \u_exec0.jimm20_r  = { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [19:12], \u_csr.opcode_opcode_i [20], \u_csr.opcode_opcode_i [30:21], 1'h0 };
  assign \u_exec0.less_than_signed$func$../src/core/biriscv_exec.v:342$913.v  = 32'hxxxxxxxx;
  assign \u_exec0.less_than_signed$func$../src/core/biriscv_exec.v:342$913.x  = 32'hxxxxxxxx;
  assign \u_exec0.less_than_signed$func$../src/core/biriscv_exec.v:342$913.y  = 32'hxxxxxxxx;
  assign \u_exec0.opcode_invalid_i  = 1'h0;
  assign \u_exec0.opcode_opcode_i  = \u_csr.opcode_opcode_i ;
  assign \u_exec0.opcode_ra_idx_i  = \u_csr.opcode_opcode_i [19:15];
  assign \u_exec0.opcode_ra_operand_i  = \u_csr.opcode_ra_operand_i ;
  assign \u_exec0.opcode_rb_idx_i  = \u_csr.opcode_opcode_i [24:20];
  assign \u_exec0.opcode_rb_operand_i  = \u_div.opcode_rb_operand_i ;
  assign \u_exec0.opcode_rd_idx_i  = \u_csr.opcode_opcode_i [11:7];
  assign \u_exec0.opcode_valid_i  = \u_div.opcode_valid_i ;
  assign \u_exec0.rst_i  = rst_i;
  assign \u_exec0.shamt_r  = \u_csr.opcode_opcode_i [24:20];
  assign \u_exec0.u_alu.alu_p_o  = \u_exec0.alu_p_w ;
  assign \u_exec0.u_alu.result_r  = \u_exec0.alu_p_w ;
  assign \u_exec0.writeback_value_o  = \u_exec0.result_q ;
  assign \u_exec1.alu_func_r  = \u_exec1.u_alu.alu_op_i ;
  assign \u_exec1.alu_input_a_r  = \u_exec1.u_alu.alu_a_i ;
  assign \u_exec1.alu_input_b_r  = \u_exec1.u_alu.alu_b_i ;
  assign \u_exec1.bimm_r  = { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [7], \u_exec1.opcode_opcode_i [30:25], \u_exec1.opcode_opcode_i [11:8], 1'h0 };
  assign \u_exec1.branch_d_pc_o  = \u_exec1.branch_target_r ;
  assign \u_exec1.branch_d_priv_o  = 2'h0;
  assign \u_exec1.branch_d_request_o  = \u_issue.u_pipe1_ctrl.issue_branch_taken_i ;
  assign \u_exec1.branch_is_call_o  = \u_exec1.branch_call_q ;
  assign \u_exec1.branch_is_jmp_o  = \u_exec1.branch_jmp_q ;
  assign \u_exec1.branch_is_not_taken_o  = \u_exec1.branch_ntaken_q ;
  assign \u_exec1.branch_is_ret_o  = \u_exec1.branch_ret_q ;
  assign \u_exec1.branch_is_taken_o  = \u_exec1.branch_taken_q ;
  assign \u_exec1.branch_pc_o  = \u_exec1.pc_x_q ;
  assign \u_exec1.branch_request_o  = \u_issue.branch_exec1_request_i ;
  assign \u_exec1.branch_source_o  = \u_exec1.pc_m_q ;
  assign \u_exec1.clk_i  = clk_i;
  assign \u_exec1.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.v  = 32'hxxxxxxxx;
  assign \u_exec1.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.x  = 32'hxxxxxxxx;
  assign \u_exec1.greater_than_signed$func$../src/core/biriscv_exec.v:347$914.y  = 32'hxxxxxxxx;
  assign \u_exec1.hold_i  = \u_issue.stall_w ;
  assign \u_exec1.imm12_r  = { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31:20] };
  assign \u_exec1.imm20_r  = { \u_exec1.opcode_opcode_i [31:12], 12'h000 };
  assign \u_exec1.jimm20_r  = { \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [31], \u_exec1.opcode_opcode_i [19:12], \u_exec1.opcode_opcode_i [20], \u_exec1.opcode_opcode_i [30:21], 1'h0 };
  assign \u_exec1.less_than_signed$func$../src/core/biriscv_exec.v:342$913.v  = 32'hxxxxxxxx;
  assign \u_exec1.less_than_signed$func$../src/core/biriscv_exec.v:342$913.x  = 32'hxxxxxxxx;
  assign \u_exec1.less_than_signed$func$../src/core/biriscv_exec.v:342$913.y  = 32'hxxxxxxxx;
  assign \u_exec1.opcode_invalid_i  = 1'h0;
  assign \u_exec1.opcode_ra_idx_i  = \u_exec1.opcode_opcode_i [19:15];
  assign \u_exec1.opcode_rb_idx_i  = \u_exec1.opcode_opcode_i [24:20];
  assign \u_exec1.opcode_rd_idx_i  = \u_exec1.opcode_opcode_i [11:7];
  assign \u_exec1.rst_i  = rst_i;
  assign \u_exec1.shamt_r  = \u_exec1.opcode_opcode_i [24:20];
  assign \u_exec1.u_alu.alu_p_o  = \u_exec1.alu_p_w ;
  assign \u_exec1.u_alu.result_r  = \u_exec1.alu_p_w ;
  assign \u_exec1.writeback_value_o  = \u_exec1.result_q ;
  assign \u_frontend.branch_info_is_call_i  = \u_frontend.u_npc.branch_is_call_i ;
  assign \u_frontend.branch_info_is_jmp_i  = \u_frontend.u_npc.branch_is_jmp_i ;
  assign \u_frontend.branch_info_is_not_taken_i  = \u_frontend.u_npc.branch_is_not_taken_i ;
  assign \u_frontend.branch_info_is_ret_i  = \u_frontend.u_npc.branch_is_ret_i ;
  assign \u_frontend.branch_info_is_taken_i  = \u_frontend.u_npc.branch_is_taken_i ;
  assign \u_frontend.branch_info_pc_i  = \u_frontend.u_npc.branch_pc_i ;
  assign \u_frontend.branch_info_request_i  = \u_frontend.u_npc.branch_request_i ;
  assign \u_frontend.branch_info_source_i  = \u_frontend.u_npc.branch_source_i ;
  assign \u_frontend.branch_pc_i  = \u_frontend.u_fetch.branch_pc_i ;
  assign \u_frontend.branch_request_i  = \u_frontend.u_fetch.branch_request_i ;
  assign \u_frontend.clk_i  = clk_i;
  assign \u_frontend.fetch0_accept_i  = \u_frontend.u_decode.genblk1.u_fifo.pop0_i ;
  assign \u_frontend.fetch0_fault_fetch_o  = \u_frontend.u_decode.genblk1.u_fifo.info0_out_o [0];
  assign \u_frontend.fetch0_fault_page_o  = \u_frontend.u_decode.genblk1.u_fifo.info0_out_o [1];
  assign \u_frontend.fetch0_instr_branch_o  = \u_issue.fetch0_instr_branch_i ;
  assign \u_frontend.fetch0_instr_csr_o  = \u_issue.fetch0_instr_csr_i ;
  assign \u_frontend.fetch0_instr_div_o  = \u_issue.fetch0_instr_div_i ;
  assign \u_frontend.fetch0_instr_exec_o  = \u_issue.fetch0_instr_exec_i ;
  assign \u_frontend.fetch0_instr_invalid_o  = \u_frontend.u_decode.genblk1.u_dec0.invalid_w ;
  assign \u_frontend.fetch0_instr_lsu_o  = \u_issue.fetch0_instr_lsu_i ;
  assign \u_frontend.fetch0_instr_mul_o  = \u_issue.fetch0_instr_mul_i ;
  assign \u_frontend.fetch0_instr_o  = \u_frontend.u_decode.genblk1.u_dec0.opcode_i ;
  assign \u_frontend.fetch0_instr_rd_valid_o  = \u_issue.fetch0_instr_rd_valid_i ;
  assign \u_frontend.fetch0_pc_o  = { \u_issue.fetch0_pc_i [31:3], 3'h0 };
  assign \u_frontend.fetch0_valid_o  = \u_frontend.u_decode.genblk1.u_dec0.valid_i ;
  assign \u_frontend.fetch1_accept_i  = \u_frontend.u_decode.genblk1.u_fifo.pop1_i ;
  assign \u_frontend.fetch1_fault_fetch_o  = \u_frontend.u_decode.genblk1.u_fifo.info1_out_o [0];
  assign \u_frontend.fetch1_fault_page_o  = \u_frontend.u_decode.genblk1.u_fifo.info1_out_o [1];
  assign \u_frontend.fetch1_instr_branch_o  = \u_issue.fetch1_instr_branch_i ;
  assign \u_frontend.fetch1_instr_csr_o  = \u_issue.fetch1_instr_csr_i ;
  assign \u_frontend.fetch1_instr_div_o  = \u_issue.fetch1_instr_div_i ;
  assign \u_frontend.fetch1_instr_exec_o  = \u_issue.fetch1_instr_exec_i ;
  assign \u_frontend.fetch1_instr_invalid_o  = \u_frontend.u_decode.genblk1.u_dec1.invalid_w ;
  assign \u_frontend.fetch1_instr_lsu_o  = \u_issue.fetch1_instr_lsu_i ;
  assign \u_frontend.fetch1_instr_mul_o  = \u_issue.fetch1_instr_mul_i ;
  assign \u_frontend.fetch1_instr_o  = \u_frontend.u_decode.genblk1.u_dec1.opcode_i ;
  assign \u_frontend.fetch1_instr_rd_valid_o  = \u_issue.fetch1_instr_rd_valid_i ;
  assign \u_frontend.fetch1_pc_o  = { \u_issue.fetch0_pc_i [31:3], 3'h4 };
  assign \u_frontend.fetch1_valid_o  = \u_frontend.u_decode.genblk1.u_dec1.valid_i ;
  assign \u_frontend.fetch_accept_w  = \u_frontend.u_decode.genblk1.u_fifo.accept_o ;
  assign \u_frontend.fetch_fault_fetch_w  = \u_frontend.u_decode.fetch_in_fault_fetch_i ;
  assign \u_frontend.fetch_fault_page_w  = \u_frontend.u_decode.fetch_in_fault_page_i ;
  assign \u_frontend.fetch_instr_w  = \u_frontend.u_decode.fetch_in_instr_i ;
  assign \u_frontend.fetch_invalidate_i  = \u_csr.ifence_q ;
  assign \u_frontend.fetch_pc_accept_w  = \u_frontend.u_npc.pc_accept_i ;
  assign \u_frontend.fetch_pc_f_w  = \u_frontend.u_fetch.icache_pc_w ;
  assign \u_frontend.fetch_pc_w  = \u_frontend.u_decode.genblk1.u_fifo.pc_in_i ;
  assign \u_frontend.fetch_pred_branch_w  = { \u_frontend.u_fetch.fetch_pred_branch_o [1], \u_frontend.u_decode.genblk1.u_fifo.pred_in_i [0] };
  assign \u_frontend.fetch_valid_w  = \u_frontend.u_decode.genblk1.u_fifo.push_i ;
  assign \u_frontend.icache_accept_i  = mem_i_accept_i;
  assign \u_frontend.icache_error_i  = mem_i_error_i;
  assign \u_frontend.icache_flush_o  = \u_csr.ifence_q ;
  assign \u_frontend.icache_inst_i  = mem_i_inst_i;
  assign \u_frontend.icache_invalidate_o  = 1'h0;
  assign \u_frontend.icache_page_fault_i  = 1'h0;
  assign \u_frontend.icache_pc_o  = { \u_frontend.u_fetch.icache_pc_w [31:3], 3'h0 };
  assign \u_frontend.icache_priv_o  = 2'h3;
  assign \u_frontend.icache_rd_o  = \u_frontend.u_fetch.icache_rd_o ;
  assign \u_frontend.icache_valid_i  = mem_i_valid_i;
  assign \u_frontend.next_pc_f_w  = \u_frontend.u_fetch.next_pc_f_i ;
  assign \u_frontend.next_taken_f_w  = \u_frontend.u_fetch.next_taken_f_i ;
  assign \u_frontend.rst_i  = rst_i;
  assign \u_frontend.u_decode.branch_pc_i  = \u_frontend.u_fetch.branch_pc_i ;
  assign \u_frontend.u_decode.branch_priv_i  = \u_frontend.branch_priv_i ;
  assign \u_frontend.u_decode.branch_request_i  = \u_frontend.u_fetch.branch_request_i ;
  assign \u_frontend.u_decode.clk_i  = clk_i;
  assign \u_frontend.u_decode.enable_muldiv_w  = 1'h1;
  assign \u_frontend.u_decode.fetch_in_accept_o  = \u_frontend.u_decode.genblk1.u_fifo.accept_o ;
  assign \u_frontend.u_decode.fetch_in_pc_i  = \u_frontend.u_decode.genblk1.u_fifo.pc_in_i ;
  assign \u_frontend.u_decode.fetch_in_pred_branch_i  = { \u_frontend.u_fetch.fetch_pred_branch_o [1], \u_frontend.u_decode.genblk1.u_fifo.pred_in_i [0] };
  assign \u_frontend.u_decode.fetch_in_valid_i  = \u_frontend.u_decode.genblk1.u_fifo.push_i ;
  assign \u_frontend.u_decode.fetch_out0_accept_i  = \u_frontend.u_decode.genblk1.u_fifo.pop0_i ;
  assign \u_frontend.u_decode.fetch_out0_fault_fetch_o  = \u_frontend.u_decode.genblk1.u_fifo.info0_out_o [0];
  assign \u_frontend.u_decode.fetch_out0_fault_page_o  = \u_frontend.u_decode.genblk1.u_fifo.info0_out_o [1];
  assign \u_frontend.u_decode.fetch_out0_instr_branch_o  = \u_issue.fetch0_instr_branch_i ;
  assign \u_frontend.u_decode.fetch_out0_instr_csr_o  = \u_issue.fetch0_instr_csr_i ;
  assign \u_frontend.u_decode.fetch_out0_instr_div_o  = \u_issue.fetch0_instr_div_i ;
  assign \u_frontend.u_decode.fetch_out0_instr_exec_o  = \u_issue.fetch0_instr_exec_i ;
  assign \u_frontend.u_decode.fetch_out0_instr_invalid_o  = \u_frontend.u_decode.genblk1.u_dec0.invalid_w ;
  assign \u_frontend.u_decode.fetch_out0_instr_lsu_o  = \u_issue.fetch0_instr_lsu_i ;
  assign \u_frontend.u_decode.fetch_out0_instr_mul_o  = \u_issue.fetch0_instr_mul_i ;
  assign \u_frontend.u_decode.fetch_out0_instr_o  = \u_frontend.u_decode.genblk1.u_dec0.opcode_i ;
  assign \u_frontend.u_decode.fetch_out0_instr_rd_valid_o  = \u_issue.fetch0_instr_rd_valid_i ;
  assign \u_frontend.u_decode.fetch_out0_pc_o  = { \u_issue.fetch0_pc_i [31:3], 3'h0 };
  assign \u_frontend.u_decode.fetch_out0_valid_o  = \u_frontend.u_decode.genblk1.u_dec0.valid_i ;
  assign \u_frontend.u_decode.fetch_out1_accept_i  = \u_frontend.u_decode.genblk1.u_fifo.pop1_i ;
  assign \u_frontend.u_decode.fetch_out1_fault_fetch_o  = \u_frontend.u_decode.genblk1.u_fifo.info1_out_o [0];
  assign \u_frontend.u_decode.fetch_out1_fault_page_o  = \u_frontend.u_decode.genblk1.u_fifo.info1_out_o [1];
  assign \u_frontend.u_decode.fetch_out1_instr_branch_o  = \u_issue.fetch1_instr_branch_i ;
  assign \u_frontend.u_decode.fetch_out1_instr_csr_o  = \u_issue.fetch1_instr_csr_i ;
  assign \u_frontend.u_decode.fetch_out1_instr_div_o  = \u_issue.fetch1_instr_div_i ;
  assign \u_frontend.u_decode.fetch_out1_instr_exec_o  = \u_issue.fetch1_instr_exec_i ;
  assign \u_frontend.u_decode.fetch_out1_instr_invalid_o  = \u_frontend.u_decode.genblk1.u_dec1.invalid_w ;
  assign \u_frontend.u_decode.fetch_out1_instr_lsu_o  = \u_issue.fetch1_instr_lsu_i ;
  assign \u_frontend.u_decode.fetch_out1_instr_mul_o  = \u_issue.fetch1_instr_mul_i ;
  assign \u_frontend.u_decode.fetch_out1_instr_o  = \u_frontend.u_decode.genblk1.u_dec1.opcode_i ;
  assign \u_frontend.u_decode.fetch_out1_instr_rd_valid_o  = \u_issue.fetch1_instr_rd_valid_i ;
  assign \u_frontend.u_decode.fetch_out1_pc_o  = { \u_issue.fetch0_pc_i [31:3], 3'h4 };
  assign \u_frontend.u_decode.fetch_out1_valid_o  = \u_frontend.u_decode.genblk1.u_dec1.valid_i ;
  assign \u_frontend.u_decode.genblk1.u_dec0.branch_o  = \u_issue.fetch0_instr_branch_i ;
  assign \u_frontend.u_decode.genblk1.u_dec0.csr_o  = \u_issue.fetch0_instr_csr_i ;
  assign \u_frontend.u_decode.genblk1.u_dec0.div_o  = \u_issue.fetch0_instr_div_i ;
  assign \u_frontend.u_decode.genblk1.u_dec0.enable_muldiv_i  = 1'h1;
  assign \u_frontend.u_decode.genblk1.u_dec0.exec_o  = \u_issue.fetch0_instr_exec_i ;
  assign \u_frontend.u_decode.genblk1.u_dec0.invalid_o  = \u_frontend.u_decode.genblk1.u_dec0.invalid_w ;
  assign \u_frontend.u_decode.genblk1.u_dec0.lsu_o  = \u_issue.fetch0_instr_lsu_i ;
  assign \u_frontend.u_decode.genblk1.u_dec0.mul_o  = \u_issue.fetch0_instr_mul_i ;
  assign \u_frontend.u_decode.genblk1.u_dec0.rd_valid_o  = \u_issue.fetch0_instr_rd_valid_i ;
  assign \u_frontend.u_decode.genblk1.u_dec1.branch_o  = \u_issue.fetch1_instr_branch_i ;
  assign \u_frontend.u_decode.genblk1.u_dec1.csr_o  = \u_issue.fetch1_instr_csr_i ;
  assign \u_frontend.u_decode.genblk1.u_dec1.div_o  = \u_issue.fetch1_instr_div_i ;
  assign \u_frontend.u_decode.genblk1.u_dec1.enable_muldiv_i  = 1'h1;
  assign \u_frontend.u_decode.genblk1.u_dec1.exec_o  = \u_issue.fetch1_instr_exec_i ;
  assign \u_frontend.u_decode.genblk1.u_dec1.invalid_o  = \u_frontend.u_decode.genblk1.u_dec1.invalid_w ;
  assign \u_frontend.u_decode.genblk1.u_dec1.lsu_o  = \u_issue.fetch1_instr_lsu_i ;
  assign \u_frontend.u_decode.genblk1.u_dec1.mul_o  = \u_issue.fetch1_instr_mul_i ;
  assign \u_frontend.u_decode.genblk1.u_dec1.rd_valid_o  = \u_issue.fetch1_instr_rd_valid_i ;
  assign \u_frontend.u_decode.genblk1.u_fifo.clk_i  = clk_i;
  assign \u_frontend.u_decode.genblk1.u_fifo.data0_out_o  = \u_frontend.u_decode.genblk1.u_dec0.opcode_i ;
  assign \u_frontend.u_decode.genblk1.u_fifo.data1_out_o  = \u_frontend.u_decode.genblk1.u_dec1.opcode_i ;
  assign \u_frontend.u_decode.genblk1.u_fifo.flush_i  = \u_frontend.u_fetch.branch_request_i ;
  assign \u_frontend.u_decode.genblk1.u_fifo.info0_in_i  = { \u_frontend.u_decode.fetch_in_fault_page_i , \u_frontend.u_decode.fetch_in_fault_fetch_i  };
  assign \u_frontend.u_decode.genblk1.u_fifo.info1_in_i  = { \u_frontend.u_decode.fetch_in_fault_page_i , \u_frontend.u_decode.fetch_in_fault_fetch_i  };
  assign \u_frontend.u_decode.genblk1.u_fifo.pc0_out_o  = { \u_issue.fetch0_pc_i [31:3], 3'h0 };
  assign \u_frontend.u_decode.genblk1.u_fifo.pc1_out_o  = { \u_issue.fetch0_pc_i [31:3], 3'h4 };
  assign \u_frontend.u_decode.genblk1.u_fifo.pred_in_i [1] = \u_frontend.u_fetch.fetch_pred_branch_o [1];
  assign \u_frontend.u_decode.genblk1.u_fifo.rst_i  = rst_i;
  assign \u_frontend.u_decode.genblk1.u_fifo.valid0_o  = \u_frontend.u_decode.genblk1.u_dec0.valid_i ;
  assign \u_frontend.u_decode.genblk1.u_fifo.valid1_o  = \u_frontend.u_decode.genblk1.u_dec1.valid_i ;
  assign \u_frontend.u_decode.rst_i  = rst_i;
  assign \u_frontend.u_fetch.branch_priv_i  = \u_frontend.branch_priv_i ;
  assign \u_frontend.u_fetch.branch_priv_w  = 2'h3;
  assign \u_frontend.u_fetch.clk_i  = clk_i;
  assign \u_frontend.u_fetch.fetch_accept_i  = \u_frontend.u_decode.genblk1.u_fifo.accept_o ;
  assign \u_frontend.u_fetch.fetch_fault_fetch_o  = \u_frontend.u_decode.fetch_in_fault_fetch_i ;
  assign \u_frontend.u_fetch.fetch_fault_page_o  = \u_frontend.u_decode.fetch_in_fault_page_i ;
  assign \u_frontend.u_fetch.fetch_instr_o  = \u_frontend.u_decode.fetch_in_instr_i ;
  assign \u_frontend.u_fetch.fetch_invalidate_i  = \u_csr.ifence_q ;
  assign \u_frontend.u_fetch.fetch_pc_o  = \u_frontend.u_decode.genblk1.u_fifo.pc_in_i ;
  assign \u_frontend.u_fetch.fetch_pred_branch_o [0] = \u_frontend.u_decode.genblk1.u_fifo.pred_in_i [0];
  assign \u_frontend.u_fetch.fetch_resp_drop_w  = \u_frontend.u_fetch.branch_w ;
  assign \u_frontend.u_fetch.fetch_valid_o  = \u_frontend.u_decode.genblk1.u_fifo.push_i ;
  assign \u_frontend.u_fetch.icache_accept_i  = mem_i_accept_i;
  assign \u_frontend.u_fetch.icache_error_i  = mem_i_error_i;
  assign \u_frontend.u_fetch.icache_flush_o  = \u_csr.ifence_q ;
  assign \u_frontend.u_fetch.icache_inst_i  = mem_i_inst_i;
  assign \u_frontend.u_fetch.icache_invalidate_o  = 1'h0;
  assign \u_frontend.u_fetch.icache_invalidate_q  = 1'h0;
  assign \u_frontend.u_fetch.icache_page_fault_i  = 1'h0;
  assign \u_frontend.u_fetch.icache_pc_o  = { \u_frontend.u_fetch.icache_pc_w [31:3], 3'h0 };
  assign \u_frontend.u_fetch.icache_priv_o  = 2'h3;
  assign \u_frontend.u_fetch.icache_priv_w  = 2'h3;
  assign \u_frontend.u_fetch.icache_valid_i  = mem_i_valid_i;
  assign \u_frontend.u_fetch.pc_accept_o  = \u_frontend.u_npc.pc_accept_i ;
  assign \u_frontend.u_fetch.pc_f_o  = \u_frontend.u_fetch.icache_pc_w ;
  assign \u_frontend.u_fetch.rst_i  = rst_i;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.bht_rd_entry_w  = { \u_frontend.u_fetch.icache_pc_w [4:3], \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r  };
  assign \u_frontend.u_npc.BRANCH_PREDICTION.bht_wr_entry_w  = \u_frontend.u_npc.branch_source_i [4:2];
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_r  = \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_call_w ;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_r  = \u_frontend.u_npc.BRANCH_PREDICTION.btb_is_ret_w ;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_w  = \u_frontend.u_npc.BRANCH_PREDICTION.btb_upper_r ;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_valid_r  = \u_frontend.u_npc.BRANCH_PREDICTION.btb_valid_w ;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.btb_wr_alloc_w  = \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.lfsr_q [2:0];
  assign \u_frontend.u_npc.BRANCH_PREDICTION.i0  = 32'h00000008;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.alloc_entry_o  = \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.lfsr_q [2:0];
  assign \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.alloc_i  = \u_frontend.u_npc.BRANCH_PREDICTION.btb_miss_r ;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.clk_i  = clk_i;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.hit_i  = \u_frontend.u_npc.BRANCH_PREDICTION.btb_valid_w ;
  assign \u_frontend.u_npc.BRANCH_PREDICTION.u_lru.rst_i  = rst_i;
  assign \u_frontend.u_npc.clk_i  = clk_i;
  assign \u_frontend.u_npc.invalidate_i  = 1'h0;
  assign \u_frontend.u_npc.next_pc_f_o  = \u_frontend.u_fetch.next_pc_f_i ;
  assign \u_frontend.u_npc.next_taken_f_o  = \u_frontend.u_fetch.next_taken_f_i ;
  assign \u_frontend.u_npc.pc_f_i  = \u_frontend.u_fetch.icache_pc_w ;
  assign \u_frontend.u_npc.rst_i  = rst_i;
  assign \u_issue.branch_csr_pc_i  = \u_csr.branch_target_q ;
  assign \u_issue.branch_csr_request_i  = \u_csr.branch_q ;
  assign \u_issue.branch_d_exec0_pc_i  = \u_exec0.branch_target_r ;
  assign \u_issue.branch_d_exec0_priv_i  = 2'h0;
  assign \u_issue.branch_d_exec0_request_i  = \u_issue.u_pipe0_ctrl.issue_branch_taken_i ;
  assign \u_issue.branch_d_exec1_pc_i  = \u_exec1.branch_target_r ;
  assign \u_issue.branch_d_exec1_priv_i  = 2'h0;
  assign \u_issue.branch_d_exec1_request_i  = \u_issue.u_pipe1_ctrl.issue_branch_taken_i ;
  assign \u_issue.branch_exec0_is_call_i  = \u_exec0.branch_call_q ;
  assign \u_issue.branch_exec0_is_jmp_i  = \u_exec0.branch_jmp_q ;
  assign \u_issue.branch_exec0_is_not_taken_i  = \u_exec0.branch_ntaken_q ;
  assign \u_issue.branch_exec0_is_ret_i  = \u_exec0.branch_ret_q ;
  assign \u_issue.branch_exec0_is_taken_i  = \u_exec0.branch_taken_q ;
  assign \u_issue.branch_exec0_pc_i  = \u_exec0.pc_x_q ;
  assign \u_issue.branch_exec0_source_i  = \u_exec0.pc_m_q ;
  assign \u_issue.branch_exec1_is_call_i  = \u_exec1.branch_call_q ;
  assign \u_issue.branch_exec1_is_jmp_i  = \u_exec1.branch_jmp_q ;
  assign \u_issue.branch_exec1_is_not_taken_i  = \u_exec1.branch_ntaken_q ;
  assign \u_issue.branch_exec1_is_ret_i  = \u_exec1.branch_ret_q ;
  assign \u_issue.branch_exec1_is_taken_i  = \u_exec1.branch_taken_q ;
  assign \u_issue.branch_exec1_pc_i  = \u_exec1.pc_x_q ;
  assign \u_issue.branch_exec1_source_i  = \u_exec1.pc_m_q ;
  assign \u_issue.branch_info_is_call_o  = \u_frontend.u_npc.branch_is_call_i ;
  assign \u_issue.branch_info_is_jmp_o  = \u_frontend.u_npc.branch_is_jmp_i ;
  assign \u_issue.branch_info_is_not_taken_o  = \u_frontend.u_npc.branch_is_not_taken_i ;
  assign \u_issue.branch_info_is_ret_o  = \u_frontend.u_npc.branch_is_ret_i ;
  assign \u_issue.branch_info_is_taken_o  = \u_frontend.u_npc.branch_is_taken_i ;
  assign \u_issue.branch_info_pc_o  = \u_frontend.u_npc.branch_pc_i ;
  assign \u_issue.branch_info_request_o  = \u_frontend.u_npc.branch_request_i ;
  assign \u_issue.branch_info_source_o  = \u_frontend.u_npc.branch_source_i ;
  assign \u_issue.branch_pc_o  = \u_frontend.u_fetch.branch_pc_i ;
  assign \u_issue.branch_priv_o  = \u_frontend.branch_priv_i ;
  assign \u_issue.branch_request_o  = \u_frontend.u_fetch.branch_request_i ;
  assign \u_issue.clk_i  = clk_i;
  assign \u_issue.csr_opcode_invalid_o  = \u_csr.opcode_invalid_i ;
  assign \u_issue.csr_opcode_opcode_o  = \u_csr.opcode_opcode_i ;
  assign \u_issue.csr_opcode_pc_o  = \u_exec0.opcode_pc_i ;
  assign \u_issue.csr_opcode_ra_idx_o  = \u_csr.opcode_opcode_i [19:15];
  assign \u_issue.csr_opcode_ra_operand_o  = \u_csr.opcode_ra_operand_i ;
  assign \u_issue.csr_opcode_rb_idx_o  = \u_csr.opcode_opcode_i [24:20];
  assign \u_issue.csr_opcode_rb_operand_o  = \u_div.opcode_rb_operand_i ;
  assign \u_issue.csr_opcode_rd_idx_o  = \u_csr.opcode_opcode_i [11:7];
  assign \u_issue.csr_opcode_valid_o  = \u_csr.opcode_valid_i ;
  assign \u_issue.csr_result_e1_exception_i  = \u_csr.exception_e1_q ;
  assign \u_issue.csr_result_e1_value_i  = \u_csr.rd_result_e1_q ;
  assign \u_issue.csr_result_e1_wdata_i  = \u_csr.csr_wdata_e1_q ;
  assign \u_issue.csr_result_e1_write_i  = \u_csr.rd_valid_e1_q ;
  assign \u_issue.csr_writeback_exception_addr_o  = \u_csr.u_csrfile.exception_addr_i ;
  assign \u_issue.csr_writeback_exception_o  = \u_csr.u_csrfile.exception_i ;
  assign \u_issue.csr_writeback_exception_pc_o  = \u_csr.u_csrfile.exception_pc_i ;
  assign \u_issue.csr_writeback_waddr_o  = \u_issue.u_pipe0_ctrl.opcode_wb_q [31:20];
  assign \u_issue.csr_writeback_wdata_o  = \u_issue.u_pipe0_ctrl.csr_wdata_wb_q ;
  assign \u_issue.csr_writeback_write_o  = \u_issue.u_pipe0_ctrl.csr_wr_wb_q ;
  assign \u_issue.div_opcode_valid_o  = \u_div.opcode_valid_i ;
  assign \u_issue.enable_dual_issue_w  = 1'h1;
  assign \u_issue.enable_mul_bypass_w  = 1'h1;
  assign \u_issue.enable_muldiv_w  = 1'h1;
  assign \u_issue.exec0_hold_o  = \u_issue.stall_w ;
  assign \u_issue.exec0_opcode_valid_o  = \u_div.opcode_valid_i ;
  assign \u_issue.exec1_hold_o  = \u_issue.stall_w ;
  assign \u_issue.exec1_opcode_valid_o  = \u_exec1.opcode_valid_i ;
  assign \u_issue.fetch0_accept_o  = \u_frontend.u_decode.genblk1.u_fifo.pop0_i ;
  assign \u_issue.fetch0_fault_fetch_i  = \u_frontend.u_decode.genblk1.u_fifo.info0_out_o [0];
  assign \u_issue.fetch0_fault_page_i  = \u_frontend.u_decode.genblk1.u_fifo.info0_out_o [1];
  assign \u_issue.fetch0_instr_i  = \u_frontend.u_decode.genblk1.u_dec0.opcode_i ;
  assign \u_issue.fetch0_instr_invalid_i  = \u_frontend.u_decode.genblk1.u_dec0.invalid_w ;
  assign \u_issue.fetch0_pc_i [2:0] = 3'h0;
  assign \u_issue.fetch0_valid_i  = \u_frontend.u_decode.genblk1.u_dec0.valid_i ;
  assign \u_issue.fetch1_accept_o  = \u_frontend.u_decode.genblk1.u_fifo.pop1_i ;
  assign \u_issue.fetch1_fault_fetch_i  = \u_frontend.u_decode.genblk1.u_fifo.info1_out_o [0];
  assign \u_issue.fetch1_fault_page_i  = \u_frontend.u_decode.genblk1.u_fifo.info1_out_o [1];
  assign \u_issue.fetch1_instr_i  = \u_frontend.u_decode.genblk1.u_dec1.opcode_i ;
  assign \u_issue.fetch1_instr_invalid_i  = \u_frontend.u_decode.genblk1.u_dec1.invalid_w ;
  assign \u_issue.fetch1_pc_i  = { \u_issue.fetch0_pc_i [31:3], 3'h4 };
  assign \u_issue.fetch1_valid_i  = \u_frontend.u_decode.genblk1.u_dec1.valid_i ;
  assign \u_issue.interrupt_inhibit_o  = \u_csr.interrupt_inhibit_i ;
  assign \u_issue.issue_a_branch_w  = \u_issue.u_pipe0_ctrl.issue_branch_i ;
  assign \u_issue.issue_a_fault_w  = \u_issue.u_pipe0_ctrl.issue_exception_i ;
  assign \u_issue.issue_a_ra_idx_w  = \u_csr.opcode_opcode_i [19:15];
  assign \u_issue.issue_a_ra_value_r  = \u_csr.opcode_ra_operand_i ;
  assign \u_issue.issue_a_rb_idx_w  = \u_csr.opcode_opcode_i [24:20];
  assign \u_issue.issue_a_rb_value_r  = \u_div.opcode_rb_operand_i ;
  assign \u_issue.issue_a_rd_idx_w  = \u_csr.opcode_opcode_i [11:7];
  assign \u_issue.issue_a_sb_alloc_w  = \u_issue.u_pipe0_ctrl.issue_rd_valid_i ;
  assign \u_issue.issue_b_branch_w  = \u_issue.fetch1_instr_branch_i ;
  assign \u_issue.issue_b_csr_w  = \u_issue.fetch1_instr_csr_i ;
  assign \u_issue.issue_b_div_w  = \u_issue.fetch1_instr_div_i ;
  assign \u_issue.issue_b_exec_w  = \u_issue.fetch1_instr_exec_i ;
  assign \u_issue.issue_b_fault_w  = \u_issue.u_pipe1_ctrl.issue_exception_i ;
  assign \u_issue.issue_b_invalid_w  = \u_frontend.u_decode.genblk1.u_dec1.invalid_w ;
  assign \u_issue.issue_b_lsu_w  = \u_issue.fetch1_instr_lsu_i ;
  assign \u_issue.issue_b_mul_w  = \u_issue.fetch1_instr_mul_i ;
  assign \u_issue.issue_b_ra_idx_w  = \u_exec1.opcode_opcode_i [19:15];
  assign \u_issue.issue_b_ra_value_r  = \u_exec1.opcode_ra_operand_i ;
  assign \u_issue.issue_b_rb_idx_w  = \u_exec1.opcode_opcode_i [24:20];
  assign \u_issue.issue_b_rb_value_r  = \u_exec1.opcode_rb_operand_i ;
  assign \u_issue.issue_b_rd_idx_w  = \u_exec1.opcode_opcode_i [11:7];
  assign \u_issue.issue_b_sb_alloc_w  = \u_issue.fetch1_instr_rd_valid_i ;
  assign \u_issue.lsu_opcode_invalid_o  = 1'h0;
  assign \u_issue.lsu_opcode_opcode_o  = \u_lsu.opcode_opcode_i ;
  assign \u_issue.lsu_opcode_ra_operand_o  = \u_lsu.opcode_ra_operand_i ;
  assign \u_issue.lsu_opcode_rb_operand_o  = \u_lsu.opcode_rb_operand_i ;
  assign \u_issue.lsu_opcode_valid_o  = \u_lsu.opcode_valid_i ;
  assign \u_issue.mispredicted_r  = \u_frontend.u_npc.branch_request_i ;
  assign \u_issue.mul_hold_o  = \u_issue.stall_w ;
  assign \u_issue.mul_opcode_invalid_o  = 1'h0;
  assign \u_issue.mul_opcode_opcode_o  = \u_mul.opcode_opcode_i ;
  assign \u_issue.mul_opcode_ra_operand_o  = \u_mul.opcode_ra_operand_i ;
  assign \u_issue.mul_opcode_rb_operand_o  = \u_mul.opcode_rb_operand_i ;
  assign \u_issue.mul_opcode_valid_o  = \u_mul.opcode_valid_i ;
  assign \u_issue.opcode0_invalid_o  = 1'h0;
  assign \u_issue.opcode0_opcode_o  = \u_csr.opcode_opcode_i ;
  assign \u_issue.opcode0_pc_o  = \u_exec0.opcode_pc_i ;
  assign \u_issue.opcode0_ra_idx_o  = \u_csr.opcode_opcode_i [19:15];
  assign \u_issue.opcode0_ra_operand_o  = \u_csr.opcode_ra_operand_i ;
  assign \u_issue.opcode0_rb_idx_o  = \u_csr.opcode_opcode_i [24:20];
  assign \u_issue.opcode0_rb_operand_o  = \u_div.opcode_rb_operand_i ;
  assign \u_issue.opcode0_rd_idx_o  = \u_csr.opcode_opcode_i [11:7];
  assign \u_issue.opcode1_invalid_o  = 1'h0;
  assign \u_issue.opcode1_opcode_o  = \u_exec1.opcode_opcode_i ;
  assign \u_issue.opcode1_pc_o  = \u_exec1.opcode_pc_i ;
  assign \u_issue.opcode1_ra_idx_o  = \u_exec1.opcode_opcode_i [19:15];
  assign \u_issue.opcode1_ra_operand_o  = \u_exec1.opcode_ra_operand_i ;
  assign \u_issue.opcode1_rb_idx_o  = \u_exec1.opcode_opcode_i [24:20];
  assign \u_issue.opcode1_rb_operand_o  = \u_exec1.opcode_rb_operand_i ;
  assign \u_issue.opcode1_rd_idx_o  = \u_exec1.opcode_opcode_i [11:7];
  assign \u_issue.opcode_a_accept_r  = \u_div.opcode_valid_i ;
  assign \u_issue.opcode_a_issue_r  = \u_div.opcode_valid_i ;
  assign \u_issue.opcode_a_pc_r  = \u_exec0.opcode_pc_i ;
  assign \u_issue.opcode_a_r  = \u_csr.opcode_opcode_i ;
  assign \u_issue.opcode_b_accept_r  = \u_exec1.opcode_valid_i ;
  assign \u_issue.opcode_b_issue_r  = \u_exec1.opcode_valid_i ;
  assign \u_issue.opcode_b_pc_r  = \u_exec1.opcode_pc_i ;
  assign \u_issue.opcode_b_r  = \u_exec1.opcode_opcode_i ;
  assign \u_issue.pipe0_branch_e1_w  = \u_issue.u_pipe0_ctrl.ctrl_e1_q [6];
  assign \u_issue.pipe0_exception_wb_w  = \u_issue.u_pipe0_ctrl.exception_wb_q ;
  assign \u_issue.pipe0_load_e1_w  = \u_issue.u_pipe0_ctrl.ctrl_e1_q [1];
  assign \u_issue.pipe0_load_e2_w  = \u_issue.u_pipe0_ctrl.ctrl_e2_q [1];
  assign \u_issue.pipe0_mul_e1_w  = \u_issue.u_pipe0_ctrl.ctrl_e1_q [5];
  assign \u_issue.pipe0_mul_e2_w  = \u_issue.u_pipe0_ctrl.ctrl_e2_q [5];
  assign \u_issue.pipe0_opc_wb_w  = \u_issue.u_pipe0_ctrl.opcode_wb_q ;
  assign \u_issue.pipe0_opcode_e1_w  = \u_issue.u_pipe0_ctrl.opcode_e1_q ;
  assign \u_issue.pipe0_pc_e1_w  = \u_issue.u_pipe0_ctrl.pc_e1_q ;
  assign \u_issue.pipe0_pc_wb_w  = \u_issue.u_pipe0_ctrl.pc_wb_q ;
  assign \u_issue.pipe0_result_wb_w  = \u_issue.u_pipe0_ctrl.result_wb_q ;
  assign \u_issue.pipe0_store_e1_w  = \u_issue.u_pipe0_ctrl.ctrl_e1_q [2];
  assign \u_issue.pipe0_valid_wb_w  = \u_issue.u_pipe0_ctrl.valid_wb_o ;
  assign \u_issue.pipe1_branch_e1_w  = \u_issue.u_pipe1_ctrl.ctrl_e1_q [6];
  assign \u_issue.pipe1_exception_wb_w  = \u_issue.u_pipe1_ctrl.exception_wb_q ;
  assign \u_issue.pipe1_load_e1_w  = \u_issue.u_pipe1_ctrl.ctrl_e1_q [1];
  assign \u_issue.pipe1_load_e2_w  = \u_issue.u_pipe1_ctrl.ctrl_e2_q [1];
  assign \u_issue.pipe1_mul_e1_w  = \u_issue.u_pipe1_ctrl.ctrl_e1_q [5];
  assign \u_issue.pipe1_mul_e2_w  = \u_issue.u_pipe1_ctrl.ctrl_e2_q [5];
  assign \u_issue.pipe1_opc_wb_w  = \u_issue.u_pipe1_ctrl.opcode_wb_q ;
  assign \u_issue.pipe1_opcode_e1_w  = \u_issue.u_pipe1_ctrl.opcode_e1_q ;
  assign \u_issue.pipe1_pc_e1_w  = \u_issue.u_pipe1_ctrl.pc_e1_q ;
  assign \u_issue.pipe1_pc_wb_w  = \u_issue.u_pipe1_ctrl.pc_wb_q ;
  assign \u_issue.pipe1_result_wb_w  = \u_issue.u_pipe1_ctrl.result_wb_q ;
  assign \u_issue.pipe1_store_e1_w  = \u_issue.u_pipe1_ctrl.ctrl_e1_q [2];
  assign \u_issue.pipe1_valid_wb_w  = \u_issue.u_pipe1_ctrl.valid_wb_o ;
  assign \u_issue.rst_i  = rst_i;
  assign \u_issue.take_interrupt_i  = \u_csr.take_interrupt_q ;
  assign \u_issue.u_pipe0_ctrl.alu_e1_w  = \u_issue.u_pipe0_ctrl.ctrl_e1_q [0];
  assign \u_issue.u_pipe0_ctrl.alu_result_e1_i  = \u_exec0.result_q ;
  assign \u_issue.u_pipe0_ctrl.branch_e1_o  = \u_issue.u_pipe0_ctrl.ctrl_e1_q [6];
  assign \u_issue.u_pipe0_ctrl.clk_i  = clk_i;
  assign \u_issue.u_pipe0_ctrl.csr_e1_w  = \u_issue.u_pipe0_ctrl.ctrl_e1_q [3];
  assign \u_issue.u_pipe0_ctrl.csr_result_exception_e1_i  = \u_csr.exception_e1_q ;
  assign \u_issue.u_pipe0_ctrl.csr_result_value_e1_i  = \u_csr.rd_result_e1_q ;
  assign \u_issue.u_pipe0_ctrl.csr_result_wdata_e1_i  = \u_csr.csr_wdata_e1_q ;
  assign \u_issue.u_pipe0_ctrl.csr_result_write_e1_i  = \u_csr.rd_valid_e1_q ;
  assign \u_issue.u_pipe0_ctrl.csr_waddr_wb_o  = \u_issue.u_pipe0_ctrl.opcode_wb_q [31:20];
  assign \u_issue.u_pipe0_ctrl.csr_wb_o  = \u_issue.pipe0_csr_wb_w ;
  assign \u_issue.u_pipe0_ctrl.csr_wdata_wb_o  = \u_issue.u_pipe0_ctrl.csr_wdata_wb_q ;
  assign \u_issue.u_pipe0_ctrl.csr_write_wb_o  = \u_issue.u_pipe0_ctrl.csr_wr_wb_q ;
  assign \u_issue.u_pipe0_ctrl.div_complete_i  = \u_div.valid_q ;
  assign \u_issue.u_pipe0_ctrl.div_e1_w  = \u_issue.u_pipe0_ctrl.ctrl_e1_q [4];
  assign \u_issue.u_pipe0_ctrl.div_result_i  = \u_div.wb_result_q ;
  assign \u_issue.u_pipe0_ctrl.exception_wb_o  = \u_issue.u_pipe0_ctrl.exception_wb_q ;
  assign \u_issue.u_pipe0_ctrl.issue_accept_i  = \u_div.opcode_valid_i ;
  assign \u_issue.u_pipe0_ctrl.issue_branch_target_i  = \u_exec0.branch_target_r ;
  assign \u_issue.u_pipe0_ctrl.issue_csr_i  = \u_issue.issue_a_csr_w ;
  assign \u_issue.u_pipe0_ctrl.issue_div_i  = \u_issue.issue_a_div_w ;
  assign \u_issue.u_pipe0_ctrl.issue_lsu_i  = \u_issue.issue_a_lsu_w ;
  assign \u_issue.u_pipe0_ctrl.issue_mul_i  = \u_issue.issue_a_mul_w ;
  assign \u_issue.u_pipe0_ctrl.issue_opcode_i  = \u_csr.opcode_opcode_i ;
  assign \u_issue.u_pipe0_ctrl.issue_operand_ra_i  = \u_csr.opcode_ra_operand_i ;
  assign \u_issue.u_pipe0_ctrl.issue_operand_rb_i  = \u_div.opcode_rb_operand_i ;
  assign \u_issue.u_pipe0_ctrl.issue_pc_i  = \u_exec0.opcode_pc_i ;
  assign \u_issue.u_pipe0_ctrl.issue_rd_i  = \u_csr.opcode_opcode_i [11:7];
  assign \u_issue.u_pipe0_ctrl.issue_stall_i  = \u_issue.stall_w ;
  assign \u_issue.u_pipe0_ctrl.issue_valid_i  = \u_div.opcode_valid_i ;
  assign \u_issue.u_pipe0_ctrl.load_e1_o  = \u_issue.u_pipe0_ctrl.ctrl_e1_q [1];
  assign \u_issue.u_pipe0_ctrl.load_e2_o  = \u_issue.u_pipe0_ctrl.ctrl_e2_q [1];
  assign \u_issue.u_pipe0_ctrl.mul_e1_o  = \u_issue.u_pipe0_ctrl.ctrl_e1_q [5];
  assign \u_issue.u_pipe0_ctrl.mul_e2_o  = \u_issue.u_pipe0_ctrl.ctrl_e2_q [5];
  assign \u_issue.u_pipe0_ctrl.mul_result_e2_i  = \u_mul.result_e2_q ;
  assign \u_issue.u_pipe0_ctrl.opcode_e1_o  = \u_issue.u_pipe0_ctrl.opcode_e1_q ;
  assign \u_issue.u_pipe0_ctrl.opcode_wb_o  = \u_issue.u_pipe0_ctrl.opcode_wb_q ;
  assign \u_issue.u_pipe0_ctrl.pc_e1_o  = \u_issue.u_pipe0_ctrl.pc_e1_q ;
  assign \u_issue.u_pipe0_ctrl.pc_wb_o  = \u_issue.u_pipe0_ctrl.pc_wb_q ;
  assign \u_issue.u_pipe0_ctrl.rd_e1_o  = \u_issue.pipe0_rd_e1_w ;
  assign \u_issue.u_pipe0_ctrl.rd_e2_o  = \u_issue.pipe0_rd_e2_w ;
  assign \u_issue.u_pipe0_ctrl.rd_wb_o  = \u_issue.pipe0_rd_wb_w ;
  assign \u_issue.u_pipe0_ctrl.result_e2_o  = \u_issue.pipe0_result_e2_w ;
  assign \u_issue.u_pipe0_ctrl.result_e2_r  = \u_issue.pipe0_result_e2_w ;
  assign \u_issue.u_pipe0_ctrl.result_wb_o  = \u_issue.u_pipe0_ctrl.result_wb_q ;
  assign \u_issue.u_pipe0_ctrl.rst_i  = rst_i;
  assign \u_issue.u_pipe0_ctrl.squash_e1_e2_i  = \u_issue.pipe1_squash_e1_e2_w ;
  assign \u_issue.u_pipe0_ctrl.squash_e1_e2_o  = \u_issue.pipe0_squash_e1_e2_w ;
  assign \u_issue.u_pipe0_ctrl.squash_wb_i  = 1'h0;
  assign \u_issue.u_pipe0_ctrl.stall_o  = \u_issue.pipe0_stall_raw_w ;
  assign \u_issue.u_pipe0_ctrl.store_e1_o  = \u_issue.u_pipe0_ctrl.ctrl_e1_q [2];
  assign \u_issue.u_pipe0_ctrl.take_interrupt_i  = \u_csr.take_interrupt_q ;
  assign \u_issue.u_pipe1_ctrl.alu_e1_w  = \u_issue.u_pipe1_ctrl.ctrl_e1_q [0];
  assign \u_issue.u_pipe1_ctrl.alu_result_e1_i  = \u_exec1.result_q ;
  assign \u_issue.u_pipe1_ctrl.branch_e1_o  = \u_issue.u_pipe1_ctrl.ctrl_e1_q [6];
  assign \u_issue.u_pipe1_ctrl.clk_i  = clk_i;
  assign \u_issue.u_pipe1_ctrl.csr_e1_w  = \u_issue.u_pipe1_ctrl.ctrl_e1_q [3];
  assign \u_issue.u_pipe1_ctrl.csr_result_exception_e1_i  = \u_csr.exception_e1_q ;
  assign \u_issue.u_pipe1_ctrl.csr_result_value_e1_i  = \u_csr.rd_result_e1_q ;
  assign \u_issue.u_pipe1_ctrl.csr_result_wdata_e1_i  = \u_csr.csr_wdata_e1_q ;
  assign \u_issue.u_pipe1_ctrl.csr_result_write_e1_i  = \u_csr.rd_valid_e1_q ;
  assign \u_issue.u_pipe1_ctrl.csr_waddr_wb_o  = \u_issue.u_pipe1_ctrl.opcode_wb_q [31:20];
  assign \u_issue.u_pipe1_ctrl.div_complete_i  = \u_div.valid_q ;
  assign \u_issue.u_pipe1_ctrl.div_e1_w  = \u_issue.u_pipe1_ctrl.ctrl_e1_q [4];
  assign \u_issue.u_pipe1_ctrl.div_result_i  = \u_div.wb_result_q ;
  assign \u_issue.u_pipe1_ctrl.exception_wb_o  = \u_issue.u_pipe1_ctrl.exception_wb_q ;
  assign \u_issue.u_pipe1_ctrl.issue_accept_i  = \u_exec1.opcode_valid_i ;
  assign \u_issue.u_pipe1_ctrl.issue_branch_i  = \u_issue.fetch1_instr_branch_i ;
  assign \u_issue.u_pipe1_ctrl.issue_branch_target_i  = \u_exec1.branch_target_r ;
  assign \u_issue.u_pipe1_ctrl.issue_csr_i  = 1'h0;
  assign \u_issue.u_pipe1_ctrl.issue_div_i  = 1'h0;
  assign \u_issue.u_pipe1_ctrl.issue_lsu_i  = \u_issue.fetch1_instr_lsu_i ;
  assign \u_issue.u_pipe1_ctrl.issue_mul_i  = \u_issue.fetch1_instr_mul_i ;
  assign \u_issue.u_pipe1_ctrl.issue_opcode_i  = \u_exec1.opcode_opcode_i ;
  assign \u_issue.u_pipe1_ctrl.issue_operand_ra_i  = \u_exec1.opcode_ra_operand_i ;
  assign \u_issue.u_pipe1_ctrl.issue_operand_rb_i  = \u_exec1.opcode_rb_operand_i ;
  assign \u_issue.u_pipe1_ctrl.issue_pc_i  = \u_exec1.opcode_pc_i ;
  assign \u_issue.u_pipe1_ctrl.issue_rd_i  = \u_exec1.opcode_opcode_i [11:7];
  assign \u_issue.u_pipe1_ctrl.issue_rd_valid_i  = \u_issue.fetch1_instr_rd_valid_i ;
  assign \u_issue.u_pipe1_ctrl.issue_stall_i  = \u_issue.stall_w ;
  assign \u_issue.u_pipe1_ctrl.issue_valid_i  = \u_exec1.opcode_valid_i ;
  assign \u_issue.u_pipe1_ctrl.load_e1_o  = \u_issue.u_pipe1_ctrl.ctrl_e1_q [1];
  assign \u_issue.u_pipe1_ctrl.load_e2_o  = \u_issue.u_pipe1_ctrl.ctrl_e2_q [1];
  assign \u_issue.u_pipe1_ctrl.mem_complete_i  = \u_issue.u_pipe0_ctrl.mem_complete_i ;
  assign \u_issue.u_pipe1_ctrl.mem_exception_e2_i  = \u_issue.u_pipe0_ctrl.mem_exception_e2_i ;
  assign \u_issue.u_pipe1_ctrl.mem_result_e2_i  = \u_issue.u_pipe0_ctrl.mem_result_e2_i ;
  assign \u_issue.u_pipe1_ctrl.mul_e1_o  = \u_issue.u_pipe1_ctrl.ctrl_e1_q [5];
  assign \u_issue.u_pipe1_ctrl.mul_e2_o  = \u_issue.u_pipe1_ctrl.ctrl_e2_q [5];
  assign \u_issue.u_pipe1_ctrl.mul_result_e2_i  = \u_mul.result_e2_q ;
  assign \u_issue.u_pipe1_ctrl.opcode_e1_o  = \u_issue.u_pipe1_ctrl.opcode_e1_q ;
  assign \u_issue.u_pipe1_ctrl.opcode_wb_o  = \u_issue.u_pipe1_ctrl.opcode_wb_q ;
  assign \u_issue.u_pipe1_ctrl.pc_e1_o  = \u_issue.u_pipe1_ctrl.pc_e1_q ;
  assign \u_issue.u_pipe1_ctrl.pc_wb_o  = \u_issue.u_pipe1_ctrl.pc_wb_q ;
  assign \u_issue.u_pipe1_ctrl.rd_e1_o  = \u_issue.pipe1_rd_e1_w ;
  assign \u_issue.u_pipe1_ctrl.rd_e2_o  = \u_issue.pipe1_rd_e2_w ;
  assign \u_issue.u_pipe1_ctrl.rd_wb_o  = \u_issue.pipe1_rd_wb_w ;
  assign \u_issue.u_pipe1_ctrl.result_e2_o  = \u_issue.pipe1_result_e2_w ;
  assign \u_issue.u_pipe1_ctrl.result_e2_r  = \u_issue.pipe1_result_e2_w ;
  assign \u_issue.u_pipe1_ctrl.result_wb_o  = \u_issue.u_pipe1_ctrl.result_wb_q ;
  assign \u_issue.u_pipe1_ctrl.rst_i  = rst_i;
  assign \u_issue.u_pipe1_ctrl.squash_e1_e2_i  = \u_issue.pipe0_squash_e1_e2_w ;
  assign \u_issue.u_pipe1_ctrl.squash_e1_e2_o  = \u_issue.pipe1_squash_e1_e2_w ;
  assign \u_issue.u_pipe1_ctrl.squash_wb_i  = \u_issue.pipe0_squash_e1_e2_w ;
  assign \u_issue.u_pipe1_ctrl.stall_o  = \u_issue.pipe1_stall_raw_w ;
  assign \u_issue.u_pipe1_ctrl.store_e1_o  = \u_issue.u_pipe1_ctrl.ctrl_e1_q [2];
  assign \u_issue.u_pipe1_ctrl.take_interrupt_i  = \u_csr.take_interrupt_q ;
  assign \u_issue.u_regfile.clk_i  = clk_i;
  assign \u_issue.u_regfile.genblk1.REGFILE.ra0_value_r  = \u_issue.issue_a_ra_value_w ;
  assign \u_issue.u_regfile.genblk1.REGFILE.ra1_value_r  = \u_issue.issue_b_ra_value_w ;
  assign \u_issue.u_regfile.genblk1.REGFILE.rb0_value_r  = \u_issue.issue_a_rb_value_w ;
  assign \u_issue.u_regfile.genblk1.REGFILE.rb1_value_r  = \u_issue.issue_b_rb_value_w ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x0_zero_w  = 32'h00000000;
  assign \u_issue.u_regfile.genblk1.REGFILE.x10_a0_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r10_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x11_a1_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r11_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x12_a2_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r12_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x13_a3_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r13_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x14_a4_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r14_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x15_a5_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r15_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x16_a6_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r16_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x17_a7_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r17_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x18_s2_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r18_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x19_s3_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r19_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x1_ra_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r1_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x20_s4_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r20_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x21_s5_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r21_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x22_s6_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r22_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x23_s7_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r23_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x24_s8_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r24_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x25_s9_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r25_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x26_s10_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r26_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x27_s11_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r27_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x28_t3_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r28_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x29_t4_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r29_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x2_sp_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r2_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x30_t5_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r30_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x31_t6_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r31_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x3_gp_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r3_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x4_tp_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r4_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x5_t0_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r5_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x6_t1_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r6_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x7_t2_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r7_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x8_s0_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r8_q ;
  assign \u_issue.u_regfile.genblk1.REGFILE.x9_s1_w  = \u_issue.u_regfile.genblk1.REGFILE.reg_r9_q ;
  assign \u_issue.u_regfile.ra0_i  = \u_csr.opcode_opcode_i [19:15];
  assign \u_issue.u_regfile.ra0_value_o  = \u_issue.issue_a_ra_value_w ;
  assign \u_issue.u_regfile.ra1_i  = \u_exec1.opcode_opcode_i [19:15];
  assign \u_issue.u_regfile.ra1_value_o  = \u_issue.issue_b_ra_value_w ;
  assign \u_issue.u_regfile.rb0_i  = \u_csr.opcode_opcode_i [24:20];
  assign \u_issue.u_regfile.rb0_value_o  = \u_issue.issue_a_rb_value_w ;
  assign \u_issue.u_regfile.rb1_i  = \u_exec1.opcode_opcode_i [24:20];
  assign \u_issue.u_regfile.rb1_value_o  = \u_issue.issue_b_rb_value_w ;
  assign \u_issue.u_regfile.rd0_i  = \u_issue.pipe0_rd_wb_w ;
  assign \u_issue.u_regfile.rd0_value_i  = \u_issue.u_pipe0_ctrl.result_wb_q ;
  assign \u_issue.u_regfile.rd1_i  = \u_issue.pipe1_rd_wb_w ;
  assign \u_issue.u_regfile.rd1_value_i  = \u_issue.u_pipe1_ctrl.result_wb_q ;
  assign \u_issue.u_regfile.rst_i  = rst_i;
  assign \u_issue.writeback_div_valid_i  = \u_div.valid_q ;
  assign \u_issue.writeback_div_value_i  = \u_div.wb_result_q ;
  assign \u_issue.writeback_exec0_value_i  = \u_exec0.result_q ;
  assign \u_issue.writeback_exec1_value_i  = \u_exec1.result_q ;
  assign \u_issue.writeback_mem_exception_i  = \u_issue.u_pipe0_ctrl.mem_exception_e2_i ;
  assign \u_issue.writeback_mem_valid_i  = \u_issue.u_pipe0_ctrl.mem_complete_i ;
  assign \u_issue.writeback_mem_value_i  = \u_issue.u_pipe0_ctrl.mem_result_e2_i ;
  assign \u_issue.writeback_mul_value_i  = \u_mul.result_e2_q ;
  assign \u_lsu.addr_lsb_r  = \u_lsu.u_lsu_request.data_out_o [5:4];
  assign \u_lsu.clk_i  = clk_i;
  assign \u_lsu.fault_load_page_w  = 1'h0;
  assign \u_lsu.fault_store_page_w  = 1'h0;
  assign \u_lsu.load_byte_r  = \u_lsu.u_lsu_request.data_out_o [1];
  assign \u_lsu.load_half_r  = \u_lsu.u_lsu_request.data_out_o [2];
  assign \u_lsu.load_signed_r  = \u_lsu.u_lsu_request.data_out_o [3];
  assign \u_lsu.mem_accept_i  = mem_d_accept_i;
  assign \u_lsu.mem_ack_i  = mem_d_ack_i;
  assign \u_lsu.mem_addr_o  = { \u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u_lsu.mem_cacheable_o  = \u_lsu.mem_cacheable_q ;
  assign \u_lsu.mem_data_rd_i  = mem_d_data_rd_i;
  assign \u_lsu.mem_data_wr_o  = \u_lsu.mem_data_wr_q ;
  assign \u_lsu.mem_error_i  = mem_d_error_i;
  assign \u_lsu.mem_flush_o  = \u_lsu.mem_flush_q ;
  assign \u_lsu.mem_invalidate_o  = \u_lsu.mem_invalidate_q ;
  assign \u_lsu.mem_load_fault_i  = 1'h0;
  assign \u_lsu.mem_req_tag_o  = 11'h000;
  assign \u_lsu.mem_resp_tag_i  = mem_d_resp_tag_i;
  assign \u_lsu.mem_store_fault_i  = 1'h0;
  assign \u_lsu.mem_writeback_o  = \u_lsu.mem_writeback_q ;
  assign \u_lsu.opcode_invalid_i  = 1'h0;
  assign \u_lsu.resp_addr_w  = \u_lsu.u_lsu_request.data_out_o [35:4];
  assign \u_lsu.resp_byte_w  = \u_lsu.u_lsu_request.data_out_o [1];
  assign \u_lsu.resp_half_w  = \u_lsu.u_lsu_request.data_out_o [2];
  assign \u_lsu.resp_load_w  = \u_lsu.u_lsu_request.data_out_o [0];
  assign \u_lsu.resp_signed_w  = \u_lsu.u_lsu_request.data_out_o [3];
  assign \u_lsu.rst_i  = rst_i;
  assign \u_lsu.stall_o  = \u_issue.lsu_stall_i ;
  assign \u_lsu.u_lsu_request.clk_i  = clk_i;
  assign \u_lsu.u_lsu_request.data_in_i  = { \u_lsu.mem_addr_q , \u_lsu.mem_ls_q , \u_lsu.mem_xh_q , \u_lsu.mem_xb_q , \u_lsu.mem_load_q  };
  assign \u_lsu.u_lsu_request.rst_i  = rst_i;
  assign \u_lsu.wb_result_r  = \u_issue.u_pipe0_ctrl.mem_result_e2_i ;
  assign \u_lsu.writeback_exception_o  = \u_issue.u_pipe0_ctrl.mem_exception_e2_i ;
  assign \u_lsu.writeback_valid_o  = \u_issue.u_pipe0_ctrl.mem_complete_i ;
  assign \u_lsu.writeback_value_o  = \u_issue.u_pipe0_ctrl.mem_result_e2_i ;
  assign \u_mmu.clk_i  = clk_i;
  assign \u_mmu.fetch_in_accept_o  = mem_i_accept_i;
  assign \u_mmu.fetch_in_error_o  = mem_i_error_i;
  assign \u_mmu.fetch_in_fault_o  = 1'h0;
  assign \u_mmu.fetch_in_flush_i  = \u_csr.ifence_q ;
  assign \u_mmu.fetch_in_inst_o  = mem_i_inst_i;
  assign \u_mmu.fetch_in_invalidate_i  = 1'h0;
  assign \u_mmu.fetch_in_pc_i  = { \u_frontend.u_fetch.icache_pc_w [31:3], 3'h0 };
  assign \u_mmu.fetch_in_priv_i  = 2'h3;
  assign \u_mmu.fetch_in_rd_i  = \u_frontend.u_fetch.icache_rd_o ;
  assign \u_mmu.fetch_in_valid_o  = mem_i_valid_i;
  assign \u_mmu.fetch_out_accept_i  = mem_i_accept_i;
  assign \u_mmu.fetch_out_error_i  = mem_i_error_i;
  assign \u_mmu.fetch_out_flush_o  = \u_csr.ifence_q ;
  assign \u_mmu.fetch_out_inst_i  = mem_i_inst_i;
  assign \u_mmu.fetch_out_invalidate_o  = 1'h0;
  assign \u_mmu.fetch_out_pc_o  = { \u_frontend.u_fetch.icache_pc_w [31:3], 3'h0 };
  assign \u_mmu.fetch_out_rd_o  = \u_frontend.u_fetch.icache_rd_o ;
  assign \u_mmu.fetch_out_valid_i  = mem_i_valid_i;
  assign \u_mmu.lsu_in_accept_o  = mem_d_accept_i;
  assign \u_mmu.lsu_in_ack_o  = mem_d_ack_i;
  assign \u_mmu.lsu_in_addr_i  = { \u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u_mmu.lsu_in_cacheable_i  = \u_lsu.mem_cacheable_q ;
  assign \u_mmu.lsu_in_data_rd_o  = mem_d_data_rd_i;
  assign \u_mmu.lsu_in_data_wr_i  = \u_lsu.mem_data_wr_q ;
  assign \u_mmu.lsu_in_error_o  = mem_d_error_i;
  assign \u_mmu.lsu_in_flush_i  = \u_lsu.mem_flush_q ;
  assign \u_mmu.lsu_in_invalidate_i  = \u_lsu.mem_invalidate_q ;
  assign \u_mmu.lsu_in_load_fault_o  = 1'h0;
  assign \u_mmu.lsu_in_rd_i  = \u_lsu.mem_rd_o ;
  assign \u_mmu.lsu_in_req_tag_i  = 11'h000;
  assign \u_mmu.lsu_in_resp_tag_o  = mem_d_resp_tag_i;
  assign \u_mmu.lsu_in_store_fault_o  = 1'h0;
  assign \u_mmu.lsu_in_wr_i  = \u_lsu.mem_wr_o ;
  assign \u_mmu.lsu_in_writeback_i  = \u_lsu.mem_writeback_q ;
  assign \u_mmu.lsu_out_accept_i  = mem_d_accept_i;
  assign \u_mmu.lsu_out_ack_i  = mem_d_ack_i;
  assign \u_mmu.lsu_out_addr_o  = { \u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u_mmu.lsu_out_cacheable_o  = \u_lsu.mem_cacheable_q ;
  assign \u_mmu.lsu_out_data_rd_i  = mem_d_data_rd_i;
  assign \u_mmu.lsu_out_data_wr_o  = \u_lsu.mem_data_wr_q ;
  assign \u_mmu.lsu_out_error_i  = mem_d_error_i;
  assign \u_mmu.lsu_out_flush_o  = \u_lsu.mem_flush_q ;
  assign \u_mmu.lsu_out_invalidate_o  = \u_lsu.mem_invalidate_q ;
  assign \u_mmu.lsu_out_rd_o  = \u_lsu.mem_rd_o ;
  assign \u_mmu.lsu_out_req_tag_o  = 11'h000;
  assign \u_mmu.lsu_out_resp_tag_i  = mem_d_resp_tag_i;
  assign \u_mmu.lsu_out_wr_o  = \u_lsu.mem_wr_o ;
  assign \u_mmu.lsu_out_writeback_o  = \u_lsu.mem_writeback_q ;
  assign \u_mmu.mxr_i  = \u_csr.u_csrfile.csr_sr_q [19];
  assign \u_mmu.rst_i  = rst_i;
  assign \u_mmu.sum_i  = \u_csr.u_csrfile.csr_sr_q [18];
  assign \u_mul.clk_i  = clk_i;
  assign \u_mul.hold_i  = \u_issue.stall_w ;
  assign \u_mul.opcode_invalid_i  = 1'h0;
  assign \u_mul.rst_i  = rst_i;
  assign \u_mul.writeback_value_o  = \u_mul.result_e2_q ;
  assign writeback_div_valid_w = \u_div.valid_q ;
  assign writeback_div_value_w = \u_div.wb_result_q ;
  assign writeback_exec0_value_w = \u_exec0.result_q ;
  assign writeback_exec1_value_w = \u_exec1.result_q ;
  assign writeback_mem_exception_w = \u_issue.u_pipe0_ctrl.mem_exception_e2_i ;
  assign writeback_mem_valid_w = \u_issue.u_pipe0_ctrl.mem_complete_i ;
  assign writeback_mem_value_w = \u_issue.u_pipe0_ctrl.mem_result_e2_i ;
  assign writeback_mul_value_w = \u_mul.result_e2_q ;
endmodule
