---
title: "Nanowire FET element simulation Contents and SW Manual Nanowire FET element simulation Contents and SW Manual/Nanowire FET 소자 시뮬레이션 Contents 및 SW Manual"
date: "2019-07-17T22:40:32.169Z"
template: "post"
draft: false
slug: "/posts/9152"
category: "Nano Physics"
tags: 
 - "Collision LAB"
 - "Kinetic Energy"
description: "EDISON 사이언스 앱 Nanowire FET 소자 시뮬레이션 Contents 및 SW Manual"
---

##Table of Contents
####Band Structure Calculation
- Effective Mass Approximation 
- k·p Method
- Tight binding Method

####Transport Characteristics
- Scaling Behavior
I-V of Gate All Around/Tri-gate Nanowire FET

Subthresold Swing, Drain Induced Barrier Lowering, etc.
####Nanowire FET SW Manual
- Input Parameters
- Output files
- Case Study

##Band Structure Calculation
###Effective Mass Approximation
####Applicable to Parabolic Conduction Band

![Aspect ratio](/media/POST/9152/0.jpg)

####Governing Equation
- Shrodinger Equation with Envelope function Approximation
$$
\left[-\frac{h^{2}}{2}\left(\frac{1}{m_{x}} \frac{\partial^{2}}{\partial x^{2}}+\frac{1}{m_{y}} \frac{\partial^{2}}{\partial y^{2}}+\frac{1}{m_{z}} \frac{\partial^{2}}{\partial z^{2}}\right)+U\right] \Phi_{u, n}(R)=E_{v, n} \Phi_{v, n}(R)
$$

$$
\begin{array}{l}{\Phi_{v, n}(R)=\xi_{v, n}(z) \frac{e^{i k \cdot r}}{\sqrt{A}} \quad \text { (for quantum well) }} \\ {\Phi_{v, n}(R)=\xi_{v, n}(y, z) \frac{e^{i k_{x} x}}{\sqrt{L}} \text { (for quantum wire) }}\end{array}
$$


###k·p Method
####Origin of multi-band k·p Hamiltonian

![Aspect ratio](/media/POST/9152/1.jpg)


####Features
- Useful about 10 nm size
- Appropriate method to express valence band structure, especially. 
- Cubic grid base -> Easy to implement
- Empirical parameter dependency

Example) 6x6 multi-band k·p Hamiltonian § 3x3 Hamiltonian

![Aspect ratio](/media/POST/9152/2.jpg)

- k·p bandstructure with spin-orbit coupling
![Aspect ratio](/media/POST/9152/3.jpg)


###Tight-Binding Method
####Tight-Binding Principle

Tight-binding theorem is an popular approach to calculate energy band structure in semiconductor industry. Its improtance becomes larger due to continuosly scaling down of devices. In the view of tight-binding, it is assumed that electrons are tightly bounded to their own atom. 

The following experssions is the general form : 

$$
\psi_{n \mathbf{k}}(\mathbf{r})=\frac{1}{\sqrt{N}} \sum_{\mathbf{R}} e^{i \mathbf{k} \cdot \mathbf{R}} \phi_{n}(\mathbf{r}-\mathbf{R})
$$

We can obtain energy band structure by calculating eigenvalue of $h(\vec{k})$

![Aspect ratio](/media/POST/9152/4.jpg)

####Tight-Binding Hamiltonian

Hamiltonian can vary according to device configuration 

For bulk :
![Aspect ratio](/media/POST/9152/5.jpg)


For nanowire :
 $$
[h(k)]=H_{0}+W e^{i k x}+W^{\prime} e^{-i k x}
$$  

![Aspect ratio](/media/POST/9152/6.jpg)


##Transport Characteristics
###Scaling Behavior
![Aspect ratio](/media/POST/9152/7.jpg)

Regardless of the Nanowire FET Gate-type

1) Id-Vg of the same aspect ratio (L/W, L:Channel Length, W: Width) are more or less the same. 

Ex) For L/W=2, SS and On/Off current ratio remain almost the same.

2) Clearly distinguished from those of transistors of different aspect ratios. 3) The device performance strongly depends on the aspect ratio.

Ex) Compared to the case of L/W=1, the device performance of L/W=2 is greatly improved


![Aspect ratio](/media/POST/9152/8.jpg)

For the same aspect ratio,

1) The SS of Trigate transistors > GAA (Due to the better gate controllability of GAA transistors.) 

2) The SS increase rapidly with W/L and the rate of increase is higher for the trigate transistors.

3) SS of the same aspect ratio are more or less the same with respect to the scaling, which is particularly true for transistors with higher aspect ratio. (Inset of Left Figure.)

4) The dependence of the DIBL on the aspect ratio of the GAA and trigate transistors are similar
with the above statements.

##SW Manual
###Input Parameters
![Aspect ratio](/media/POST/9152/9.jpg)

- Device Type : Typoe of the device
![Aspect ratio](/media/POST/9152/10.jpg)

- Temperature (K): The simulation temperature
- Channel Material: The material of the channel region
- Oxide Material: The material of the oxide region

![Aspect ratio](/media/POST/9152/11.jpg)
- Valley: The conduction band has three minima;
$$
\Gamma \text { point } \rightarrow \text { at } \boldsymbol{k}=0
$$
$$
\text { L point } \rightarrow \text { along }[111] \text { directions at the boundary of the first Brillouin zone }
$$
$$
\Delta \text { point } \rightarrow \text { along }[100] \text { directions near the boundary of the first Brillouin zone }
$$

- Longitudinal effective mass: Effective mass along the longitudinal direction
- Transverse effective mass: Effective mass along the transverse direction
*Two transverse masses in the plane are perpendicular to the longtidudinal direction

![Aspect ratio](/media/POST/9152/12.jpg)

- Channel Band gap (eV): The band gap of the channel material
- Channel Dielectric constant: The dielectric instant of the channel material
- Band gap of Oxide (eV): The band gap of the oxide material
- Oxide dielectric constant: The dielectric constant of the oxide material
![Aspect ratio](/media/POST/9152/13.jpg)


![Aspect ratio](/media/POST/9152/14.jpg)
- Source Schottky Barrier height & Drain Schottky Barrier Height (eV)

![Aspect ratio](/media/POST/9152/15.jpg)
- Transport Direction: Determine the direction that you want to transport

![Aspect ratio](/media/POST/9152/16.jpg)
- Source Doping Density $\left(c m^{-3}\right)$: n-type doping concentration of the source region
- Drain Doping Density $\left(c m^{-3}\right)$; n-type doping concentration of the drain region 
- Channel Doping Type: The doping type of the channel region(p-type, intrinsic, n-type)
- Channel Doping Density $\left(c m^{-3}\right)$: The doping concentration of the channel region

![Aspect ratio](/media/POST/9152/17.jpg)

![Aspect ratio](/media/POST/9152/18.jpg)

- Mesh size transport direction: The grid size along the transport direction

![Aspect ratio](/media/POST/9152/19.jpg)

![Aspect ratio](/media/POST/9152/20.jpg)

- Mesh size confinement direction: The grid size along the confinement directoin


![Aspect ratio](/media/POST/9152/21.jpg)

- Gate configuration
![Aspect ratio](/media/POST/9152/22.jpg)


![Aspect ratio](/media/POST/9152/23.jpg)

- Sweep Voltage: The sweep voltage type that you want to simulate
- Fixed Voltage(V)  
It would be the fixed ‘Drain Voltage’ if Sweep Voltage option = Gate Bias

It would be the fixed ‘Gate Voltage’ if Sweep Voltage option = Drain Bias
 
- Sweep From (V) : The starting point of the sweep voltage 
- Sweep To (V) : The end point of the sweep voltage
- Sweep increment (V) : The increment of the sweep voltage
![Aspect ratio](/media/POST/9152/24.jpg)

- Number of CPU: Number of CPU to be used for parallel computation
 
##Output Files
###List of Output Files
- mpot-*.oneD: Potential profiels (ev) vs. Transport position (nm)
- mnq-*.oneD: Charge density profiles $\left(m^{-3}\right)$ vs. Transport position (nm)
- Je-*oneD: Current density (Energy Resolved) vs. Energy (eV)
- Iv.oneD: Current (A) vs. Voltage (V)


##Case Study : Si Rectangular Nanowire FETs
###Objective
- Calculate the I-V characteristics of [100] Silicon rectangular nanowire FETs. 
- Size:3.0nmx3.0nmx10.0nm.
- Grid : 
0.2 nm discretization along the transport direction.

0.1 nm discretization on cross-section. 
- Transport direction : X (in default)

###Simulation Setup
![Aspect ratio](/media/POST/9152/25.jpg)

![Aspect ratio](/media/POST/9152/26.jpg)

![Aspect ratio](/media/POST/9152/27.jpg)

![Aspect ratio](/media/POST/9152/28.jpg)

###Results:
![Aspect ratio](/media/POST/9152/29.jpg)

![Aspect ratio](/media/POST/9152/30.jpg)

![Aspect ratio](/media/POST/9152/31.jpg)

![Aspect ratio](/media/POST/9152/32.jpg)

![Aspect ratio](/media/POST/9152/33.jpg)

![Aspect ratio](/media/POST/9152/34.jpg)

![Aspect ratio](/media/POST/9152/35.jpg)

![Aspect ratio](/media/POST/9152/36.jpg)

###Results: mnq-Vd0.500-Vg1.00
![Aspect ratio](/media/POST/9152/37.jpg)

###Results: IV
![Aspect ratio](/media/POST/9152/38.jpg)






