List of CLB Tiles
CLEL_L_X36Y7
CLEL_R_X36Y7
CLEM_X29Y58
CLEL_R_X29Y58
CLEM_R_X39Y15
CLEL_R_X39Y15
CLEM_R_X39Y16
CLEL_R_X39Y16
CLEM_R_X41Y16
CLEL_R_X41Y16
CLEM_R_X41Y103
CLEL_R_X41Y103
CLEM_X27Y119
CLEL_R_X27Y119
CLEM_X23Y153
CLEL_R_X23Y153
CLEL_L_X40Y11
CLEL_R_X40Y11
CLEL_L_X40Y88
CLEL_R_X40Y88

List of Congested Nets
Test_1_i/al_ultra96v2_0/inst/ps_data[31]
Test_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_9_n_0
Test_1_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata[1]
Test_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[3]_0
Test_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[3]
Test_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
Test_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[0]
Test_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[3]_1
Test_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_4_n_0
Test_1_i/DataBufferAxi_0/inst/p_0_in
Test_1_i/DataBufferAxi_0/inst/axi_rdata1
Test_1_i/DataBufferAxi_0/inst/input_count_reg[4]
Test_1_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6_i_5_n_0
Test_1_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6_i_2_n_0
Test_1_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6_i_1_n_0
Test_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
Test_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5_n_0
Test_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_8_n_0
Test_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_10_n_0
Test_1_i/al_ultra96v2_0/inst/soc/cpu/mem_wdata[20]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_0_0/Q[7]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/FSM_sequential_state_reg[3]_0[3]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/wreg_2_0/Q[7]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lpureg_0/isel[0]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/wreg_2_0/wdata_1_reg[7]_0[7]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/wreg_2_0/wdata_2_reg[7]_0[7]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_0/Q[0]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_0/mac_sum1_carry_i_9__8_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ[1]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[3]_0[0]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/Q[13]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/Q[11]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/mac_sum_reg[14]_0[4]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/mac_sum_reg[14]_0[3]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/mac_sum_reg[14]_0[2]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/mac_sum_reg[6]_0[6]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/O[6]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/O[5]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_6_reg[23]_i_1__8_n_11
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_6_reg[23]_i_1__8_n_13
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_6_reg[23]_i_1__8_n_15
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/Q[21]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_3_reg[12]_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_6_reg[15]_i_1__8_n_9
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_6_reg[15]_i_1__8_n_15
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_3_reg[14]_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_7_reg[14]_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_7_reg[12]_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_3_reg[9]_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/mac_sum_reg[14]_0[4]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/mac_sum_reg[14]_0[3]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/mac_sum_reg[14]_0[1]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/mac_sum_reg[14]_0[0]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[3]_0[1]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/O[7]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_0/pu_odo_0[14]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_0/pu_odo_0[12]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_0/pu_odo_0[9]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix/acc_matrix_inter_sum_0_reg0[25]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/acc_matrix_inter_sum_write
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg[15]_i_22_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg_reg[23]_i_26_n_13
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg_reg[23]_i_26_n_14
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg_reg[23]_i_26_n_15
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg_reg[15]_i_26_n_8
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg[15]_i_6_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg[15]_i_7_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg[15]_i_9_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg[15]_i_3_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg_reg[23]_i_26_n_9
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg[15]_i_4_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg[15]_i_20_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg_reg[23]_i_26_n_11
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/acc_matrix_inter_sum_0_reg[15]_i_10_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__4_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/idata_2_reg[6][0]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/idata_1_reg[6][0]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/O[2]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/O[0]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/O[1]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/idata_1_reg[6][6]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/idata_1_reg[6][5]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/idata_1_reg[6]_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/idata_2_reg[6][3]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/idata_2_reg[6]_3
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/idata_2_reg[6][2]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/idata_2_reg[6][1]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/flut_val[2]_392[7]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/flut_val[2]_392[4]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/flut_val[2]_392[6]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/lut_0/flut_val[2]_392[1]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/weight_kernel_patch_width_reg[15]_0[15]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/weight_kernel_patch_width_reg[15]_0[14]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/weight_kernel_patch_width_reg[15]_0[3]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ps_addr_0_reg[31]_0[13]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/i___26_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ps_addr_0_reg_n_0_[0]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_1/quant_di_reg_reg[0]_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_1/quant_di_reg_reg[31]_2
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[4]_35[1]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_0/quant_di_reg_reg[31]_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_0/quant_di_reg_reg[31]_1
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ou_x_reg[14]_0[0]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ps_addr_20[13]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ps_addr_20[7]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_x_reg[15]_0[14]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_x_reg[15]_0[13]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_x_reg[15]_0[12]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_x_reg[15]_0[11]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_x_reg[15]_0[10]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_x_reg[15]_0[8]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_x_reg[15]_0[15]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/i___181_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/RDATA_gstate[3]_i_74_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_x_reg[15]_0[6]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[22]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[22]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[23]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[20]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[43]_i_178__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[21]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[43]_i_233__0_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[21]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[17]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[19]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[19]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[43]_i_176__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[16]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[16]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[27]_i_53__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[18]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[18]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[27]_i_58__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[2]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[15]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[14]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[14]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[13]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[12]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[11]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[10]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[9]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[8]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[7]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[7]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[27]_i_63__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_38__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_41__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_44__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_47__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_50__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_53__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[6]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_68__0_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_69__0_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_70__0_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_73__0_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_74__0_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[5]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[5]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_58__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[4]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[4]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[3]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[3]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[2]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_0[1]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[1]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf_reg[33][0]_0[0]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_1[0]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/lut_to_quant_1_9[5]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[11]_i_42__1_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/lut_to_quant_1_10[8]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/lut_to_quant_1_10[5]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[11]_i_56_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[11]_i_57_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/lut_to_quant_1_5[32]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[27]_i_72_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[27]_i_74_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[27]_i_28_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_18_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_27_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_68_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_71_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_72_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result_reg[19]_i_11_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_13_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_16_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_0/quant_mul_result_reg[34]_0[12]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result_reg[19]_i_20_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[19]_i_21_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_0/quant_mul_result_reg[34]_0[11]
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result_reg[19]_i_26_n_0
Test_1_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_0/quant_mul_result_reg[34]_0[9]

