<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_enet.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_enet.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_ENET_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_ENET_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 ENET</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Ethernet MAC-NET Core</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_ENET_EIR - Interrupt Event Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_ENET_EIMR - Interrupt Mask Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_ENET_RDAR - Receive Descriptor Active Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_ENET_TDAR - Transmit Descriptor Active Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_ENET_ECR - Ethernet Control Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_ENET_MMFR - MII Management Frame Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_ENET_MSCR - MII Speed Control Register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_ENET_MIBC - MIB Control Register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_ENET_RCR - Receive Control Register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_ENET_TCR - Transmit Control Register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_ENET_PALR - Physical Address Lower Register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_ENET_PAUR - Physical Address Upper Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - HW_ENET_OPD - Opcode/Pause Duration Register</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - HW_ENET_IAUR - Descriptor Individual Upper Address Register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - HW_ENET_IALR - Descriptor Individual Lower Address Register</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * - HW_ENET_GAUR - Descriptor Group Upper Address Register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - HW_ENET_GALR - Descriptor Group Lower Address Register</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * - HW_ENET_TFWR - Transmit FIFO Watermark Register</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * - HW_ENET_RDSR - Receive Descriptor Ring Start Register</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * - HW_ENET_TDSR - Transmit Buffer Descriptor Ring Start Register</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * - HW_ENET_MRBR - Maximum Receive Buffer Size Register</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * - HW_ENET_RSFL - Receive FIFO Section Full Threshold</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * - HW_ENET_RSEM - Receive FIFO Section Empty Threshold</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * - HW_ENET_RAEM - Receive FIFO Almost Empty Threshold</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * - HW_ENET_RAFL - Receive FIFO Almost Full Threshold</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * - HW_ENET_TSEM - Transmit FIFO Section Empty Threshold</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> * - HW_ENET_TAEM - Transmit FIFO Almost Empty Threshold</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * - HW_ENET_TAFL - Transmit FIFO Almost Full Threshold</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * - HW_ENET_TIPG - Transmit Inter-Packet Gap</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * - HW_ENET_FTRL - Frame Truncation Length</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * - HW_ENET_TACC - Transmit Accelerator Function Configuration</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * - HW_ENET_RACC - Receive Accelerator Function Configuration</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_PACKETS - Tx Packet Count Statistic Register</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_BC_PKT - Tx Broadcast Packets Statistic Register</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_MC_PKT - Tx Multicast Packets Statistic Register</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_CRC_ALIGN - Tx Packets with CRC/Align Error Statistic Register</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_UNDERSIZE - Tx Packets Less Than Bytes and Good CRC Statistic Register</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_OVERSIZE - Tx Packets GT MAX_FL bytes and Good CRC Statistic Register</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_FRAG - Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_JAB - Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_COL - Tx Collision Count Statistic Register</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_P64 - Tx 64-Byte Packets Statistic Register</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_P65TO127 - Tx 65- to 127-byte Packets Statistic Register</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_P128TO255 - Tx 128- to 255-byte Packets Statistic Register</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_P256TO511 - Tx 256- to 511-byte Packets Statistic Register</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_P512TO1023 - Tx 512- to 1023-byte Packets Statistic Register</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_P1024TO2047 - Tx 1024- to 2047-byte Packets Statistic Register</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_P_GTE2048 - Tx Packets Greater Than 2048 Bytes Statistic Register</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> * - HW_ENET_RMON_T_OCTETS - Tx Octets Statistic Register</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * - HW_ENET_IEEE_T_FRAME_OK - Frames Transmitted OK Statistic Register</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * - HW_ENET_IEEE_T_1COL - Frames Transmitted with Single Collision Statistic Register</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> * - HW_ENET_IEEE_T_MCOL - Frames Transmitted with Multiple Collisions Statistic Register</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * - HW_ENET_IEEE_T_DEF - Frames Transmitted after Deferral Delay Statistic Register</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> * - HW_ENET_IEEE_T_LCOL - Frames Transmitted with Late Collision Statistic Register</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * - HW_ENET_IEEE_T_EXCOL - Frames Transmitted with Excessive Collisions Statistic Register</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * - HW_ENET_IEEE_T_MACERR - Frames Transmitted with Tx FIFO Underrun Statistic Register</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * - HW_ENET_IEEE_T_CSERR - Frames Transmitted with Carrier Sense Error Statistic Register</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> * - HW_ENET_IEEE_T_FDXFC - Flow Control Pause Frames Transmitted Statistic Register</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> * - HW_ENET_IEEE_T_OCTETS_OK - Octet Count for Frames Transmitted w/o Error Statistic Register</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_PACKETS - Rx Packet Count Statistic Register</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_BC_PKT - Rx Broadcast Packets Statistic Register</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_MC_PKT - Rx Multicast Packets Statistic Register</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_CRC_ALIGN - Rx Packets with CRC/Align Error Statistic Register</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_UNDERSIZE - Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_OVERSIZE - Rx Packets Greater Than MAX_FL and Good CRC Statistic Register</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_FRAG - Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_JAB - Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_P64 - Rx 64-Byte Packets Statistic Register</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_P65TO127 - Rx 65- to 127-Byte Packets Statistic Register</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_P128TO255 - Rx 128- to 255-Byte Packets Statistic Register</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_P256TO511 - Rx 256- to 511-Byte Packets Statistic Register</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_P512TO1023 - Rx 512- to 1023-Byte Packets Statistic Register</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_P1024TO2047 - Rx 1024- to 2047-Byte Packets Statistic Register</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_P_GTE2048 - Rx Packets Greater than 2048 Bytes Statistic Register</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> * - HW_ENET_RMON_R_OCTETS - Rx Octets Statistic Register</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> * - HW_ENET_IEEE_R_DROP - Frames not Counted Correctly Statistic Register</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * - HW_ENET_IEEE_R_FRAME_OK - Frames Received OK Statistic Register</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * - HW_ENET_IEEE_R_CRC - Frames Received with CRC Error Statistic Register</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * - HW_ENET_IEEE_R_ALIGN - Frames Received with Alignment Error Statistic Register</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * - HW_ENET_IEEE_R_MACERR - Receive FIFO Overflow Count Statistic Register</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * - HW_ENET_IEEE_R_FDXFC - Flow Control Pause Frames Received Statistic Register</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * - HW_ENET_IEEE_R_OCTETS_OK - Octet Count for Frames Received without Error Statistic Register</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * - HW_ENET_ATCR - Adjustable Timer Control Register</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * - HW_ENET_ATVR - Timer Value Register</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * - HW_ENET_ATOFF - Timer Offset Register</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * - HW_ENET_ATPER - Timer Period Register</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * - HW_ENET_ATCOR - Timer Correction Register</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * - HW_ENET_ATINC - Time-Stamping Clock Period Register</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * - HW_ENET_ATSTMP - Timestamp of Last Transmitted Frame</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> * - HW_ENET_TGSR - Timer Global Status Register</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * - HW_ENET_TCSRn - Timer Control Status Register</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * - HW_ENET_TCCRn - Timer Compare Capture Register</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> * - hw_enet_t - Struct containing all module registers.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define HW_ENET_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * HW_ENET_EIR - Interrupt Event Register</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="union__hw__enet__eir.html">  206</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__eir.html">_hw_enet_eir</a></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    uint32_t U;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html">  209</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html">_hw_enet_eir_bitfields</a></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    {</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">  211</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 15;       </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#af80de05c1e71736115c38868f85e3aa9">  212</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#af80de05c1e71736115c38868f85e3aa9">TS_TIMER</a> : 1;         </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a2729cd74ef03c555b9034d09473f9b1d">  213</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a2729cd74ef03c555b9034d09473f9b1d">TS_AVAIL</a> : 1;         </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a694d7d32077d2079560c5e98c108e5c0">  214</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a694d7d32077d2079560c5e98c108e5c0">WAKEUP</a> : 1;           </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a764caebf362bb8e434e85f33f3531dfe">  215</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a764caebf362bb8e434e85f33f3531dfe">PLR</a> : 1;              </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a2e7e34896d53bd8d164a6c4515780c1f">  216</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a2e7e34896d53bd8d164a6c4515780c1f">UN</a> : 1;               </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#aed4d9022875863c7cea708bf7ec5749c">  217</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#aed4d9022875863c7cea708bf7ec5749c">RL</a> : 1;               </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a7f18eac733024d40da86351c25f0cf50">  218</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a7f18eac733024d40da86351c25f0cf50">LC</a> : 1;               </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#acca6d8542cbb731d87d5e4f0573b1971">  219</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#acca6d8542cbb731d87d5e4f0573b1971">EBERR</a> : 1;            </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a90e2b9155ace6040a64b4b77298928e2">  220</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a90e2b9155ace6040a64b4b77298928e2">MII</a> : 1;              </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#ae5cd962e945b245999f72097833ed1cf">  221</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#ae5cd962e945b245999f72097833ed1cf">RXB</a> : 1;              </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#ae83bfb80407f44503641f6ae1f577d4b">  222</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#ae83bfb80407f44503641f6ae1f577d4b">RXF</a> : 1;              </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a964e48bc7bf31a85794845b81305b615">  223</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a964e48bc7bf31a85794845b81305b615">TXB</a> : 1;              </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#aa9ae83ce1a1ca5325ec6c249e74ab999">  224</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#aa9ae83ce1a1ca5325ec6c249e74ab999">TXF</a> : 1;              </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a48a0c8701018e94dc4d49b59f9079ac3">  225</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a48a0c8701018e94dc4d49b59f9079ac3">GRA</a> : 1;              </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a5800aa7fd1279e1769c4b5bdfc82ad51">  226</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a5800aa7fd1279e1769c4b5bdfc82ad51">BABT</a> : 1;             </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3603c9c66ee0e341372712c416d57fea">  227</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3603c9c66ee0e341372712c416d57fea">BABR</a> : 1;             </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">  228</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 1;        </div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    } B;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;} <a class="code" href="union__hw__enet__eir.html">hw_enet_eir_t</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define HW_ENET_EIR_ADDR(x)      ((x) + 0x4U)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define HW_ENET_EIR(x)           (*(__IO hw_enet_eir_t *) HW_ENET_EIR_ADDR(x))</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define HW_ENET_EIR_RD(x)        (HW_ENET_EIR(x).U)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define HW_ENET_EIR_WR(x, v)     (HW_ENET_EIR(x).U = (v))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define HW_ENET_EIR_SET(x, v)    (HW_ENET_EIR_WR(x, HW_ENET_EIR_RD(x) |  (v)))</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define HW_ENET_EIR_CLR(x, v)    (HW_ENET_EIR_WR(x, HW_ENET_EIR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define HW_ENET_EIR_TOG(x, v)    (HW_ENET_EIR_WR(x, HW_ENET_EIR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_EIR bitfields</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_TS_TIMER (15U)         </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_TS_TIMER (0x00008000U) </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_TS_TIMER (1U)          </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_TS_TIMER(x) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_TS_TIMER))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_TS_TIMER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_TS_TIMER) &amp; BM_ENET_EIR_TS_TIMER)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_TS_TIMER(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_TS_TIMER) = (v))</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_TS_AVAIL (16U)         </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_TS_AVAIL (0x00010000U) </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_TS_AVAIL (1U)          </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_TS_AVAIL(x) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_TS_AVAIL))</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_TS_AVAIL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_TS_AVAIL) &amp; BM_ENET_EIR_TS_AVAIL)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_TS_AVAIL(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_TS_AVAIL) = (v))</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_WAKEUP   (17U)         </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_WAKEUP   (0x00020000U) </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_WAKEUP   (1U)          </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_WAKEUP(x) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_WAKEUP))</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_WAKEUP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_WAKEUP) &amp; BM_ENET_EIR_WAKEUP)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_WAKEUP(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_WAKEUP) = (v))</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_PLR      (18U)         </span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_PLR      (0x00040000U) </span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_PLR      (1U)          </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_PLR(x)   (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_PLR))</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_PLR(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_PLR) &amp; BM_ENET_EIR_PLR)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_PLR(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_PLR) = (v))</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_UN       (19U)         </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_UN       (0x00080000U) </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_UN       (1U)          </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_UN(x)    (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_UN))</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_UN(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_UN) &amp; BM_ENET_EIR_UN)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_UN(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_UN) = (v))</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_RL       (20U)         </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_RL       (0x00100000U) </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_RL       (1U)          </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_RL(x)    (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_RL))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_RL(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_RL) &amp; BM_ENET_EIR_RL)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_RL(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_RL) = (v))</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_LC       (21U)         </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_LC       (0x00200000U) </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_LC       (1U)          </span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_LC(x)    (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_LC))</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_LC(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_LC) &amp; BM_ENET_EIR_LC)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_LC(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_LC) = (v))</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_EBERR    (22U)         </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_EBERR    (0x00400000U) </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_EBERR    (1U)          </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_EBERR(x) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_EBERR))</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_EBERR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_EBERR) &amp; BM_ENET_EIR_EBERR)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_EBERR(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_EBERR) = (v))</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_MII      (23U)         </span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_MII      (0x00800000U) </span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_MII      (1U)          </span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_MII(x)   (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_MII))</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_MII(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_MII) &amp; BM_ENET_EIR_MII)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_MII(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_MII) = (v))</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_RXB      (24U)         </span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_RXB      (0x01000000U) </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_RXB      (1U)          </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_RXB(x)   (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_RXB))</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_RXB(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_RXB) &amp; BM_ENET_EIR_RXB)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_RXB(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_RXB) = (v))</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_RXF      (25U)         </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_RXF      (0x02000000U) </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_RXF      (1U)          </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_RXF(x)   (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_RXF))</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_RXF(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_RXF) &amp; BM_ENET_EIR_RXF)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_RXF(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_RXF) = (v))</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_TXB      (26U)         </span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_TXB      (0x04000000U) </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_TXB      (1U)          </span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_TXB(x)   (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_TXB))</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_TXB(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_TXB) &amp; BM_ENET_EIR_TXB)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_TXB(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_TXB) = (v))</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_TXF      (27U)         </span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_TXF      (0x08000000U) </span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_TXF      (1U)          </span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_TXF(x)   (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_TXF))</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_TXF(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_TXF) &amp; BM_ENET_EIR_TXF)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_TXF(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_TXF) = (v))</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_GRA      (28U)         </span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_GRA      (0x10000000U) </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_GRA      (1U)          </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_GRA(x)   (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_GRA))</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_GRA(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_GRA) &amp; BM_ENET_EIR_GRA)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_GRA(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_GRA) = (v))</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_BABT     (29U)         </span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_BABT     (0x20000000U) </span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_BABT     (1U)          </span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_BABT(x)  (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_BABT))</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_BABT(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_BABT) &amp; BM_ENET_EIR_BABT)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_BABT(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_BABT) = (v))</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define BP_ENET_EIR_BABR     (30U)         </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define BM_ENET_EIR_BABR     (0x40000000U) </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define BS_ENET_EIR_BABR     (1U)          </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define BR_ENET_EIR_BABR(x)  (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_BABR))</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define BF_ENET_EIR_BABR(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIR_BABR) &amp; BM_ENET_EIR_BABR)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define BW_ENET_EIR_BABR(x, v) (BITBAND_ACCESS32(HW_ENET_EIR_ADDR(x), BP_ENET_EIR_BABR) = (v))</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * HW_ENET_EIMR - Interrupt Mask Register</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="union__hw__enet__eimr.html">  609</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__eimr.html">_hw_enet_eimr</a></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;{</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    uint32_t U;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html">  612</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html">_hw_enet_eimr_bitfields</a></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    {</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#a71b43a962f45925937f41219677af855">  614</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 15;       </div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#a1060076fd43dcb7a3886087965d74ddf">  615</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#af80de05c1e71736115c38868f85e3aa9">TS_TIMER</a> : 1;         </div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#afc167876c01eecac935a08f06234bae3">  616</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a2729cd74ef03c555b9034d09473f9b1d">TS_AVAIL</a> : 1;         </div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#a0258a346fe2d4ee3c0eb06d996a9e8b2">  617</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a694d7d32077d2079560c5e98c108e5c0">WAKEUP</a> : 1;           </div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#a42aa961562e42d66112bc0666df06a00">  618</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a764caebf362bb8e434e85f33f3531dfe">PLR</a> : 1;              </div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#aadecff92067ceebca0bc05f89baae3eb">  619</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a2e7e34896d53bd8d164a6c4515780c1f">UN</a> : 1;               </div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#a3493a43924bb140a7d7bd356a8ac1fd0">  620</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#aed4d9022875863c7cea708bf7ec5749c">RL</a> : 1;               </div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#afdc33a205d2f5df51e46e453d8649cbc">  621</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a7f18eac733024d40da86351c25f0cf50">LC</a> : 1;               </div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#aefededf8adbb7ec7bf0ab214083b6be0">  622</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#acca6d8542cbb731d87d5e4f0573b1971">EBERR</a> : 1;            </div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#a34c8a922424c0d58a2f302d878bc17aa">  623</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a90e2b9155ace6040a64b4b77298928e2">MII</a> : 1;              </div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#a920bc29a6ea2d4b1bca6acbb3fc7a225">  624</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#ae5cd962e945b245999f72097833ed1cf">RXB</a> : 1;              </div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#a342ab8594aefbb34b9ef665f95146338">  625</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#ae83bfb80407f44503641f6ae1f577d4b">RXF</a> : 1;              </div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#ad249992b2d527151512e81d1c6a94c30">  626</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a964e48bc7bf31a85794845b81305b615">TXB</a> : 1;              </div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#ad69ad7107fef5b4c74da16732c268127">  627</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#aa9ae83ce1a1ca5325ec6c249e74ab999">TXF</a> : 1;              </div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#ade6fc7e6d326fdbdd621e5ff04f893f8">  628</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a48a0c8701018e94dc4d49b59f9079ac3">GRA</a> : 1;              </div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#aac5ec20d5060fdf820d069a00443dfe7">  629</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a5800aa7fd1279e1769c4b5bdfc82ad51">BABT</a> : 1;             </div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#a62fc997b909680ac3960d0a48a7c7cc6">  630</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3603c9c66ee0e341372712c416d57fea">BABR</a> : 1;             </div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html#afe598523399ba4b40d2421de0dfe5901">  631</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 1;        </div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    } B;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;} <a class="code" href="union__hw__enet__eimr.html">hw_enet_eimr_t</a>;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define HW_ENET_EIMR_ADDR(x)     ((x) + 0x8U)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define HW_ENET_EIMR(x)          (*(__IO hw_enet_eimr_t *) HW_ENET_EIMR_ADDR(x))</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define HW_ENET_EIMR_RD(x)       (HW_ENET_EIMR(x).U)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define HW_ENET_EIMR_WR(x, v)    (HW_ENET_EIMR(x).U = (v))</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define HW_ENET_EIMR_SET(x, v)   (HW_ENET_EIMR_WR(x, HW_ENET_EIMR_RD(x) |  (v)))</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define HW_ENET_EIMR_CLR(x, v)   (HW_ENET_EIMR_WR(x, HW_ENET_EIMR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define HW_ENET_EIMR_TOG(x, v)   (HW_ENET_EIMR_WR(x, HW_ENET_EIMR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_EIMR bitfields</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_TS_TIMER (15U)        </span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_TS_TIMER (0x00008000U) </span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_TS_TIMER (1U)         </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_TS_TIMER(x) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_TS_TIMER))</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_TS_TIMER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_TS_TIMER) &amp; BM_ENET_EIMR_TS_TIMER)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_TS_TIMER(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_TS_TIMER) = (v))</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_TS_AVAIL (16U)        </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_TS_AVAIL (0x00010000U) </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_TS_AVAIL (1U)         </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_TS_AVAIL(x) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_TS_AVAIL))</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_TS_AVAIL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_TS_AVAIL) &amp; BM_ENET_EIMR_TS_AVAIL)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_TS_AVAIL(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_TS_AVAIL) = (v))</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_WAKEUP  (17U)         </span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_WAKEUP  (0x00020000U) </span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_WAKEUP  (1U)          </span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_WAKEUP(x) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_WAKEUP))</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_WAKEUP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_WAKEUP) &amp; BM_ENET_EIMR_WAKEUP)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_WAKEUP(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_WAKEUP) = (v))</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_PLR     (18U)         </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_PLR     (0x00040000U) </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_PLR     (1U)          </span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_PLR(x)  (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_PLR))</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_PLR(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_PLR) &amp; BM_ENET_EIMR_PLR)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_PLR(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_PLR) = (v))</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_UN      (19U)         </span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_UN      (0x00080000U) </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_UN      (1U)          </span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_UN(x)   (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_UN))</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_UN(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_UN) &amp; BM_ENET_EIMR_UN)</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_UN(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_UN) = (v))</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_RL      (20U)         </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_RL      (0x00100000U) </span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_RL      (1U)          </span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_RL(x)   (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_RL))</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_RL(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_RL) &amp; BM_ENET_EIMR_RL)</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_RL(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_RL) = (v))</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_LC      (21U)         </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_LC      (0x00200000U) </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_LC      (1U)          </span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_LC(x)   (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_LC))</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_LC(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_LC) &amp; BM_ENET_EIMR_LC)</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_LC(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_LC) = (v))</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_EBERR   (22U)         </span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_EBERR   (0x00400000U) </span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_EBERR   (1U)          </span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_EBERR(x) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_EBERR))</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_EBERR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_EBERR) &amp; BM_ENET_EIMR_EBERR)</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_EBERR(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_EBERR) = (v))</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_MII     (23U)         </span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_MII     (0x00800000U) </span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_MII     (1U)          </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_MII(x)  (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_MII))</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_MII(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_MII) &amp; BM_ENET_EIMR_MII)</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_MII(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_MII) = (v))</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_RXB     (24U)         </span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_RXB     (0x01000000U) </span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_RXB     (1U)          </span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_RXB(x)  (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_RXB))</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_RXB(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_RXB) &amp; BM_ENET_EIMR_RXB)</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_RXB(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_RXB) = (v))</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_RXF     (25U)         </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_RXF     (0x02000000U) </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_RXF     (1U)          </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_RXF(x)  (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_RXF))</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_RXF(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_RXF) &amp; BM_ENET_EIMR_RXF)</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_RXF(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_RXF) = (v))</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_TXB     (26U)         </span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_TXB     (0x04000000U) </span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_TXB     (1U)          </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_TXB(x)  (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_TXB))</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_TXB(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_TXB) &amp; BM_ENET_EIMR_TXB)</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_TXB(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_TXB) = (v))</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_TXF     (27U)         </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_TXF     (0x08000000U) </span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_TXF     (1U)          </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_TXF(x)  (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_TXF))</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_TXF(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_TXF) &amp; BM_ENET_EIMR_TXF)</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_TXF(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_TXF) = (v))</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_GRA     (28U)         </span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_GRA     (0x10000000U) </span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_GRA     (1U)          </span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_GRA(x)  (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_GRA))</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_GRA(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_GRA) &amp; BM_ENET_EIMR_GRA)</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_GRA(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_GRA) = (v))</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_BABT    (29U)         </span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_BABT    (0x20000000U) </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_BABT    (1U)          </span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_BABT(x) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_BABT))</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_BABT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_BABT) &amp; BM_ENET_EIMR_BABT)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_BABT(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_BABT) = (v))</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define BP_ENET_EIMR_BABR    (30U)         </span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define BM_ENET_EIMR_BABR    (0x40000000U) </span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define BS_ENET_EIMR_BABR    (1U)          </span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define BR_ENET_EIMR_BABR(x) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_BABR))</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define BF_ENET_EIMR_BABR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_EIMR_BABR) &amp; BM_ENET_EIMR_BABR)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define BW_ENET_EIMR_BABR(x, v) (BITBAND_ACCESS32(HW_ENET_EIMR_ADDR(x), BP_ENET_EIMR_BABR) = (v))</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment"> * HW_ENET_RDAR - Receive Descriptor Active Register</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="union__hw__enet__rdar.html"> 1070</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rdar.html">_hw_enet_rdar</a></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;{</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    uint32_t U;</div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="struct__hw__enet__rdar_1_1__hw__enet__rdar__bitfields.html"> 1073</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rdar_1_1__hw__enet__rdar__bitfields.html">_hw_enet_rdar_bitfields</a></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    {</div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="struct__hw__enet__rdar_1_1__hw__enet__rdar__bitfields.html#a0280ec6f5c8ededf0dacab6e129b2ea9"> 1075</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 24;       </div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="struct__hw__enet__rdar_1_1__hw__enet__rdar__bitfields.html#ad0d316f41f5df2f9c125346e5edda481"> 1076</a></span>&#160;        uint32_t RDAR : 1;             </div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="struct__hw__enet__rdar_1_1__hw__enet__rdar__bitfields.html#afb293b1a0c3be4bfe21d1f8731fc7791"> 1077</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 7;        </div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    } B;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;} <a class="code" href="union__hw__enet__rdar.html">hw_enet_rdar_t</a>;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define HW_ENET_RDAR_ADDR(x)     ((x) + 0x10U)</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define HW_ENET_RDAR(x)          (*(__IO hw_enet_rdar_t *) HW_ENET_RDAR_ADDR(x))</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define HW_ENET_RDAR_RD(x)       (HW_ENET_RDAR(x).U)</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define HW_ENET_RDAR_WR(x, v)    (HW_ENET_RDAR(x).U = (v))</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define HW_ENET_RDAR_SET(x, v)   (HW_ENET_RDAR_WR(x, HW_ENET_RDAR_RD(x) |  (v)))</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define HW_ENET_RDAR_CLR(x, v)   (HW_ENET_RDAR_WR(x, HW_ENET_RDAR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define HW_ENET_RDAR_TOG(x, v)   (HW_ENET_RDAR_WR(x, HW_ENET_RDAR_RD(x) ^  (v)))</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RDAR bitfields</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define BP_ENET_RDAR_RDAR    (24U)         </span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define BM_ENET_RDAR_RDAR    (0x01000000U) </span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define BS_ENET_RDAR_RDAR    (1U)          </span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define BR_ENET_RDAR_RDAR(x) (BITBAND_ACCESS32(HW_ENET_RDAR_ADDR(x), BP_ENET_RDAR_RDAR))</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define BF_ENET_RDAR_RDAR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RDAR_RDAR) &amp; BM_ENET_RDAR_RDAR)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define BW_ENET_RDAR_RDAR(x, v) (BITBAND_ACCESS32(HW_ENET_RDAR_ADDR(x), BP_ENET_RDAR_RDAR) = (v))</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment"> * HW_ENET_TDAR - Transmit Descriptor Active Register</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="union__hw__enet__tdar.html"> 1137</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__tdar.html">_hw_enet_tdar</a></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;{</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    uint32_t U;</div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="struct__hw__enet__tdar_1_1__hw__enet__tdar__bitfields.html"> 1140</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__tdar_1_1__hw__enet__tdar__bitfields.html">_hw_enet_tdar_bitfields</a></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    {</div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="struct__hw__enet__tdar_1_1__hw__enet__tdar__bitfields.html#a8d204cc15ff247554f5d33c99dbbc5b4"> 1142</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 24;       </div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="struct__hw__enet__tdar_1_1__hw__enet__tdar__bitfields.html#a48160d7dfea7d86035eec5bae27a9548"> 1143</a></span>&#160;        uint32_t TDAR : 1;             </div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="struct__hw__enet__tdar_1_1__hw__enet__tdar__bitfields.html#a376799321f66e829ea1b921c8b1f7d2d"> 1144</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 7;        </div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    } B;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;} <a class="code" href="union__hw__enet__tdar.html">hw_enet_tdar_t</a>;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define HW_ENET_TDAR_ADDR(x)     ((x) + 0x14U)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define HW_ENET_TDAR(x)          (*(__IO hw_enet_tdar_t *) HW_ENET_TDAR_ADDR(x))</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define HW_ENET_TDAR_RD(x)       (HW_ENET_TDAR(x).U)</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define HW_ENET_TDAR_WR(x, v)    (HW_ENET_TDAR(x).U = (v))</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define HW_ENET_TDAR_SET(x, v)   (HW_ENET_TDAR_WR(x, HW_ENET_TDAR_RD(x) |  (v)))</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define HW_ENET_TDAR_CLR(x, v)   (HW_ENET_TDAR_WR(x, HW_ENET_TDAR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define HW_ENET_TDAR_TOG(x, v)   (HW_ENET_TDAR_WR(x, HW_ENET_TDAR_RD(x) ^  (v)))</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TDAR bitfields</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define BP_ENET_TDAR_TDAR    (24U)         </span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define BM_ENET_TDAR_TDAR    (0x01000000U) </span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define BS_ENET_TDAR_TDAR    (1U)          </span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define BR_ENET_TDAR_TDAR(x) (BITBAND_ACCESS32(HW_ENET_TDAR_ADDR(x), BP_ENET_TDAR_TDAR))</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define BF_ENET_TDAR_TDAR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TDAR_TDAR) &amp; BM_ENET_TDAR_TDAR)</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define BW_ENET_TDAR_TDAR(x, v) (BITBAND_ACCESS32(HW_ENET_TDAR_ADDR(x), BP_ENET_TDAR_TDAR) = (v))</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment"> * HW_ENET_ECR - Ethernet Control Register</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="union__hw__enet__ecr.html"> 1202</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ecr.html">_hw_enet_ecr</a></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;{</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    uint32_t U;</div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html"> 1205</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html">_hw_enet_ecr_bitfields</a></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    {</div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html#ad33cbb4f1ab9e41a13abebaacb229819"> 1207</a></span>&#160;        uint32_t RESET : 1;            </div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html#adf29fcac54ca70ef7f95ff26de1b0b89"> 1208</a></span>&#160;        uint32_t ETHEREN : 1;          </div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html#a59a651e0d3add3cbfc823c6edecceecf"> 1209</a></span>&#160;        uint32_t MAGICEN : 1;          </div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html#a695a4c3640716d44cd895c80b0fef59c"> 1210</a></span>&#160;        uint32_t SLEEP : 1;            </div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html#ae1e8934029ed505fb435150134ddf194"> 1211</a></span>&#160;        uint32_t EN1588 : 1;           </div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html#a89f75272635644fbe33bfbf0782d36a0"> 1212</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 1;        </div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html#aba85a0fa412f8f677d51c61b45e67760"> 1213</a></span>&#160;        uint32_t DBGEN : 1;            </div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html#a4e3efdb81447c668ae6b4404a76536c9"> 1214</a></span>&#160;        uint32_t STOPEN : 1;           </div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html#a14257cde017deb5e5cee731510650454"> 1215</a></span>&#160;        uint32_t DBSWP : 1;            </div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html#a57789989c2e0ee0df2e75b0f2eb26ab2"> 1216</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 23;       </div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    } B;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;} <a class="code" href="union__hw__enet__ecr.html">hw_enet_ecr_t</a>;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define HW_ENET_ECR_ADDR(x)      ((x) + 0x24U)</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define HW_ENET_ECR(x)           (*(__IO hw_enet_ecr_t *) HW_ENET_ECR_ADDR(x))</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define HW_ENET_ECR_RD(x)        (HW_ENET_ECR(x).U)</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define HW_ENET_ECR_WR(x, v)     (HW_ENET_ECR(x).U = (v))</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define HW_ENET_ECR_SET(x, v)    (HW_ENET_ECR_WR(x, HW_ENET_ECR_RD(x) |  (v)))</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define HW_ENET_ECR_CLR(x, v)    (HW_ENET_ECR_WR(x, HW_ENET_ECR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define HW_ENET_ECR_TOG(x, v)    (HW_ENET_ECR_WR(x, HW_ENET_ECR_RD(x) ^  (v)))</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ECR bitfields</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define BP_ENET_ECR_RESET    (0U)          </span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define BM_ENET_ECR_RESET    (0x00000001U) </span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define BS_ENET_ECR_RESET    (1U)          </span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define BR_ENET_ECR_RESET(x) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_RESET))</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define BF_ENET_ECR_RESET(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ECR_RESET) &amp; BM_ENET_ECR_RESET)</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define BW_ENET_ECR_RESET(x, v) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_RESET) = (v))</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define BP_ENET_ECR_ETHEREN  (1U)          </span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define BM_ENET_ECR_ETHEREN  (0x00000002U) </span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define BS_ENET_ECR_ETHEREN  (1U)          </span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define BR_ENET_ECR_ETHEREN(x) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_ETHEREN))</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define BF_ENET_ECR_ETHEREN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ECR_ETHEREN) &amp; BM_ENET_ECR_ETHEREN)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define BW_ENET_ECR_ETHEREN(x, v) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_ETHEREN) = (v))</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define BP_ENET_ECR_MAGICEN  (2U)          </span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define BM_ENET_ECR_MAGICEN  (0x00000004U) </span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define BS_ENET_ECR_MAGICEN  (1U)          </span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define BR_ENET_ECR_MAGICEN(x) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_MAGICEN))</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define BF_ENET_ECR_MAGICEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ECR_MAGICEN) &amp; BM_ENET_ECR_MAGICEN)</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define BW_ENET_ECR_MAGICEN(x, v) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_MAGICEN) = (v))</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define BP_ENET_ECR_SLEEP    (3U)          </span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define BM_ENET_ECR_SLEEP    (0x00000008U) </span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define BS_ENET_ECR_SLEEP    (1U)          </span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define BR_ENET_ECR_SLEEP(x) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_SLEEP))</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define BF_ENET_ECR_SLEEP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ECR_SLEEP) &amp; BM_ENET_ECR_SLEEP)</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define BW_ENET_ECR_SLEEP(x, v) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_SLEEP) = (v))</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define BP_ENET_ECR_EN1588   (4U)          </span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define BM_ENET_ECR_EN1588   (0x00000010U) </span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define BS_ENET_ECR_EN1588   (1U)          </span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define BR_ENET_ECR_EN1588(x) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_EN1588))</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define BF_ENET_ECR_EN1588(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ECR_EN1588) &amp; BM_ENET_ECR_EN1588)</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define BW_ENET_ECR_EN1588(x, v) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_EN1588) = (v))</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define BP_ENET_ECR_DBGEN    (6U)          </span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define BM_ENET_ECR_DBGEN    (0x00000040U) </span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define BS_ENET_ECR_DBGEN    (1U)          </span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define BR_ENET_ECR_DBGEN(x) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_DBGEN))</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define BF_ENET_ECR_DBGEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ECR_DBGEN) &amp; BM_ENET_ECR_DBGEN)</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define BW_ENET_ECR_DBGEN(x, v) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_DBGEN) = (v))</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define BP_ENET_ECR_STOPEN   (7U)          </span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define BM_ENET_ECR_STOPEN   (0x00000080U) </span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define BS_ENET_ECR_STOPEN   (1U)          </span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define BR_ENET_ECR_STOPEN(x) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_STOPEN))</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define BF_ENET_ECR_STOPEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ECR_STOPEN) &amp; BM_ENET_ECR_STOPEN)</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define BW_ENET_ECR_STOPEN(x, v) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_STOPEN) = (v))</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define BP_ENET_ECR_DBSWP    (8U)          </span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define BM_ENET_ECR_DBSWP    (0x00000100U) </span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define BS_ENET_ECR_DBSWP    (1U)          </span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define BR_ENET_ECR_DBSWP(x) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_DBSWP))</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define BF_ENET_ECR_DBSWP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ECR_DBSWP) &amp; BM_ENET_ECR_DBSWP)</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define BW_ENET_ECR_DBSWP(x, v) (BITBAND_ACCESS32(HW_ENET_ECR_ADDR(x), BP_ENET_ECR_DBSWP) = (v))</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment"> * HW_ENET_MMFR - MII Management Frame Register</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="union__hw__enet__mmfr.html"> 1459</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__mmfr.html">_hw_enet_mmfr</a></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;{</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    uint32_t U;</div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="struct__hw__enet__mmfr_1_1__hw__enet__mmfr__bitfields.html"> 1462</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__mmfr_1_1__hw__enet__mmfr__bitfields.html">_hw_enet_mmfr_bitfields</a></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    {</div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="struct__hw__enet__mmfr_1_1__hw__enet__mmfr__bitfields.html#a88f9003ef4a0468a89f511d2408c7064"> 1464</a></span>&#160;        uint32_t DATA : 16;            </div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="struct__hw__enet__mmfr_1_1__hw__enet__mmfr__bitfields.html#a3b781a89abebc5c7488a5575de011fbb"> 1465</a></span>&#160;        uint32_t TA : 2;               </div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="struct__hw__enet__mmfr_1_1__hw__enet__mmfr__bitfields.html#af6547b0e353f71bd2d26b4122329a3b6"> 1466</a></span>&#160;        uint32_t RA : 5;               </div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="struct__hw__enet__mmfr_1_1__hw__enet__mmfr__bitfields.html#a79222866bf0b384cec888e65c21f741b"> 1467</a></span>&#160;        uint32_t PA : 5;               </div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="struct__hw__enet__mmfr_1_1__hw__enet__mmfr__bitfields.html#a989d5f7f7d25cd868234c4cd6803a1f1"> 1468</a></span>&#160;        uint32_t OP : 2;               </div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="struct__hw__enet__mmfr_1_1__hw__enet__mmfr__bitfields.html#a36c4a2c8e589d052da2de291c1040ab1"> 1469</a></span>&#160;        uint32_t ST : 2;               </div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    } B;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;} <a class="code" href="union__hw__enet__mmfr.html">hw_enet_mmfr_t</a>;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define HW_ENET_MMFR_ADDR(x)     ((x) + 0x40U)</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define HW_ENET_MMFR(x)          (*(__IO hw_enet_mmfr_t *) HW_ENET_MMFR_ADDR(x))</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define HW_ENET_MMFR_RD(x)       (HW_ENET_MMFR(x).U)</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define HW_ENET_MMFR_WR(x, v)    (HW_ENET_MMFR(x).U = (v))</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define HW_ENET_MMFR_SET(x, v)   (HW_ENET_MMFR_WR(x, HW_ENET_MMFR_RD(x) |  (v)))</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define HW_ENET_MMFR_CLR(x, v)   (HW_ENET_MMFR_WR(x, HW_ENET_MMFR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define HW_ENET_MMFR_TOG(x, v)   (HW_ENET_MMFR_WR(x, HW_ENET_MMFR_RD(x) ^  (v)))</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_MMFR bitfields</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define BP_ENET_MMFR_DATA    (0U)          </span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define BM_ENET_MMFR_DATA    (0x0000FFFFU) </span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define BS_ENET_MMFR_DATA    (16U)         </span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define BR_ENET_MMFR_DATA(x) (HW_ENET_MMFR(x).B.DATA)</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define BF_ENET_MMFR_DATA(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MMFR_DATA) &amp; BM_ENET_MMFR_DATA)</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define BW_ENET_MMFR_DATA(x, v) (HW_ENET_MMFR_WR(x, (HW_ENET_MMFR_RD(x) &amp; ~BM_ENET_MMFR_DATA) | BF_ENET_MMFR_DATA(v)))</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define BP_ENET_MMFR_TA      (16U)         </span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define BM_ENET_MMFR_TA      (0x00030000U) </span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define BS_ENET_MMFR_TA      (2U)          </span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define BR_ENET_MMFR_TA(x)   (HW_ENET_MMFR(x).B.TA)</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define BF_ENET_MMFR_TA(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MMFR_TA) &amp; BM_ENET_MMFR_TA)</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define BW_ENET_MMFR_TA(x, v) (HW_ENET_MMFR_WR(x, (HW_ENET_MMFR_RD(x) &amp; ~BM_ENET_MMFR_TA) | BF_ENET_MMFR_TA(v)))</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define BP_ENET_MMFR_RA      (18U)         </span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define BM_ENET_MMFR_RA      (0x007C0000U) </span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define BS_ENET_MMFR_RA      (5U)          </span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define BR_ENET_MMFR_RA(x)   (HW_ENET_MMFR(x).B.RA)</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define BF_ENET_MMFR_RA(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MMFR_RA) &amp; BM_ENET_MMFR_RA)</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define BW_ENET_MMFR_RA(x, v) (HW_ENET_MMFR_WR(x, (HW_ENET_MMFR_RD(x) &amp; ~BM_ENET_MMFR_RA) | BF_ENET_MMFR_RA(v)))</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define BP_ENET_MMFR_PA      (23U)         </span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define BM_ENET_MMFR_PA      (0x0F800000U) </span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define BS_ENET_MMFR_PA      (5U)          </span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define BR_ENET_MMFR_PA(x)   (HW_ENET_MMFR(x).B.PA)</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define BF_ENET_MMFR_PA(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MMFR_PA) &amp; BM_ENET_MMFR_PA)</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define BW_ENET_MMFR_PA(x, v) (HW_ENET_MMFR_WR(x, (HW_ENET_MMFR_RD(x) &amp; ~BM_ENET_MMFR_PA) | BF_ENET_MMFR_PA(v)))</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define BP_ENET_MMFR_OP      (28U)         </span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define BM_ENET_MMFR_OP      (0x30000000U) </span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define BS_ENET_MMFR_OP      (2U)          </span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define BR_ENET_MMFR_OP(x)   (HW_ENET_MMFR(x).B.OP)</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define BF_ENET_MMFR_OP(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MMFR_OP) &amp; BM_ENET_MMFR_OP)</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define BW_ENET_MMFR_OP(x, v) (HW_ENET_MMFR_WR(x, (HW_ENET_MMFR_RD(x) &amp; ~BM_ENET_MMFR_OP) | BF_ENET_MMFR_OP(v)))</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define BP_ENET_MMFR_ST      (30U)         </span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define BM_ENET_MMFR_ST      (0xC0000000U) </span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define BS_ENET_MMFR_ST      (2U)          </span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define BR_ENET_MMFR_ST(x)   (HW_ENET_MMFR(x).B.ST)</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define BF_ENET_MMFR_ST(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MMFR_ST) &amp; BM_ENET_MMFR_ST)</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define BW_ENET_MMFR_ST(x, v) (HW_ENET_MMFR_WR(x, (HW_ENET_MMFR_RD(x) &amp; ~BM_ENET_MMFR_ST) | BF_ENET_MMFR_ST(v)))</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment"> * HW_ENET_MSCR - MII Speed Control Register</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="union__hw__enet__mscr.html"> 1642</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__mscr.html">_hw_enet_mscr</a></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;{</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    uint32_t U;</div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="struct__hw__enet__mscr_1_1__hw__enet__mscr__bitfields.html"> 1645</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__mscr_1_1__hw__enet__mscr__bitfields.html">_hw_enet_mscr_bitfields</a></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    {</div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="struct__hw__enet__mscr_1_1__hw__enet__mscr__bitfields.html#a5bc9b4fb295daeae61d20c8060d98989"> 1647</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 1;        </div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="struct__hw__enet__mscr_1_1__hw__enet__mscr__bitfields.html#a77be26e4b386e141802147870672220c"> 1648</a></span>&#160;        uint32_t MII_SPEED : 6;        </div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="struct__hw__enet__mscr_1_1__hw__enet__mscr__bitfields.html#a5a01d84cc32413a77a10ba9ec9a33386"> 1649</a></span>&#160;        uint32_t DIS_PRE : 1;          </div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="struct__hw__enet__mscr_1_1__hw__enet__mscr__bitfields.html#a4000edf78cbcf2d7c073e804ff9e8e5f"> 1650</a></span>&#160;        uint32_t HOLDTIME : 3;         </div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="struct__hw__enet__mscr_1_1__hw__enet__mscr__bitfields.html#a627acfeb91f5daebf3cd456f9ece2eef"> 1651</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 21;       </div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    } B;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;} <a class="code" href="union__hw__enet__mscr.html">hw_enet_mscr_t</a>;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define HW_ENET_MSCR_ADDR(x)     ((x) + 0x44U)</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define HW_ENET_MSCR(x)          (*(__IO hw_enet_mscr_t *) HW_ENET_MSCR_ADDR(x))</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define HW_ENET_MSCR_RD(x)       (HW_ENET_MSCR(x).U)</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define HW_ENET_MSCR_WR(x, v)    (HW_ENET_MSCR(x).U = (v))</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define HW_ENET_MSCR_SET(x, v)   (HW_ENET_MSCR_WR(x, HW_ENET_MSCR_RD(x) |  (v)))</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define HW_ENET_MSCR_CLR(x, v)   (HW_ENET_MSCR_WR(x, HW_ENET_MSCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define HW_ENET_MSCR_TOG(x, v)   (HW_ENET_MSCR_WR(x, HW_ENET_MSCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_MSCR bitfields</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define BP_ENET_MSCR_MII_SPEED (1U)        </span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define BM_ENET_MSCR_MII_SPEED (0x0000007EU) </span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define BS_ENET_MSCR_MII_SPEED (6U)        </span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define BR_ENET_MSCR_MII_SPEED(x) (HW_ENET_MSCR(x).B.MII_SPEED)</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define BF_ENET_MSCR_MII_SPEED(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MSCR_MII_SPEED) &amp; BM_ENET_MSCR_MII_SPEED)</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define BW_ENET_MSCR_MII_SPEED(x, v) (HW_ENET_MSCR_WR(x, (HW_ENET_MSCR_RD(x) &amp; ~BM_ENET_MSCR_MII_SPEED) | BF_ENET_MSCR_MII_SPEED(v)))</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define BP_ENET_MSCR_DIS_PRE (7U)          </span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define BM_ENET_MSCR_DIS_PRE (0x00000080U) </span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define BS_ENET_MSCR_DIS_PRE (1U)          </span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define BR_ENET_MSCR_DIS_PRE(x) (BITBAND_ACCESS32(HW_ENET_MSCR_ADDR(x), BP_ENET_MSCR_DIS_PRE))</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define BF_ENET_MSCR_DIS_PRE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MSCR_DIS_PRE) &amp; BM_ENET_MSCR_DIS_PRE)</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define BW_ENET_MSCR_DIS_PRE(x, v) (BITBAND_ACCESS32(HW_ENET_MSCR_ADDR(x), BP_ENET_MSCR_DIS_PRE) = (v))</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define BP_ENET_MSCR_HOLDTIME (8U)         </span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define BM_ENET_MSCR_HOLDTIME (0x00000700U) </span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define BS_ENET_MSCR_HOLDTIME (3U)         </span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define BR_ENET_MSCR_HOLDTIME(x) (HW_ENET_MSCR(x).B.HOLDTIME)</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define BF_ENET_MSCR_HOLDTIME(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MSCR_HOLDTIME) &amp; BM_ENET_MSCR_HOLDTIME)</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define BW_ENET_MSCR_HOLDTIME(x, v) (HW_ENET_MSCR_WR(x, (HW_ENET_MSCR_RD(x) &amp; ~BM_ENET_MSCR_HOLDTIME) | BF_ENET_MSCR_HOLDTIME(v)))</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment"> * HW_ENET_MIBC - MIB Control Register</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="union__hw__enet__mibc.html"> 1763</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__mibc.html">_hw_enet_mibc</a></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;{</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    uint32_t U;</div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="struct__hw__enet__mibc_1_1__hw__enet__mibc__bitfields.html"> 1766</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__mibc_1_1__hw__enet__mibc__bitfields.html">_hw_enet_mibc_bitfields</a></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    {</div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="struct__hw__enet__mibc_1_1__hw__enet__mibc__bitfields.html#acad8accea2ffbfb0429248776514e657"> 1768</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 29;       </div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="struct__hw__enet__mibc_1_1__hw__enet__mibc__bitfields.html#adb82c324ecc207e05f7936c5b9dc27d8"> 1769</a></span>&#160;        uint32_t MIB_CLEAR : 1;        </div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="struct__hw__enet__mibc_1_1__hw__enet__mibc__bitfields.html#af661a210fc6b9cbf81be5a29db0580eb"> 1770</a></span>&#160;        uint32_t MIB_IDLE : 1;         </div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="struct__hw__enet__mibc_1_1__hw__enet__mibc__bitfields.html#a934c4c78490b6a9c7f9d5f6893407a18"> 1771</a></span>&#160;        uint32_t MIB_DIS : 1;          </div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;    } B;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;} <a class="code" href="union__hw__enet__mibc.html">hw_enet_mibc_t</a>;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define HW_ENET_MIBC_ADDR(x)     ((x) + 0x64U)</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define HW_ENET_MIBC(x)          (*(__IO hw_enet_mibc_t *) HW_ENET_MIBC_ADDR(x))</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define HW_ENET_MIBC_RD(x)       (HW_ENET_MIBC(x).U)</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define HW_ENET_MIBC_WR(x, v)    (HW_ENET_MIBC(x).U = (v))</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define HW_ENET_MIBC_SET(x, v)   (HW_ENET_MIBC_WR(x, HW_ENET_MIBC_RD(x) |  (v)))</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define HW_ENET_MIBC_CLR(x, v)   (HW_ENET_MIBC_WR(x, HW_ENET_MIBC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define HW_ENET_MIBC_TOG(x, v)   (HW_ENET_MIBC_WR(x, HW_ENET_MIBC_RD(x) ^  (v)))</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_MIBC bitfields</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define BP_ENET_MIBC_MIB_CLEAR (29U)       </span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define BM_ENET_MIBC_MIB_CLEAR (0x20000000U) </span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define BS_ENET_MIBC_MIB_CLEAR (1U)        </span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define BR_ENET_MIBC_MIB_CLEAR(x) (BITBAND_ACCESS32(HW_ENET_MIBC_ADDR(x), BP_ENET_MIBC_MIB_CLEAR))</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define BF_ENET_MIBC_MIB_CLEAR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MIBC_MIB_CLEAR) &amp; BM_ENET_MIBC_MIB_CLEAR)</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define BW_ENET_MIBC_MIB_CLEAR(x, v) (BITBAND_ACCESS32(HW_ENET_MIBC_ADDR(x), BP_ENET_MIBC_MIB_CLEAR) = (v))</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define BP_ENET_MIBC_MIB_IDLE (30U)        </span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define BM_ENET_MIBC_MIB_IDLE (0x40000000U) </span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define BS_ENET_MIBC_MIB_IDLE (1U)         </span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define BR_ENET_MIBC_MIB_IDLE(x) (BITBAND_ACCESS32(HW_ENET_MIBC_ADDR(x), BP_ENET_MIBC_MIB_IDLE))</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define BP_ENET_MIBC_MIB_DIS (31U)         </span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define BM_ENET_MIBC_MIB_DIS (0x80000000U) </span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define BS_ENET_MIBC_MIB_DIS (1U)          </span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define BR_ENET_MIBC_MIB_DIS(x) (BITBAND_ACCESS32(HW_ENET_MIBC_ADDR(x), BP_ENET_MIBC_MIB_DIS))</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define BF_ENET_MIBC_MIB_DIS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MIBC_MIB_DIS) &amp; BM_ENET_MIBC_MIB_DIS)</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define BW_ENET_MIBC_MIB_DIS(x, v) (BITBAND_ACCESS32(HW_ENET_MIBC_ADDR(x), BP_ENET_MIBC_MIB_DIS) = (v))</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment"> * HW_ENET_RCR - Receive Control Register</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="union__hw__enet__rcr.html"> 1859</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rcr.html">_hw_enet_rcr</a></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;{</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    uint32_t U;</div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html"> 1862</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html">_hw_enet_rcr_bitfields</a></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    {</div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#ad307872044d55856a47c82fd3bdbe8b6"> 1864</a></span>&#160;        uint32_t LOOP : 1;             </div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#a541730787ab6bcbf47c46202c82696eb"> 1865</a></span>&#160;        uint32_t DRT : 1;              </div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#a03cc12bde54c9fc1e0988552f83c99e7"> 1866</a></span>&#160;        uint32_t MII_MODE : 1;         </div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#a315cd0333bc58349125f8123febfd3f4"> 1867</a></span>&#160;        uint32_t PROM : 1;             </div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#a911335bcde3400228acf60ed629f8fc5"> 1868</a></span>&#160;        uint32_t BC_REJ : 1;           </div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#ad34e972ed7b58d633b1044446afdbbb6"> 1869</a></span>&#160;        uint32_t FCE : 1;              </div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#a4aa7b3a3b4fbf17993277de8438480bf"> 1870</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 2;        </div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#ae75f27db57facb0a4d37869cd58c36eb"> 1871</a></span>&#160;        uint32_t RMII_MODE : 1;        </div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#a2781e90ad65c82d04e2ebcef2ac0e20f"> 1872</a></span>&#160;        uint32_t RMII_10T : 1;         </div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#a87daae3f958bd4eab9e22edf9346568f"> 1873</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 2;        </div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#a6736161cfab2006488908f55251c72e5"> 1874</a></span>&#160;        uint32_t PADEN : 1;            </div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#abd3861d4140fc9f9870f5e782a289360"> 1876</a></span>&#160;        uint32_t PAUFWD : 1;           </div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#aa92bce53f1818681c20ab534a9658f92"> 1877</a></span>&#160;        uint32_t CRCFWD : 1;           </div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#ab8254c80a97b8156cbf2c0d2a3e2e95f"> 1878</a></span>&#160;        uint32_t CFEN : 1;             </div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#adeaf92aaee9d3d066f01fd2a92acc0ba"> 1879</a></span>&#160;        uint32_t MAX_FL : 14;          </div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#a78824f211f362393ecc197f81d67c4e6"> 1880</a></span>&#160;        uint32_t NLC : 1;              </div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html#ae33d27ea9f662a9ef3193d96c8b4e154"> 1881</a></span>&#160;        uint32_t GRS : 1;              </div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    } B;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;} <a class="code" href="union__hw__enet__rcr.html">hw_enet_rcr_t</a>;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define HW_ENET_RCR_ADDR(x)      ((x) + 0x84U)</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define HW_ENET_RCR(x)           (*(__IO hw_enet_rcr_t *) HW_ENET_RCR_ADDR(x))</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define HW_ENET_RCR_RD(x)        (HW_ENET_RCR(x).U)</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define HW_ENET_RCR_WR(x, v)     (HW_ENET_RCR(x).U = (v))</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define HW_ENET_RCR_SET(x, v)    (HW_ENET_RCR_WR(x, HW_ENET_RCR_RD(x) |  (v)))</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define HW_ENET_RCR_CLR(x, v)    (HW_ENET_RCR_WR(x, HW_ENET_RCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define HW_ENET_RCR_TOG(x, v)    (HW_ENET_RCR_WR(x, HW_ENET_RCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RCR bitfields</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_LOOP     (0U)          </span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_LOOP     (0x00000001U) </span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_LOOP     (1U)          </span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_LOOP(x)  (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_LOOP))</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_LOOP(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_LOOP) &amp; BM_ENET_RCR_LOOP)</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_LOOP(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_LOOP) = (v))</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_DRT      (1U)          </span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_DRT      (0x00000002U) </span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_DRT      (1U)          </span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_DRT(x)   (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_DRT))</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_DRT(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_DRT) &amp; BM_ENET_RCR_DRT)</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_DRT(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_DRT) = (v))</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_MII_MODE (2U)          </span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_MII_MODE (0x00000004U) </span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_MII_MODE (1U)          </span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_MII_MODE(x) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_MII_MODE))</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_MII_MODE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_MII_MODE) &amp; BM_ENET_RCR_MII_MODE)</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_MII_MODE(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_MII_MODE) = (v))</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_PROM     (3U)          </span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_PROM     (0x00000008U) </span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_PROM     (1U)          </span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_PROM(x)  (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_PROM))</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_PROM(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_PROM) &amp; BM_ENET_RCR_PROM)</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_PROM(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_PROM) = (v))</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_BC_REJ   (4U)          </span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_BC_REJ   (0x00000010U) </span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_BC_REJ   (1U)          </span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_BC_REJ(x) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_BC_REJ))</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_BC_REJ(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_BC_REJ) &amp; BM_ENET_RCR_BC_REJ)</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_BC_REJ(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_BC_REJ) = (v))</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_FCE      (5U)          </span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_FCE      (0x00000020U) </span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_FCE      (1U)          </span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_FCE(x)   (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_FCE))</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_FCE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_FCE) &amp; BM_ENET_RCR_FCE)</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_FCE(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_FCE) = (v))</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_RMII_MODE (8U)         </span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_RMII_MODE (0x00000100U) </span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_RMII_MODE (1U)         </span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_RMII_MODE(x) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_RMII_MODE))</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_RMII_MODE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_RMII_MODE) &amp; BM_ENET_RCR_RMII_MODE)</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_RMII_MODE(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_RMII_MODE) = (v))</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_RMII_10T (9U)          </span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_RMII_10T (0x00000200U) </span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_RMII_10T (1U)          </span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_RMII_10T(x) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_RMII_10T))</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_RMII_10T(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_RMII_10T) &amp; BM_ENET_RCR_RMII_10T)</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_RMII_10T(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_RMII_10T) = (v))</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_PADEN    (12U)         </span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_PADEN    (0x00001000U) </span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_PADEN    (1U)          </span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_PADEN(x) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_PADEN))</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_PADEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_PADEN) &amp; BM_ENET_RCR_PADEN)</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_PADEN(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_PADEN) = (v))</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_PAUFWD   (13U)         </span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_PAUFWD   (0x00002000U) </span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_PAUFWD   (1U)          </span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_PAUFWD(x) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_PAUFWD))</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_PAUFWD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_PAUFWD) &amp; BM_ENET_RCR_PAUFWD)</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_PAUFWD(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_PAUFWD) = (v))</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_CRCFWD   (14U)         </span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_CRCFWD   (0x00004000U) </span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_CRCFWD   (1U)          </span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_CRCFWD(x) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_CRCFWD))</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_CRCFWD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_CRCFWD) &amp; BM_ENET_RCR_CRCFWD)</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_CRCFWD(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_CRCFWD) = (v))</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_CFEN     (15U)         </span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_CFEN     (0x00008000U) </span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_CFEN     (1U)          </span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_CFEN(x)  (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_CFEN))</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_CFEN(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_CFEN) &amp; BM_ENET_RCR_CFEN)</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_CFEN(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_CFEN) = (v))</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_MAX_FL   (16U)         </span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_MAX_FL   (0x3FFF0000U) </span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_MAX_FL   (14U)         </span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_MAX_FL(x) (HW_ENET_RCR(x).B.MAX_FL)</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_MAX_FL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_MAX_FL) &amp; BM_ENET_RCR_MAX_FL)</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_MAX_FL(x, v) (HW_ENET_RCR_WR(x, (HW_ENET_RCR_RD(x) &amp; ~BM_ENET_RCR_MAX_FL) | BF_ENET_RCR_MAX_FL(v)))</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_NLC      (30U)         </span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_NLC      (0x40000000U) </span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_NLC      (1U)          </span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_NLC(x)   (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_NLC))</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define BF_ENET_RCR_NLC(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RCR_NLC) &amp; BM_ENET_RCR_NLC)</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define BW_ENET_RCR_NLC(x, v) (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_NLC) = (v))</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define BP_ENET_RCR_GRS      (31U)         </span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define BM_ENET_RCR_GRS      (0x80000000U) </span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define BS_ENET_RCR_GRS      (1U)          </span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#define BR_ENET_RCR_GRS(x)   (BITBAND_ACCESS32(HW_ENET_RCR_ADDR(x), BP_ENET_RCR_GRS))</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment"> * HW_ENET_TCR - Transmit Control Register</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="union__hw__enet__tcr.html"> 2269</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__tcr.html">_hw_enet_tcr</a></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;{</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;    uint32_t U;</div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html"> 2272</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html">_hw_enet_tcr_bitfields</a></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;    {</div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html#a8c975a1316d1c2590dda8c690c6575b1"> 2274</a></span>&#160;        uint32_t GTS : 1;              </div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html#aef41bd81cd1c52dbc6e77004c48b410c"> 2275</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 1;        </div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html#aa840b5243c62bd6bef5364c50b1a5c56"> 2276</a></span>&#160;        uint32_t FDEN : 1;             </div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html#a2cb2f3a8046da6cf9576ac6f4bf289d6"> 2277</a></span>&#160;        uint32_t TFC_PAUSE : 1;        </div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html#a1041fe8182e7450b9179fe243c465f6a"> 2278</a></span>&#160;        uint32_t RFC_PAUSE : 1;        </div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html#a24a04d00f19a15bf8e867627a8a97fb6"> 2279</a></span>&#160;        uint32_t ADDSEL : 3;           </div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html#a3ae10384b91a6cc02dba5de4afed0437"> 2281</a></span>&#160;        uint32_t ADDINS : 1;           </div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html#af51d89ae77eaf1e175b84a62f8a42dd1"> 2282</a></span>&#160;        uint32_t CRCFWD : 1;           </div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html#a2d6929686262c5edafbb2949026da39d"> 2284</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 22;       </div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    } B;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;} <a class="code" href="union__hw__enet__tcr.html">hw_enet_tcr_t</a>;</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define HW_ENET_TCR_ADDR(x)      ((x) + 0xC4U)</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define HW_ENET_TCR(x)           (*(__IO hw_enet_tcr_t *) HW_ENET_TCR_ADDR(x))</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define HW_ENET_TCR_RD(x)        (HW_ENET_TCR(x).U)</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define HW_ENET_TCR_WR(x, v)     (HW_ENET_TCR(x).U = (v))</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define HW_ENET_TCR_SET(x, v)    (HW_ENET_TCR_WR(x, HW_ENET_TCR_RD(x) |  (v)))</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define HW_ENET_TCR_CLR(x, v)    (HW_ENET_TCR_WR(x, HW_ENET_TCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define HW_ENET_TCR_TOG(x, v)    (HW_ENET_TCR_WR(x, HW_ENET_TCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TCR bitfields</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define BP_ENET_TCR_GTS      (0U)          </span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define BM_ENET_TCR_GTS      (0x00000001U) </span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define BS_ENET_TCR_GTS      (1U)          </span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define BR_ENET_TCR_GTS(x)   (BITBAND_ACCESS32(HW_ENET_TCR_ADDR(x), BP_ENET_TCR_GTS))</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define BF_ENET_TCR_GTS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TCR_GTS) &amp; BM_ENET_TCR_GTS)</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define BW_ENET_TCR_GTS(x, v) (BITBAND_ACCESS32(HW_ENET_TCR_ADDR(x), BP_ENET_TCR_GTS) = (v))</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define BP_ENET_TCR_FDEN     (2U)          </span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define BM_ENET_TCR_FDEN     (0x00000004U) </span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define BS_ENET_TCR_FDEN     (1U)          </span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define BR_ENET_TCR_FDEN(x)  (BITBAND_ACCESS32(HW_ENET_TCR_ADDR(x), BP_ENET_TCR_FDEN))</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define BF_ENET_TCR_FDEN(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TCR_FDEN) &amp; BM_ENET_TCR_FDEN)</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#define BW_ENET_TCR_FDEN(x, v) (BITBAND_ACCESS32(HW_ENET_TCR_ADDR(x), BP_ENET_TCR_FDEN) = (v))</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define BP_ENET_TCR_TFC_PAUSE (3U)         </span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define BM_ENET_TCR_TFC_PAUSE (0x00000008U) </span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define BS_ENET_TCR_TFC_PAUSE (1U)         </span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define BR_ENET_TCR_TFC_PAUSE(x) (BITBAND_ACCESS32(HW_ENET_TCR_ADDR(x), BP_ENET_TCR_TFC_PAUSE))</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define BF_ENET_TCR_TFC_PAUSE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TCR_TFC_PAUSE) &amp; BM_ENET_TCR_TFC_PAUSE)</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define BW_ENET_TCR_TFC_PAUSE(x, v) (BITBAND_ACCESS32(HW_ENET_TCR_ADDR(x), BP_ENET_TCR_TFC_PAUSE) = (v))</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define BP_ENET_TCR_RFC_PAUSE (4U)         </span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define BM_ENET_TCR_RFC_PAUSE (0x00000010U) </span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define BS_ENET_TCR_RFC_PAUSE (1U)         </span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define BR_ENET_TCR_RFC_PAUSE(x) (BITBAND_ACCESS32(HW_ENET_TCR_ADDR(x), BP_ENET_TCR_RFC_PAUSE))</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define BP_ENET_TCR_ADDSEL   (5U)          </span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define BM_ENET_TCR_ADDSEL   (0x000000E0U) </span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define BS_ENET_TCR_ADDSEL   (3U)          </span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define BR_ENET_TCR_ADDSEL(x) (HW_ENET_TCR(x).B.ADDSEL)</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define BF_ENET_TCR_ADDSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TCR_ADDSEL) &amp; BM_ENET_TCR_ADDSEL)</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define BW_ENET_TCR_ADDSEL(x, v) (HW_ENET_TCR_WR(x, (HW_ENET_TCR_RD(x) &amp; ~BM_ENET_TCR_ADDSEL) | BF_ENET_TCR_ADDSEL(v)))</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define BP_ENET_TCR_ADDINS   (8U)          </span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define BM_ENET_TCR_ADDINS   (0x00000100U) </span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define BS_ENET_TCR_ADDINS   (1U)          </span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define BR_ENET_TCR_ADDINS(x) (BITBAND_ACCESS32(HW_ENET_TCR_ADDR(x), BP_ENET_TCR_ADDINS))</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define BF_ENET_TCR_ADDINS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TCR_ADDINS) &amp; BM_ENET_TCR_ADDINS)</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define BW_ENET_TCR_ADDINS(x, v) (BITBAND_ACCESS32(HW_ENET_TCR_ADDR(x), BP_ENET_TCR_ADDINS) = (v))</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define BP_ENET_TCR_CRCFWD   (9U)          </span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define BM_ENET_TCR_CRCFWD   (0x00000200U) </span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define BS_ENET_TCR_CRCFWD   (1U)          </span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define BR_ENET_TCR_CRCFWD(x) (BITBAND_ACCESS32(HW_ENET_TCR_ADDR(x), BP_ENET_TCR_CRCFWD))</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define BF_ENET_TCR_CRCFWD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TCR_CRCFWD) &amp; BM_ENET_TCR_CRCFWD)</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define BW_ENET_TCR_CRCFWD(x, v) (BITBAND_ACCESS32(HW_ENET_TCR_ADDR(x), BP_ENET_TCR_CRCFWD) = (v))</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment"> * HW_ENET_PALR - Physical Address Lower Register</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;</div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="union__hw__enet__palr.html"> 2487</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__palr.html">_hw_enet_palr</a></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;{</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    uint32_t U;</div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="struct__hw__enet__palr_1_1__hw__enet__palr__bitfields.html"> 2490</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__palr_1_1__hw__enet__palr__bitfields.html">_hw_enet_palr_bitfields</a></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;    {</div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="struct__hw__enet__palr_1_1__hw__enet__palr__bitfields.html#a3301b047fcae582b125a54e7f0e1fe2b"> 2492</a></span>&#160;        uint32_t PADDR1 : 32;          </div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;    } B;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;} <a class="code" href="union__hw__enet__palr.html">hw_enet_palr_t</a>;</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define HW_ENET_PALR_ADDR(x)     ((x) + 0xE4U)</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define HW_ENET_PALR(x)          (*(__IO hw_enet_palr_t *) HW_ENET_PALR_ADDR(x))</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define HW_ENET_PALR_RD(x)       (HW_ENET_PALR(x).U)</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define HW_ENET_PALR_WR(x, v)    (HW_ENET_PALR(x).U = (v))</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define HW_ENET_PALR_SET(x, v)   (HW_ENET_PALR_WR(x, HW_ENET_PALR_RD(x) |  (v)))</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define HW_ENET_PALR_CLR(x, v)   (HW_ENET_PALR_WR(x, HW_ENET_PALR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define HW_ENET_PALR_TOG(x, v)   (HW_ENET_PALR_WR(x, HW_ENET_PALR_RD(x) ^  (v)))</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_PALR bitfields</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define BP_ENET_PALR_PADDR1  (0U)          </span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">#define BM_ENET_PALR_PADDR1  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define BS_ENET_PALR_PADDR1  (32U)         </span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define BR_ENET_PALR_PADDR1(x) (HW_ENET_PALR(x).U)</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define BF_ENET_PALR_PADDR1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_PALR_PADDR1) &amp; BM_ENET_PALR_PADDR1)</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define BW_ENET_PALR_PADDR1(x, v) (HW_ENET_PALR_WR(x, v))</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment"> * HW_ENET_PAUR - Physical Address Upper Register</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;</div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="union__hw__enet__paur.html"> 2553</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__paur.html">_hw_enet_paur</a></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;{</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;    uint32_t U;</div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="struct__hw__enet__paur_1_1__hw__enet__paur__bitfields.html"> 2556</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__paur_1_1__hw__enet__paur__bitfields.html">_hw_enet_paur_bitfields</a></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;    {</div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="struct__hw__enet__paur_1_1__hw__enet__paur__bitfields.html#a1f761e716bc479dc639158dbe796a9a4"> 2558</a></span>&#160;        uint32_t TYPE : 16;            </div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="struct__hw__enet__paur_1_1__hw__enet__paur__bitfields.html#aa83d41ed41f97ce59038b2e886e38672"> 2559</a></span>&#160;        uint32_t PADDR2 : 16;          </div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;    } B;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;} <a class="code" href="union__hw__enet__paur.html">hw_enet_paur_t</a>;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define HW_ENET_PAUR_ADDR(x)     ((x) + 0xE8U)</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define HW_ENET_PAUR(x)          (*(__IO hw_enet_paur_t *) HW_ENET_PAUR_ADDR(x))</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define HW_ENET_PAUR_RD(x)       (HW_ENET_PAUR(x).U)</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define HW_ENET_PAUR_WR(x, v)    (HW_ENET_PAUR(x).U = (v))</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define HW_ENET_PAUR_SET(x, v)   (HW_ENET_PAUR_WR(x, HW_ENET_PAUR_RD(x) |  (v)))</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define HW_ENET_PAUR_CLR(x, v)   (HW_ENET_PAUR_WR(x, HW_ENET_PAUR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define HW_ENET_PAUR_TOG(x, v)   (HW_ENET_PAUR_WR(x, HW_ENET_PAUR_RD(x) ^  (v)))</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_PAUR bitfields</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define BP_ENET_PAUR_TYPE    (0U)          </span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define BM_ENET_PAUR_TYPE    (0x0000FFFFU) </span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define BS_ENET_PAUR_TYPE    (16U)         </span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define BR_ENET_PAUR_TYPE(x) (HW_ENET_PAUR(x).B.TYPE)</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define BP_ENET_PAUR_PADDR2  (16U)         </span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define BM_ENET_PAUR_PADDR2  (0xFFFF0000U) </span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define BS_ENET_PAUR_PADDR2  (16U)         </span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define BR_ENET_PAUR_PADDR2(x) (HW_ENET_PAUR(x).B.PADDR2)</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define BF_ENET_PAUR_PADDR2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_PAUR_PADDR2) &amp; BM_ENET_PAUR_PADDR2)</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define BW_ENET_PAUR_PADDR2(x, v) (HW_ENET_PAUR_WR(x, (HW_ENET_PAUR_RD(x) &amp; ~BM_ENET_PAUR_PADDR2) | BF_ENET_PAUR_PADDR2(v)))</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment"> * HW_ENET_OPD - Opcode/Pause Duration Register</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;</div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="union__hw__enet__opd.html"> 2632</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__opd.html">_hw_enet_opd</a></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;{</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    uint32_t U;</div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="struct__hw__enet__opd_1_1__hw__enet__opd__bitfields.html"> 2635</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__opd_1_1__hw__enet__opd__bitfields.html">_hw_enet_opd_bitfields</a></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;    {</div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="struct__hw__enet__opd_1_1__hw__enet__opd__bitfields.html#ae5a8e75cfa6c27817d362968d0918213"> 2637</a></span>&#160;        uint32_t PAUSE_DUR : 16;       </div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="struct__hw__enet__opd_1_1__hw__enet__opd__bitfields.html#a1ec3886f55eb3329bd67309afe346569"> 2638</a></span>&#160;        uint32_t OPCODE : 16;          </div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;    } B;</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;} <a class="code" href="union__hw__enet__opd.html">hw_enet_opd_t</a>;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define HW_ENET_OPD_ADDR(x)      ((x) + 0xECU)</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define HW_ENET_OPD(x)           (*(__IO hw_enet_opd_t *) HW_ENET_OPD_ADDR(x))</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define HW_ENET_OPD_RD(x)        (HW_ENET_OPD(x).U)</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define HW_ENET_OPD_WR(x, v)     (HW_ENET_OPD(x).U = (v))</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define HW_ENET_OPD_SET(x, v)    (HW_ENET_OPD_WR(x, HW_ENET_OPD_RD(x) |  (v)))</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define HW_ENET_OPD_CLR(x, v)    (HW_ENET_OPD_WR(x, HW_ENET_OPD_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define HW_ENET_OPD_TOG(x, v)    (HW_ENET_OPD_WR(x, HW_ENET_OPD_RD(x) ^  (v)))</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_OPD bitfields</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define BP_ENET_OPD_PAUSE_DUR (0U)         </span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define BM_ENET_OPD_PAUSE_DUR (0x0000FFFFU) </span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define BS_ENET_OPD_PAUSE_DUR (16U)        </span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define BR_ENET_OPD_PAUSE_DUR(x) (HW_ENET_OPD(x).B.PAUSE_DUR)</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define BF_ENET_OPD_PAUSE_DUR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_OPD_PAUSE_DUR) &amp; BM_ENET_OPD_PAUSE_DUR)</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define BW_ENET_OPD_PAUSE_DUR(x, v) (HW_ENET_OPD_WR(x, (HW_ENET_OPD_RD(x) &amp; ~BM_ENET_OPD_PAUSE_DUR) | BF_ENET_OPD_PAUSE_DUR(v)))</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define BP_ENET_OPD_OPCODE   (16U)         </span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define BM_ENET_OPD_OPCODE   (0xFFFF0000U) </span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define BS_ENET_OPD_OPCODE   (16U)         </span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define BR_ENET_OPD_OPCODE(x) (HW_ENET_OPD(x).B.OPCODE)</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment"> * HW_ENET_IAUR - Descriptor Individual Upper Address Register</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="union__hw__enet__iaur.html"> 2708</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__iaur.html">_hw_enet_iaur</a></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;{</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;    uint32_t U;</div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields.html"> 2711</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields.html">_hw_enet_iaur_bitfields</a></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;    {</div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields.html#a51774e0cd6f9edc3a9c76c4e46ecec21"> 2713</a></span>&#160;        uint32_t IADDR1 : 32;          </div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;    } B;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;} <a class="code" href="union__hw__enet__iaur.html">hw_enet_iaur_t</a>;</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define HW_ENET_IAUR_ADDR(x)     ((x) + 0x118U)</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#define HW_ENET_IAUR(x)          (*(__IO hw_enet_iaur_t *) HW_ENET_IAUR_ADDR(x))</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define HW_ENET_IAUR_RD(x)       (HW_ENET_IAUR(x).U)</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define HW_ENET_IAUR_WR(x, v)    (HW_ENET_IAUR(x).U = (v))</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define HW_ENET_IAUR_SET(x, v)   (HW_ENET_IAUR_WR(x, HW_ENET_IAUR_RD(x) |  (v)))</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define HW_ENET_IAUR_CLR(x, v)   (HW_ENET_IAUR_WR(x, HW_ENET_IAUR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define HW_ENET_IAUR_TOG(x, v)   (HW_ENET_IAUR_WR(x, HW_ENET_IAUR_RD(x) ^  (v)))</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IAUR bitfields</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define BP_ENET_IAUR_IADDR1  (0U)          </span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define BM_ENET_IAUR_IADDR1  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define BS_ENET_IAUR_IADDR1  (32U)         </span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define BR_ENET_IAUR_IADDR1(x) (HW_ENET_IAUR(x).U)</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#define BF_ENET_IAUR_IADDR1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_IAUR_IADDR1) &amp; BM_ENET_IAUR_IADDR1)</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define BW_ENET_IAUR_IADDR1(x, v) (HW_ENET_IAUR_WR(x, v))</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment"> * HW_ENET_IALR - Descriptor Individual Lower Address Register</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;</div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="union__hw__enet__ialr.html"> 2771</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ialr.html">_hw_enet_ialr</a></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;{</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;    uint32_t U;</div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="struct__hw__enet__ialr_1_1__hw__enet__ialr__bitfields.html"> 2774</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ialr_1_1__hw__enet__ialr__bitfields.html">_hw_enet_ialr_bitfields</a></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;    {</div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="struct__hw__enet__ialr_1_1__hw__enet__ialr__bitfields.html#a8c40c80bc9218d39acb32381eab64246"> 2776</a></span>&#160;        uint32_t IADDR2 : 32;          </div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;    } B;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;} <a class="code" href="union__hw__enet__ialr.html">hw_enet_ialr_t</a>;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define HW_ENET_IALR_ADDR(x)     ((x) + 0x11CU)</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define HW_ENET_IALR(x)          (*(__IO hw_enet_ialr_t *) HW_ENET_IALR_ADDR(x))</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define HW_ENET_IALR_RD(x)       (HW_ENET_IALR(x).U)</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define HW_ENET_IALR_WR(x, v)    (HW_ENET_IALR(x).U = (v))</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define HW_ENET_IALR_SET(x, v)   (HW_ENET_IALR_WR(x, HW_ENET_IALR_RD(x) |  (v)))</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define HW_ENET_IALR_CLR(x, v)   (HW_ENET_IALR_WR(x, HW_ENET_IALR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define HW_ENET_IALR_TOG(x, v)   (HW_ENET_IALR_WR(x, HW_ENET_IALR_RD(x) ^  (v)))</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IALR bitfields</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define BP_ENET_IALR_IADDR2  (0U)          </span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define BM_ENET_IALR_IADDR2  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define BS_ENET_IALR_IADDR2  (32U)         </span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define BR_ENET_IALR_IADDR2(x) (HW_ENET_IALR(x).U)</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define BF_ENET_IALR_IADDR2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_IALR_IADDR2) &amp; BM_ENET_IALR_IADDR2)</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define BW_ENET_IALR_IADDR2(x, v) (HW_ENET_IALR_WR(x, v))</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment"> * HW_ENET_GAUR - Descriptor Group Upper Address Register</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;</div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="union__hw__enet__gaur.html"> 2833</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__gaur.html">_hw_enet_gaur</a></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;{</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;    uint32_t U;</div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="struct__hw__enet__gaur_1_1__hw__enet__gaur__bitfields.html"> 2836</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__gaur_1_1__hw__enet__gaur__bitfields.html">_hw_enet_gaur_bitfields</a></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;    {</div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="struct__hw__enet__gaur_1_1__hw__enet__gaur__bitfields.html#ac3a9ad934ba0aea1b177015aab7b4607"> 2838</a></span>&#160;        uint32_t GADDR1 : 32;          </div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;    } B;</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;} <a class="code" href="union__hw__enet__gaur.html">hw_enet_gaur_t</a>;</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define HW_ENET_GAUR_ADDR(x)     ((x) + 0x120U)</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define HW_ENET_GAUR(x)          (*(__IO hw_enet_gaur_t *) HW_ENET_GAUR_ADDR(x))</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define HW_ENET_GAUR_RD(x)       (HW_ENET_GAUR(x).U)</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define HW_ENET_GAUR_WR(x, v)    (HW_ENET_GAUR(x).U = (v))</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define HW_ENET_GAUR_SET(x, v)   (HW_ENET_GAUR_WR(x, HW_ENET_GAUR_RD(x) |  (v)))</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define HW_ENET_GAUR_CLR(x, v)   (HW_ENET_GAUR_WR(x, HW_ENET_GAUR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define HW_ENET_GAUR_TOG(x, v)   (HW_ENET_GAUR_WR(x, HW_ENET_GAUR_RD(x) ^  (v)))</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_GAUR bitfields</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define BP_ENET_GAUR_GADDR1  (0U)          </span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define BM_ENET_GAUR_GADDR1  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define BS_ENET_GAUR_GADDR1  (32U)         </span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define BR_ENET_GAUR_GADDR1(x) (HW_ENET_GAUR(x).U)</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define BF_ENET_GAUR_GADDR1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_GAUR_GADDR1) &amp; BM_ENET_GAUR_GADDR1)</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define BW_ENET_GAUR_GADDR1(x, v) (HW_ENET_GAUR_WR(x, v))</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment"> * HW_ENET_GALR - Descriptor Group Lower Address Register</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;</div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="union__hw__enet__galr.html"> 2895</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__galr.html">_hw_enet_galr</a></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;{</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;    uint32_t U;</div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="struct__hw__enet__galr_1_1__hw__enet__galr__bitfields.html"> 2898</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__galr_1_1__hw__enet__galr__bitfields.html">_hw_enet_galr_bitfields</a></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;    {</div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="struct__hw__enet__galr_1_1__hw__enet__galr__bitfields.html#a5661e312f5f50a18fcc421b6d055b5e1"> 2900</a></span>&#160;        uint32_t GADDR2 : 32;          </div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;    } B;</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;} <a class="code" href="union__hw__enet__galr.html">hw_enet_galr_t</a>;</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define HW_ENET_GALR_ADDR(x)     ((x) + 0x124U)</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define HW_ENET_GALR(x)          (*(__IO hw_enet_galr_t *) HW_ENET_GALR_ADDR(x))</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define HW_ENET_GALR_RD(x)       (HW_ENET_GALR(x).U)</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define HW_ENET_GALR_WR(x, v)    (HW_ENET_GALR(x).U = (v))</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define HW_ENET_GALR_SET(x, v)   (HW_ENET_GALR_WR(x, HW_ENET_GALR_RD(x) |  (v)))</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define HW_ENET_GALR_CLR(x, v)   (HW_ENET_GALR_WR(x, HW_ENET_GALR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define HW_ENET_GALR_TOG(x, v)   (HW_ENET_GALR_WR(x, HW_ENET_GALR_RD(x) ^  (v)))</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_GALR bitfields</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define BP_ENET_GALR_GADDR2  (0U)          </span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define BM_ENET_GALR_GADDR2  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define BS_ENET_GALR_GADDR2  (32U)         </span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define BR_ENET_GALR_GADDR2(x) (HW_ENET_GALR(x).U)</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define BF_ENET_GALR_GADDR2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_GALR_GADDR2) &amp; BM_ENET_GALR_GADDR2)</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define BW_ENET_GALR_GADDR2(x, v) (HW_ENET_GALR_WR(x, v))</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="comment"> * HW_ENET_TFWR - Transmit FIFO Watermark Register</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;</div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="union__hw__enet__tfwr.html"> 2969</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__tfwr.html">_hw_enet_tfwr</a></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;{</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;    uint32_t U;</div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields.html"> 2972</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields.html">_hw_enet_tfwr_bitfields</a></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;    {</div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields.html#a478f7685818e2d935d52282a227a5086"> 2974</a></span>&#160;        uint32_t TFWR : 6;             </div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields.html#a24174e3454a1ed3654b88e8475c6c048"> 2975</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 2;        </div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields.html#a5e58654f0872e5796703656027952df8"> 2976</a></span>&#160;        uint32_t STRFWD : 1;           </div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields.html#a62797bbc447b7495bcc749c7747dd561"> 2977</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 23;       </div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;    } B;</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;} <a class="code" href="union__hw__enet__tfwr.html">hw_enet_tfwr_t</a>;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define HW_ENET_TFWR_ADDR(x)     ((x) + 0x144U)</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define HW_ENET_TFWR(x)          (*(__IO hw_enet_tfwr_t *) HW_ENET_TFWR_ADDR(x))</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define HW_ENET_TFWR_RD(x)       (HW_ENET_TFWR(x).U)</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define HW_ENET_TFWR_WR(x, v)    (HW_ENET_TFWR(x).U = (v))</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define HW_ENET_TFWR_SET(x, v)   (HW_ENET_TFWR_WR(x, HW_ENET_TFWR_RD(x) |  (v)))</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define HW_ENET_TFWR_CLR(x, v)   (HW_ENET_TFWR_WR(x, HW_ENET_TFWR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define HW_ENET_TFWR_TOG(x, v)   (HW_ENET_TFWR_WR(x, HW_ENET_TFWR_RD(x) ^  (v)))</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TFWR bitfields</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define BP_ENET_TFWR_TFWR    (0U)          </span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define BM_ENET_TFWR_TFWR    (0x0000003FU) </span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define BS_ENET_TFWR_TFWR    (6U)          </span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define BR_ENET_TFWR_TFWR(x) (HW_ENET_TFWR(x).B.TFWR)</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define BF_ENET_TFWR_TFWR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TFWR_TFWR) &amp; BM_ENET_TFWR_TFWR)</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define BW_ENET_TFWR_TFWR(x, v) (HW_ENET_TFWR_WR(x, (HW_ENET_TFWR_RD(x) &amp; ~BM_ENET_TFWR_TFWR) | BF_ENET_TFWR_TFWR(v)))</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define BP_ENET_TFWR_STRFWD  (8U)          </span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define BM_ENET_TFWR_STRFWD  (0x00000100U) </span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define BS_ENET_TFWR_STRFWD  (1U)          </span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define BR_ENET_TFWR_STRFWD(x) (BITBAND_ACCESS32(HW_ENET_TFWR_ADDR(x), BP_ENET_TFWR_STRFWD))</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define BF_ENET_TFWR_STRFWD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TFWR_STRFWD) &amp; BM_ENET_TFWR_STRFWD)</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define BW_ENET_TFWR_STRFWD(x, v) (BITBAND_ACCESS32(HW_ENET_TFWR_ADDR(x), BP_ENET_TFWR_STRFWD) = (v))</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment"> * HW_ENET_RDSR - Receive Descriptor Ring Start Register</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;</div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="union__hw__enet__rdsr.html"> 3069</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rdsr.html">_hw_enet_rdsr</a></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;{</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;    uint32_t U;</div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields.html"> 3072</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields.html">_hw_enet_rdsr_bitfields</a></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;    {</div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields.html#ae21aff1aca93aba67db76894b95aadd5"> 3074</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 3;        </div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields.html#a1e1d29f260a5aee800d53471ea657716"> 3075</a></span>&#160;        uint32_t R_DES_START : 29;     </div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;    } B;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;} <a class="code" href="union__hw__enet__rdsr.html">hw_enet_rdsr_t</a>;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define HW_ENET_RDSR_ADDR(x)     ((x) + 0x180U)</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define HW_ENET_RDSR(x)          (*(__IO hw_enet_rdsr_t *) HW_ENET_RDSR_ADDR(x))</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define HW_ENET_RDSR_RD(x)       (HW_ENET_RDSR(x).U)</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define HW_ENET_RDSR_WR(x, v)    (HW_ENET_RDSR(x).U = (v))</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define HW_ENET_RDSR_SET(x, v)   (HW_ENET_RDSR_WR(x, HW_ENET_RDSR_RD(x) |  (v)))</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define HW_ENET_RDSR_CLR(x, v)   (HW_ENET_RDSR_WR(x, HW_ENET_RDSR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define HW_ENET_RDSR_TOG(x, v)   (HW_ENET_RDSR_WR(x, HW_ENET_RDSR_RD(x) ^  (v)))</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RDSR bitfields</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define BP_ENET_RDSR_R_DES_START (3U)      </span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define BM_ENET_RDSR_R_DES_START (0xFFFFFFF8U) </span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define BS_ENET_RDSR_R_DES_START (29U)     </span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define BR_ENET_RDSR_R_DES_START(x) (HW_ENET_RDSR(x).B.R_DES_START)</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define BF_ENET_RDSR_R_DES_START(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RDSR_R_DES_START) &amp; BM_ENET_RDSR_R_DES_START)</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define BW_ENET_RDSR_R_DES_START(x, v) (HW_ENET_RDSR_WR(x, (HW_ENET_RDSR_RD(x) &amp; ~BM_ENET_RDSR_R_DES_START) | BF_ENET_RDSR_R_DES_START(v)))</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="comment"> * HW_ENET_TDSR - Transmit Buffer Descriptor Ring Start Register</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;</div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="union__hw__enet__tdsr.html"> 3131</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__tdsr.html">_hw_enet_tdsr</a></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;{</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;    uint32_t U;</div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="struct__hw__enet__tdsr_1_1__hw__enet__tdsr__bitfields.html"> 3134</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__tdsr_1_1__hw__enet__tdsr__bitfields.html">_hw_enet_tdsr_bitfields</a></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;    {</div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="struct__hw__enet__tdsr_1_1__hw__enet__tdsr__bitfields.html#a5bf1ccd8e0aaf91da046a12d6dd7b154"> 3136</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 3;        </div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="struct__hw__enet__tdsr_1_1__hw__enet__tdsr__bitfields.html#ab0ee9c4a173de8406817c24580ddd5a4"> 3137</a></span>&#160;        uint32_t X_DES_START : 29;     </div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;    } B;</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;} <a class="code" href="union__hw__enet__tdsr.html">hw_enet_tdsr_t</a>;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define HW_ENET_TDSR_ADDR(x)     ((x) + 0x184U)</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define HW_ENET_TDSR(x)          (*(__IO hw_enet_tdsr_t *) HW_ENET_TDSR_ADDR(x))</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define HW_ENET_TDSR_RD(x)       (HW_ENET_TDSR(x).U)</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">#define HW_ENET_TDSR_WR(x, v)    (HW_ENET_TDSR(x).U = (v))</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define HW_ENET_TDSR_SET(x, v)   (HW_ENET_TDSR_WR(x, HW_ENET_TDSR_RD(x) |  (v)))</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define HW_ENET_TDSR_CLR(x, v)   (HW_ENET_TDSR_WR(x, HW_ENET_TDSR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define HW_ENET_TDSR_TOG(x, v)   (HW_ENET_TDSR_WR(x, HW_ENET_TDSR_RD(x) ^  (v)))</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TDSR bitfields</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define BP_ENET_TDSR_X_DES_START (3U)      </span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define BM_ENET_TDSR_X_DES_START (0xFFFFFFF8U) </span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define BS_ENET_TDSR_X_DES_START (29U)     </span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define BR_ENET_TDSR_X_DES_START(x) (HW_ENET_TDSR(x).B.X_DES_START)</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define BF_ENET_TDSR_X_DES_START(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TDSR_X_DES_START) &amp; BM_ENET_TDSR_X_DES_START)</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor">#define BW_ENET_TDSR_X_DES_START(x, v) (HW_ENET_TDSR_WR(x, (HW_ENET_TDSR_RD(x) &amp; ~BM_ENET_TDSR_X_DES_START) | BF_ENET_TDSR_X_DES_START(v)))</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment"> * HW_ENET_MRBR - Maximum Receive Buffer Size Register</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;</div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="union__hw__enet__mrbr.html"> 3197</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__mrbr.html">_hw_enet_mrbr</a></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;{</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;    uint32_t U;</div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="struct__hw__enet__mrbr_1_1__hw__enet__mrbr__bitfields.html"> 3200</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__mrbr_1_1__hw__enet__mrbr__bitfields.html">_hw_enet_mrbr_bitfields</a></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;    {</div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="struct__hw__enet__mrbr_1_1__hw__enet__mrbr__bitfields.html#a52ea0ee0b5b36b0ab8bf46fbea3f3438"> 3202</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 4;        </div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="struct__hw__enet__mrbr_1_1__hw__enet__mrbr__bitfields.html#a3ad91c2a9dcc6748e3bfa904d75a0226"> 3203</a></span>&#160;        uint32_t R_BUF_SIZE : 10;      </div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="struct__hw__enet__mrbr_1_1__hw__enet__mrbr__bitfields.html#a7658a0a6285fcb271f2581fbd81184c0"> 3204</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 18;       </div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;    } B;</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;} <a class="code" href="union__hw__enet__mrbr.html">hw_enet_mrbr_t</a>;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define HW_ENET_MRBR_ADDR(x)     ((x) + 0x188U)</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">#define HW_ENET_MRBR(x)          (*(__IO hw_enet_mrbr_t *) HW_ENET_MRBR_ADDR(x))</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define HW_ENET_MRBR_RD(x)       (HW_ENET_MRBR(x).U)</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">#define HW_ENET_MRBR_WR(x, v)    (HW_ENET_MRBR(x).U = (v))</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor">#define HW_ENET_MRBR_SET(x, v)   (HW_ENET_MRBR_WR(x, HW_ENET_MRBR_RD(x) |  (v)))</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define HW_ENET_MRBR_CLR(x, v)   (HW_ENET_MRBR_WR(x, HW_ENET_MRBR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define HW_ENET_MRBR_TOG(x, v)   (HW_ENET_MRBR_WR(x, HW_ENET_MRBR_RD(x) ^  (v)))</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_MRBR bitfields</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">#define BP_ENET_MRBR_R_BUF_SIZE (4U)       </span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define BM_ENET_MRBR_R_BUF_SIZE (0x00003FF0U) </span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define BS_ENET_MRBR_R_BUF_SIZE (10U)      </span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">#define BR_ENET_MRBR_R_BUF_SIZE(x) (HW_ENET_MRBR(x).B.R_BUF_SIZE)</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define BF_ENET_MRBR_R_BUF_SIZE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_MRBR_R_BUF_SIZE) &amp; BM_ENET_MRBR_R_BUF_SIZE)</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define BW_ENET_MRBR_R_BUF_SIZE(x, v) (HW_ENET_MRBR_WR(x, (HW_ENET_MRBR_RD(x) &amp; ~BM_ENET_MRBR_R_BUF_SIZE) | BF_ENET_MRBR_R_BUF_SIZE(v)))</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment"> * HW_ENET_RSFL - Receive FIFO Section Full Threshold</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="union__hw__enet__rsfl.html"> 3255</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rsfl.html">_hw_enet_rsfl</a></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;{</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;    uint32_t U;</div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields.html"> 3258</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields.html">_hw_enet_rsfl_bitfields</a></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;    {</div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields.html#add21f82416f27714dacd1633de7884d2"> 3260</a></span>&#160;        uint32_t RX_SECTION_FULL : 8;  </div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields.html#aaff8b2e2de8d4521172bd309b44c14e5"> 3262</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 24;       </div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;    } B;</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;} <a class="code" href="union__hw__enet__rsfl.html">hw_enet_rsfl_t</a>;</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define HW_ENET_RSFL_ADDR(x)     ((x) + 0x190U)</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define HW_ENET_RSFL(x)          (*(__IO hw_enet_rsfl_t *) HW_ENET_RSFL_ADDR(x))</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define HW_ENET_RSFL_RD(x)       (HW_ENET_RSFL(x).U)</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define HW_ENET_RSFL_WR(x, v)    (HW_ENET_RSFL(x).U = (v))</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define HW_ENET_RSFL_SET(x, v)   (HW_ENET_RSFL_WR(x, HW_ENET_RSFL_RD(x) |  (v)))</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define HW_ENET_RSFL_CLR(x, v)   (HW_ENET_RSFL_WR(x, HW_ENET_RSFL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define HW_ENET_RSFL_TOG(x, v)   (HW_ENET_RSFL_WR(x, HW_ENET_RSFL_RD(x) ^  (v)))</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RSFL bitfields</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define BP_ENET_RSFL_RX_SECTION_FULL (0U)  </span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define BM_ENET_RSFL_RX_SECTION_FULL (0x000000FFU) </span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define BS_ENET_RSFL_RX_SECTION_FULL (8U)  </span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define BR_ENET_RSFL_RX_SECTION_FULL(x) (HW_ENET_RSFL(x).B.RX_SECTION_FULL)</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define BF_ENET_RSFL_RX_SECTION_FULL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RSFL_RX_SECTION_FULL) &amp; BM_ENET_RSFL_RX_SECTION_FULL)</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define BW_ENET_RSFL_RX_SECTION_FULL(x, v) (HW_ENET_RSFL_WR(x, (HW_ENET_RSFL_RD(x) &amp; ~BM_ENET_RSFL_RX_SECTION_FULL) | BF_ENET_RSFL_RX_SECTION_FULL(v)))</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="comment"> * HW_ENET_RSEM - Receive FIFO Section Empty Threshold</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;</div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="union__hw__enet__rsem.html"> 3317</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rsem.html">_hw_enet_rsem</a></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;{</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;    uint32_t U;</div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="struct__hw__enet__rsem_1_1__hw__enet__rsem__bitfields.html"> 3320</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rsem_1_1__hw__enet__rsem__bitfields.html">_hw_enet_rsem_bitfields</a></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;    {</div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="struct__hw__enet__rsem_1_1__hw__enet__rsem__bitfields.html#ae11f97bfea1349d009b05a2cb6ef580b"> 3322</a></span>&#160;        uint32_t RX_SECTION_EMPTY : 8; </div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="struct__hw__enet__rsem_1_1__hw__enet__rsem__bitfields.html#add529a9cbe65920e834b5311325e9127"> 3324</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 8;        </div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="struct__hw__enet__rsem_1_1__hw__enet__rsem__bitfields.html#a710a6b6e54bf080736d5da075589df0a"> 3325</a></span>&#160;        uint32_t STAT_SECTION_EMPTY : 5; </div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="struct__hw__enet__rsem_1_1__hw__enet__rsem__bitfields.html#a5174d84a4c010d2b1b9521f4bfd09432"> 3327</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 11;       </div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;    } B;</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;} <a class="code" href="union__hw__enet__rsem.html">hw_enet_rsem_t</a>;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define HW_ENET_RSEM_ADDR(x)     ((x) + 0x194U)</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define HW_ENET_RSEM(x)          (*(__IO hw_enet_rsem_t *) HW_ENET_RSEM_ADDR(x))</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define HW_ENET_RSEM_RD(x)       (HW_ENET_RSEM(x).U)</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define HW_ENET_RSEM_WR(x, v)    (HW_ENET_RSEM(x).U = (v))</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define HW_ENET_RSEM_SET(x, v)   (HW_ENET_RSEM_WR(x, HW_ENET_RSEM_RD(x) |  (v)))</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">#define HW_ENET_RSEM_CLR(x, v)   (HW_ENET_RSEM_WR(x, HW_ENET_RSEM_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define HW_ENET_RSEM_TOG(x, v)   (HW_ENET_RSEM_WR(x, HW_ENET_RSEM_RD(x) ^  (v)))</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RSEM bitfields</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define BP_ENET_RSEM_RX_SECTION_EMPTY (0U) </span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define BM_ENET_RSEM_RX_SECTION_EMPTY (0x000000FFU) </span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define BS_ENET_RSEM_RX_SECTION_EMPTY (8U) </span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define BR_ENET_RSEM_RX_SECTION_EMPTY(x) (HW_ENET_RSEM(x).B.RX_SECTION_EMPTY)</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define BF_ENET_RSEM_RX_SECTION_EMPTY(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RSEM_RX_SECTION_EMPTY) &amp; BM_ENET_RSEM_RX_SECTION_EMPTY)</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define BW_ENET_RSEM_RX_SECTION_EMPTY(x, v) (HW_ENET_RSEM_WR(x, (HW_ENET_RSEM_RD(x) &amp; ~BM_ENET_RSEM_RX_SECTION_EMPTY) | BF_ENET_RSEM_RX_SECTION_EMPTY(v)))</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define BP_ENET_RSEM_STAT_SECTION_EMPTY (16U) </span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define BM_ENET_RSEM_STAT_SECTION_EMPTY (0x001F0000U) </span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define BS_ENET_RSEM_STAT_SECTION_EMPTY (5U) </span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define BR_ENET_RSEM_STAT_SECTION_EMPTY(x) (HW_ENET_RSEM(x).B.STAT_SECTION_EMPTY)</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define BF_ENET_RSEM_STAT_SECTION_EMPTY(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RSEM_STAT_SECTION_EMPTY) &amp; BM_ENET_RSEM_STAT_SECTION_EMPTY)</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define BW_ENET_RSEM_STAT_SECTION_EMPTY(x, v) (HW_ENET_RSEM_WR(x, (HW_ENET_RSEM_RD(x) &amp; ~BM_ENET_RSEM_STAT_SECTION_EMPTY) | BF_ENET_RSEM_STAT_SECTION_EMPTY(v)))</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="comment"> * HW_ENET_RAEM - Receive FIFO Almost Empty Threshold</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;</div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="union__hw__enet__raem.html"> 3407</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__raem.html">_hw_enet_raem</a></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;{</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;    uint32_t U;</div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="struct__hw__enet__raem_1_1__hw__enet__raem__bitfields.html"> 3410</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__raem_1_1__hw__enet__raem__bitfields.html">_hw_enet_raem_bitfields</a></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;    {</div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="struct__hw__enet__raem_1_1__hw__enet__raem__bitfields.html#a224c85f688141303a6f43b333d1b3188"> 3412</a></span>&#160;        uint32_t RX_ALMOST_EMPTY : 8;  </div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="struct__hw__enet__raem_1_1__hw__enet__raem__bitfields.html#a825b01163011e599ca5ed305de3850e9"> 3414</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 24;       </div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;    } B;</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;} <a class="code" href="union__hw__enet__raem.html">hw_enet_raem_t</a>;</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define HW_ENET_RAEM_ADDR(x)     ((x) + 0x198U)</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define HW_ENET_RAEM(x)          (*(__IO hw_enet_raem_t *) HW_ENET_RAEM_ADDR(x))</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define HW_ENET_RAEM_RD(x)       (HW_ENET_RAEM(x).U)</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define HW_ENET_RAEM_WR(x, v)    (HW_ENET_RAEM(x).U = (v))</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define HW_ENET_RAEM_SET(x, v)   (HW_ENET_RAEM_WR(x, HW_ENET_RAEM_RD(x) |  (v)))</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define HW_ENET_RAEM_CLR(x, v)   (HW_ENET_RAEM_WR(x, HW_ENET_RAEM_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define HW_ENET_RAEM_TOG(x, v)   (HW_ENET_RAEM_WR(x, HW_ENET_RAEM_RD(x) ^  (v)))</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RAEM bitfields</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define BP_ENET_RAEM_RX_ALMOST_EMPTY (0U)  </span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define BM_ENET_RAEM_RX_ALMOST_EMPTY (0x000000FFU) </span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define BS_ENET_RAEM_RX_ALMOST_EMPTY (8U)  </span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define BR_ENET_RAEM_RX_ALMOST_EMPTY(x) (HW_ENET_RAEM(x).B.RX_ALMOST_EMPTY)</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define BF_ENET_RAEM_RX_ALMOST_EMPTY(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RAEM_RX_ALMOST_EMPTY) &amp; BM_ENET_RAEM_RX_ALMOST_EMPTY)</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#define BW_ENET_RAEM_RX_ALMOST_EMPTY(x, v) (HW_ENET_RAEM_WR(x, (HW_ENET_RAEM_RD(x) &amp; ~BM_ENET_RAEM_RX_ALMOST_EMPTY) | BF_ENET_RAEM_RX_ALMOST_EMPTY(v)))</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="comment"> * HW_ENET_RAFL - Receive FIFO Almost Full Threshold</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;</div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="union__hw__enet__rafl.html"> 3470</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rafl.html">_hw_enet_rafl</a></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;{</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;    uint32_t U;</div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="struct__hw__enet__rafl_1_1__hw__enet__rafl__bitfields.html"> 3473</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rafl_1_1__hw__enet__rafl__bitfields.html">_hw_enet_rafl_bitfields</a></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;    {</div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="struct__hw__enet__rafl_1_1__hw__enet__rafl__bitfields.html#af8592f503aa95f030fa115c5c2a5fdb1"> 3475</a></span>&#160;        uint32_t RX_ALMOST_FULL : 8;   </div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="struct__hw__enet__rafl_1_1__hw__enet__rafl__bitfields.html#ade20965a9f68ca8198153b029f42fd23"> 3477</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 24;       </div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;    } B;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;} <a class="code" href="union__hw__enet__rafl.html">hw_enet_rafl_t</a>;</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define HW_ENET_RAFL_ADDR(x)     ((x) + 0x19CU)</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define HW_ENET_RAFL(x)          (*(__IO hw_enet_rafl_t *) HW_ENET_RAFL_ADDR(x))</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">#define HW_ENET_RAFL_RD(x)       (HW_ENET_RAFL(x).U)</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define HW_ENET_RAFL_WR(x, v)    (HW_ENET_RAFL(x).U = (v))</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define HW_ENET_RAFL_SET(x, v)   (HW_ENET_RAFL_WR(x, HW_ENET_RAFL_RD(x) |  (v)))</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define HW_ENET_RAFL_CLR(x, v)   (HW_ENET_RAFL_WR(x, HW_ENET_RAFL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define HW_ENET_RAFL_TOG(x, v)   (HW_ENET_RAFL_WR(x, HW_ENET_RAFL_RD(x) ^  (v)))</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RAFL bitfields</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define BP_ENET_RAFL_RX_ALMOST_FULL (0U)   </span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define BM_ENET_RAFL_RX_ALMOST_FULL (0x000000FFU) </span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define BS_ENET_RAFL_RX_ALMOST_FULL (8U)   </span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define BR_ENET_RAFL_RX_ALMOST_FULL(x) (HW_ENET_RAFL(x).B.RX_ALMOST_FULL)</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define BF_ENET_RAFL_RX_ALMOST_FULL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RAFL_RX_ALMOST_FULL) &amp; BM_ENET_RAFL_RX_ALMOST_FULL)</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define BW_ENET_RAFL_RX_ALMOST_FULL(x, v) (HW_ENET_RAFL_WR(x, (HW_ENET_RAFL_RD(x) &amp; ~BM_ENET_RAFL_RX_ALMOST_FULL) | BF_ENET_RAFL_RX_ALMOST_FULL(v)))</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment"> * HW_ENET_TSEM - Transmit FIFO Section Empty Threshold</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;</div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="union__hw__enet__tsem.html"> 3533</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__tsem.html">_hw_enet_tsem</a></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;{</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;    uint32_t U;</div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="struct__hw__enet__tsem_1_1__hw__enet__tsem__bitfields.html"> 3536</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__tsem_1_1__hw__enet__tsem__bitfields.html">_hw_enet_tsem_bitfields</a></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;    {</div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="struct__hw__enet__tsem_1_1__hw__enet__tsem__bitfields.html#adb203a6b2440eb23997160f9b011643e"> 3538</a></span>&#160;        uint32_t TX_SECTION_EMPTY : 8; </div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="struct__hw__enet__tsem_1_1__hw__enet__tsem__bitfields.html#a315548b897c06f71c67d152768f9ad21"> 3540</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 24;       </div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;    } B;</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;} <a class="code" href="union__hw__enet__tsem.html">hw_enet_tsem_t</a>;</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define HW_ENET_TSEM_ADDR(x)     ((x) + 0x1A0U)</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define HW_ENET_TSEM(x)          (*(__IO hw_enet_tsem_t *) HW_ENET_TSEM_ADDR(x))</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define HW_ENET_TSEM_RD(x)       (HW_ENET_TSEM(x).U)</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define HW_ENET_TSEM_WR(x, v)    (HW_ENET_TSEM(x).U = (v))</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define HW_ENET_TSEM_SET(x, v)   (HW_ENET_TSEM_WR(x, HW_ENET_TSEM_RD(x) |  (v)))</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define HW_ENET_TSEM_CLR(x, v)   (HW_ENET_TSEM_WR(x, HW_ENET_TSEM_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define HW_ENET_TSEM_TOG(x, v)   (HW_ENET_TSEM_WR(x, HW_ENET_TSEM_RD(x) ^  (v)))</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TSEM bitfields</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define BP_ENET_TSEM_TX_SECTION_EMPTY (0U) </span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define BM_ENET_TSEM_TX_SECTION_EMPTY (0x000000FFU) </span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define BS_ENET_TSEM_TX_SECTION_EMPTY (8U) </span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define BR_ENET_TSEM_TX_SECTION_EMPTY(x) (HW_ENET_TSEM(x).B.TX_SECTION_EMPTY)</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define BF_ENET_TSEM_TX_SECTION_EMPTY(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TSEM_TX_SECTION_EMPTY) &amp; BM_ENET_TSEM_TX_SECTION_EMPTY)</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define BW_ENET_TSEM_TX_SECTION_EMPTY(x, v) (HW_ENET_TSEM_WR(x, (HW_ENET_TSEM_RD(x) &amp; ~BM_ENET_TSEM_TX_SECTION_EMPTY) | BF_ENET_TSEM_TX_SECTION_EMPTY(v)))</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment"> * HW_ENET_TAEM - Transmit FIFO Almost Empty Threshold</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;</div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="union__hw__enet__taem.html"> 3593</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__taem.html">_hw_enet_taem</a></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;{</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;    uint32_t U;</div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="struct__hw__enet__taem_1_1__hw__enet__taem__bitfields.html"> 3596</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__taem_1_1__hw__enet__taem__bitfields.html">_hw_enet_taem_bitfields</a></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;    {</div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="struct__hw__enet__taem_1_1__hw__enet__taem__bitfields.html#aba03483c4568a3d8bc68233c9a10f709"> 3598</a></span>&#160;        uint32_t TX_ALMOST_EMPTY : 8;  </div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="struct__hw__enet__taem_1_1__hw__enet__taem__bitfields.html#a537bdc290e26afa46ce914c33eab3e0e"> 3600</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 24;       </div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;    } B;</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;} <a class="code" href="union__hw__enet__taem.html">hw_enet_taem_t</a>;</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define HW_ENET_TAEM_ADDR(x)     ((x) + 0x1A4U)</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#define HW_ENET_TAEM(x)          (*(__IO hw_enet_taem_t *) HW_ENET_TAEM_ADDR(x))</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define HW_ENET_TAEM_RD(x)       (HW_ENET_TAEM(x).U)</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define HW_ENET_TAEM_WR(x, v)    (HW_ENET_TAEM(x).U = (v))</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define HW_ENET_TAEM_SET(x, v)   (HW_ENET_TAEM_WR(x, HW_ENET_TAEM_RD(x) |  (v)))</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#define HW_ENET_TAEM_CLR(x, v)   (HW_ENET_TAEM_WR(x, HW_ENET_TAEM_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define HW_ENET_TAEM_TOG(x, v)   (HW_ENET_TAEM_WR(x, HW_ENET_TAEM_RD(x) ^  (v)))</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TAEM bitfields</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define BP_ENET_TAEM_TX_ALMOST_EMPTY (0U)  </span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor">#define BM_ENET_TAEM_TX_ALMOST_EMPTY (0x000000FFU) </span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define BS_ENET_TAEM_TX_ALMOST_EMPTY (8U)  </span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define BR_ENET_TAEM_TX_ALMOST_EMPTY(x) (HW_ENET_TAEM(x).B.TX_ALMOST_EMPTY)</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define BF_ENET_TAEM_TX_ALMOST_EMPTY(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TAEM_TX_ALMOST_EMPTY) &amp; BM_ENET_TAEM_TX_ALMOST_EMPTY)</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define BW_ENET_TAEM_TX_ALMOST_EMPTY(x, v) (HW_ENET_TAEM_WR(x, (HW_ENET_TAEM_RD(x) &amp; ~BM_ENET_TAEM_TX_ALMOST_EMPTY) | BF_ENET_TAEM_TX_ALMOST_EMPTY(v)))</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment"> * HW_ENET_TAFL - Transmit FIFO Almost Full Threshold</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;</div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="union__hw__enet__tafl.html"> 3656</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__tafl.html">_hw_enet_tafl</a></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;{</div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;    uint32_t U;</div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="struct__hw__enet__tafl_1_1__hw__enet__tafl__bitfields.html"> 3659</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__tafl_1_1__hw__enet__tafl__bitfields.html">_hw_enet_tafl_bitfields</a></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;    {</div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="struct__hw__enet__tafl_1_1__hw__enet__tafl__bitfields.html#a88b8e157a76866a770ee9192aa10da69"> 3661</a></span>&#160;        uint32_t TX_ALMOST_FULL : 8;   </div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="struct__hw__enet__tafl_1_1__hw__enet__tafl__bitfields.html#a87b6125caadd4b580cd454d2f048955a"> 3663</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 24;       </div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;    } B;</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;} <a class="code" href="union__hw__enet__tafl.html">hw_enet_tafl_t</a>;</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define HW_ENET_TAFL_ADDR(x)     ((x) + 0x1A8U)</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define HW_ENET_TAFL(x)          (*(__IO hw_enet_tafl_t *) HW_ENET_TAFL_ADDR(x))</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define HW_ENET_TAFL_RD(x)       (HW_ENET_TAFL(x).U)</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define HW_ENET_TAFL_WR(x, v)    (HW_ENET_TAFL(x).U = (v))</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define HW_ENET_TAFL_SET(x, v)   (HW_ENET_TAFL_WR(x, HW_ENET_TAFL_RD(x) |  (v)))</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define HW_ENET_TAFL_CLR(x, v)   (HW_ENET_TAFL_WR(x, HW_ENET_TAFL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define HW_ENET_TAFL_TOG(x, v)   (HW_ENET_TAFL_WR(x, HW_ENET_TAFL_RD(x) ^  (v)))</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TAFL bitfields</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define BP_ENET_TAFL_TX_ALMOST_FULL (0U)   </span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define BM_ENET_TAFL_TX_ALMOST_FULL (0x000000FFU) </span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define BS_ENET_TAFL_TX_ALMOST_FULL (8U)   </span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define BR_ENET_TAFL_TX_ALMOST_FULL(x) (HW_ENET_TAFL(x).B.TX_ALMOST_FULL)</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define BF_ENET_TAFL_TX_ALMOST_FULL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TAFL_TX_ALMOST_FULL) &amp; BM_ENET_TAFL_TX_ALMOST_FULL)</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define BW_ENET_TAFL_TX_ALMOST_FULL(x, v) (HW_ENET_TAFL_WR(x, (HW_ENET_TAFL_RD(x) &amp; ~BM_ENET_TAFL_TX_ALMOST_FULL) | BF_ENET_TAFL_TX_ALMOST_FULL(v)))</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment"> * HW_ENET_TIPG - Transmit Inter-Packet Gap</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;</div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="union__hw__enet__tipg.html"> 3725</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__tipg.html">_hw_enet_tipg</a></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;{</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;    uint32_t U;</div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="struct__hw__enet__tipg_1_1__hw__enet__tipg__bitfields.html"> 3728</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__tipg_1_1__hw__enet__tipg__bitfields.html">_hw_enet_tipg_bitfields</a></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;    {</div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="struct__hw__enet__tipg_1_1__hw__enet__tipg__bitfields.html#a6939e848b7e5babf909d4f5af4f89a9f"> 3730</a></span>&#160;        uint32_t IPG : 5;              </div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="struct__hw__enet__tipg_1_1__hw__enet__tipg__bitfields.html#a635d255035875c80594b5ff39b56a705"> 3731</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 27;       </div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;    } B;</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;} <a class="code" href="union__hw__enet__tipg.html">hw_enet_tipg_t</a>;</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define HW_ENET_TIPG_ADDR(x)     ((x) + 0x1ACU)</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define HW_ENET_TIPG(x)          (*(__IO hw_enet_tipg_t *) HW_ENET_TIPG_ADDR(x))</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">#define HW_ENET_TIPG_RD(x)       (HW_ENET_TIPG(x).U)</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define HW_ENET_TIPG_WR(x, v)    (HW_ENET_TIPG(x).U = (v))</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define HW_ENET_TIPG_SET(x, v)   (HW_ENET_TIPG_WR(x, HW_ENET_TIPG_RD(x) |  (v)))</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define HW_ENET_TIPG_CLR(x, v)   (HW_ENET_TIPG_WR(x, HW_ENET_TIPG_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define HW_ENET_TIPG_TOG(x, v)   (HW_ENET_TIPG_WR(x, HW_ENET_TIPG_RD(x) ^  (v)))</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TIPG bitfields</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define BP_ENET_TIPG_IPG     (0U)          </span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#define BM_ENET_TIPG_IPG     (0x0000001FU) </span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define BS_ENET_TIPG_IPG     (5U)          </span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define BR_ENET_TIPG_IPG(x)  (HW_ENET_TIPG(x).B.IPG)</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;</div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define BF_ENET_TIPG_IPG(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TIPG_IPG) &amp; BM_ENET_TIPG_IPG)</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define BW_ENET_TIPG_IPG(x, v) (HW_ENET_TIPG_WR(x, (HW_ENET_TIPG_RD(x) &amp; ~BM_ENET_TIPG_IPG) | BF_ENET_TIPG_IPG(v)))</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="comment"> * HW_ENET_FTRL - Frame Truncation Length</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;</div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="union__hw__enet__ftrl.html"> 3784</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ftrl.html">_hw_enet_ftrl</a></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;{</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;    uint32_t U;</div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="struct__hw__enet__ftrl_1_1__hw__enet__ftrl__bitfields.html"> 3787</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ftrl_1_1__hw__enet__ftrl__bitfields.html">_hw_enet_ftrl_bitfields</a></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;    {</div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="struct__hw__enet__ftrl_1_1__hw__enet__ftrl__bitfields.html#a737dad9336e925869ad355445db6c908"> 3789</a></span>&#160;        uint32_t TRUNC_FL : 14;        </div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="struct__hw__enet__ftrl_1_1__hw__enet__ftrl__bitfields.html#a5fc9b137c9de766bb05d3bee8c998ee5"> 3790</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 18;       </div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;    } B;</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;} <a class="code" href="union__hw__enet__ftrl.html">hw_enet_ftrl_t</a>;</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define HW_ENET_FTRL_ADDR(x)     ((x) + 0x1B0U)</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define HW_ENET_FTRL(x)          (*(__IO hw_enet_ftrl_t *) HW_ENET_FTRL_ADDR(x))</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define HW_ENET_FTRL_RD(x)       (HW_ENET_FTRL(x).U)</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define HW_ENET_FTRL_WR(x, v)    (HW_ENET_FTRL(x).U = (v))</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#define HW_ENET_FTRL_SET(x, v)   (HW_ENET_FTRL_WR(x, HW_ENET_FTRL_RD(x) |  (v)))</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define HW_ENET_FTRL_CLR(x, v)   (HW_ENET_FTRL_WR(x, HW_ENET_FTRL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define HW_ENET_FTRL_TOG(x, v)   (HW_ENET_FTRL_WR(x, HW_ENET_FTRL_RD(x) ^  (v)))</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_FTRL bitfields</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;</div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define BP_ENET_FTRL_TRUNC_FL (0U)         </span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define BM_ENET_FTRL_TRUNC_FL (0x00003FFFU) </span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define BS_ENET_FTRL_TRUNC_FL (14U)        </span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor">#define BR_ENET_FTRL_TRUNC_FL(x) (HW_ENET_FTRL(x).B.TRUNC_FL)</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor">#define BF_ENET_FTRL_TRUNC_FL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_FTRL_TRUNC_FL) &amp; BM_ENET_FTRL_TRUNC_FL)</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define BW_ENET_FTRL_TRUNC_FL(x, v) (HW_ENET_FTRL_WR(x, (HW_ENET_FTRL_RD(x) &amp; ~BM_ENET_FTRL_TRUNC_FL) | BF_ENET_FTRL_TRUNC_FL(v)))</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment"> * HW_ENET_TACC - Transmit Accelerator Function Configuration</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;</div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="union__hw__enet__tacc.html"> 3849</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__tacc.html">_hw_enet_tacc</a></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;{</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;    uint32_t U;</div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields.html"> 3852</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields.html">_hw_enet_tacc_bitfields</a></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;    {</div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields.html#a6a0ad30acabb718aa80590569abadf43"> 3854</a></span>&#160;        uint32_t SHIFT16 : 1;          </div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields.html#ab4b32d55af02048a4181dee6fad2ac19"> 3855</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 2;        </div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields.html#a238df5e413359ba0993ea3355bb58554"> 3856</a></span>&#160;        uint32_t IPCHK : 1;            </div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields.html#a84305c6ddbfb4cab3514a15d0c7c13b2"> 3857</a></span>&#160;        uint32_t PROCHK : 1;           </div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields.html#a853ade2d9524a2e2818c54a45896771a"> 3858</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 27;       </div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;    } B;</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;} <a class="code" href="union__hw__enet__tacc.html">hw_enet_tacc_t</a>;</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define HW_ENET_TACC_ADDR(x)     ((x) + 0x1C0U)</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor">#define HW_ENET_TACC(x)          (*(__IO hw_enet_tacc_t *) HW_ENET_TACC_ADDR(x))</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#define HW_ENET_TACC_RD(x)       (HW_ENET_TACC(x).U)</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define HW_ENET_TACC_WR(x, v)    (HW_ENET_TACC(x).U = (v))</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor">#define HW_ENET_TACC_SET(x, v)   (HW_ENET_TACC_WR(x, HW_ENET_TACC_RD(x) |  (v)))</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#define HW_ENET_TACC_CLR(x, v)   (HW_ENET_TACC_WR(x, HW_ENET_TACC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define HW_ENET_TACC_TOG(x, v)   (HW_ENET_TACC_WR(x, HW_ENET_TACC_RD(x) ^  (v)))</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TACC bitfields</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define BP_ENET_TACC_SHIFT16 (0U)          </span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define BM_ENET_TACC_SHIFT16 (0x00000001U) </span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define BS_ENET_TACC_SHIFT16 (1U)          </span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor">#define BR_ENET_TACC_SHIFT16(x) (BITBAND_ACCESS32(HW_ENET_TACC_ADDR(x), BP_ENET_TACC_SHIFT16))</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">#define BF_ENET_TACC_SHIFT16(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TACC_SHIFT16) &amp; BM_ENET_TACC_SHIFT16)</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;</div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#define BW_ENET_TACC_SHIFT16(x, v) (BITBAND_ACCESS32(HW_ENET_TACC_ADDR(x), BP_ENET_TACC_SHIFT16) = (v))</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define BP_ENET_TACC_IPCHK   (3U)          </span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define BM_ENET_TACC_IPCHK   (0x00000008U) </span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define BS_ENET_TACC_IPCHK   (1U)          </span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define BR_ENET_TACC_IPCHK(x) (BITBAND_ACCESS32(HW_ENET_TACC_ADDR(x), BP_ENET_TACC_IPCHK))</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define BF_ENET_TACC_IPCHK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TACC_IPCHK) &amp; BM_ENET_TACC_IPCHK)</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define BW_ENET_TACC_IPCHK(x, v) (BITBAND_ACCESS32(HW_ENET_TACC_ADDR(x), BP_ENET_TACC_IPCHK) = (v))</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define BP_ENET_TACC_PROCHK  (4U)          </span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define BM_ENET_TACC_PROCHK  (0x00000010U) </span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">#define BS_ENET_TACC_PROCHK  (1U)          </span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define BR_ENET_TACC_PROCHK(x) (BITBAND_ACCESS32(HW_ENET_TACC_ADDR(x), BP_ENET_TACC_PROCHK))</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define BF_ENET_TACC_PROCHK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TACC_PROCHK) &amp; BM_ENET_TACC_PROCHK)</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define BW_ENET_TACC_PROCHK(x, v) (BITBAND_ACCESS32(HW_ENET_TACC_ADDR(x), BP_ENET_TACC_PROCHK) = (v))</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;</div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="comment"> * HW_ENET_RACC - Receive Accelerator Function Configuration</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;</div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="union__hw__enet__racc.html"> 3967</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__racc.html">_hw_enet_racc</a></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;{</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;    uint32_t U;</div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields.html"> 3970</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields.html">_hw_enet_racc_bitfields</a></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;    {</div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields.html#a5488d2a234f59a4c81dc91e627e033f2"> 3972</a></span>&#160;        uint32_t PADREM : 1;           </div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields.html#a7f08e0e9de2c068d044a901d396303d4"> 3974</a></span>&#160;        uint32_t IPDIS : 1;            </div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields.html#a0a340102ef13d4deb3308cc862284d66"> 3976</a></span>&#160;        uint32_t PRODIS : 1;           </div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields.html#a8d0ead8ccf858d1e1bed8a86b561f8d5"> 3978</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 3;        </div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields.html#a4b32b136f6c1b0a8917685db71e9c445"> 3979</a></span>&#160;        uint32_t LINEDIS : 1;          </div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields.html#af64b439b5aa8010e18d6db3c5e0676bd"> 3981</a></span>&#160;        uint32_t SHIFT16 : 1;          </div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields.html#a262db9e9b9b2d38ac17ebeea43fbdf1a"> 3982</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 24;       </div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;    } B;</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;} <a class="code" href="union__hw__enet__racc.html">hw_enet_racc_t</a>;</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;</div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">#define HW_ENET_RACC_ADDR(x)     ((x) + 0x1C4U)</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define HW_ENET_RACC(x)          (*(__IO hw_enet_racc_t *) HW_ENET_RACC_ADDR(x))</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#define HW_ENET_RACC_RD(x)       (HW_ENET_RACC(x).U)</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define HW_ENET_RACC_WR(x, v)    (HW_ENET_RACC(x).U = (v))</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor">#define HW_ENET_RACC_SET(x, v)   (HW_ENET_RACC_WR(x, HW_ENET_RACC_RD(x) |  (v)))</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor">#define HW_ENET_RACC_CLR(x, v)   (HW_ENET_RACC_WR(x, HW_ENET_RACC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define HW_ENET_RACC_TOG(x, v)   (HW_ENET_RACC_WR(x, HW_ENET_RACC_RD(x) ^  (v)))</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RACC bitfields</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">#define BP_ENET_RACC_PADREM  (0U)          </span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor">#define BM_ENET_RACC_PADREM  (0x00000001U) </span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#define BS_ENET_RACC_PADREM  (1U)          </span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define BR_ENET_RACC_PADREM(x) (BITBAND_ACCESS32(HW_ENET_RACC_ADDR(x), BP_ENET_RACC_PADREM))</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define BF_ENET_RACC_PADREM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RACC_PADREM) &amp; BM_ENET_RACC_PADREM)</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define BW_ENET_RACC_PADREM(x, v) (BITBAND_ACCESS32(HW_ENET_RACC_ADDR(x), BP_ENET_RACC_PADREM) = (v))</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define BP_ENET_RACC_IPDIS   (1U)          </span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define BM_ENET_RACC_IPDIS   (0x00000002U) </span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor">#define BS_ENET_RACC_IPDIS   (1U)          </span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define BR_ENET_RACC_IPDIS(x) (BITBAND_ACCESS32(HW_ENET_RACC_ADDR(x), BP_ENET_RACC_IPDIS))</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define BF_ENET_RACC_IPDIS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RACC_IPDIS) &amp; BM_ENET_RACC_IPDIS)</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define BW_ENET_RACC_IPDIS(x, v) (BITBAND_ACCESS32(HW_ENET_RACC_ADDR(x), BP_ENET_RACC_IPDIS) = (v))</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;</div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define BP_ENET_RACC_PRODIS  (2U)          </span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define BM_ENET_RACC_PRODIS  (0x00000004U) </span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#define BS_ENET_RACC_PRODIS  (1U)          </span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define BR_ENET_RACC_PRODIS(x) (BITBAND_ACCESS32(HW_ENET_RACC_ADDR(x), BP_ENET_RACC_PRODIS))</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#define BF_ENET_RACC_PRODIS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RACC_PRODIS) &amp; BM_ENET_RACC_PRODIS)</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define BW_ENET_RACC_PRODIS(x, v) (BITBAND_ACCESS32(HW_ENET_RACC_ADDR(x), BP_ENET_RACC_PRODIS) = (v))</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define BP_ENET_RACC_LINEDIS (6U)          </span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define BM_ENET_RACC_LINEDIS (0x00000040U) </span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define BS_ENET_RACC_LINEDIS (1U)          </span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define BR_ENET_RACC_LINEDIS(x) (BITBAND_ACCESS32(HW_ENET_RACC_ADDR(x), BP_ENET_RACC_LINEDIS))</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define BF_ENET_RACC_LINEDIS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RACC_LINEDIS) &amp; BM_ENET_RACC_LINEDIS)</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#define BW_ENET_RACC_LINEDIS(x, v) (BITBAND_ACCESS32(HW_ENET_RACC_ADDR(x), BP_ENET_RACC_LINEDIS) = (v))</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor">#define BP_ENET_RACC_SHIFT16 (7U)          </span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define BM_ENET_RACC_SHIFT16 (0x00000080U) </span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define BS_ENET_RACC_SHIFT16 (1U)          </span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">#define BR_ENET_RACC_SHIFT16(x) (BITBAND_ACCESS32(HW_ENET_RACC_ADDR(x), BP_ENET_RACC_SHIFT16))</span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define BF_ENET_RACC_SHIFT16(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_RACC_SHIFT16) &amp; BM_ENET_RACC_SHIFT16)</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;</div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define BW_ENET_RACC_SHIFT16(x, v) (BITBAND_ACCESS32(HW_ENET_RACC_ADDR(x), BP_ENET_RACC_SHIFT16) = (v))</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;</div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="comment"> * HW_ENET_RMON_T_PACKETS - Tx Packet Count Statistic Register</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;</div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__packets.html"> 4136</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__packets.html">_hw_enet_rmon_t_packets</a></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;{</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;    uint32_t U;</div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__packets_1_1__hw__enet__rmon__t__packets__bitfields.html"> 4139</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__packets_1_1__hw__enet__rmon__t__packets__bitfields.html">_hw_enet_rmon_t_packets_bitfields</a></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;    {</div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__packets_1_1__hw__enet__rmon__t__packets__bitfields.html#a1e69dc732f31649e12bdf59f76869c04"> 4141</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__packets_1_1__hw__enet__rmon__t__packets__bitfields.html#aa16f1744b51e79d97c6c10a4ecb4d00e"> 4142</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;    } B;</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__packets.html">hw_enet_rmon_t_packets_t</a>;</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_PACKETS_ADDR(x) ((x) + 0x204U)</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_PACKETS(x) (*(__I hw_enet_rmon_t_packets_t *) HW_ENET_RMON_T_PACKETS_ADDR(x))</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_PACKETS_RD(x) (HW_ENET_RMON_T_PACKETS(x).U)</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_PACKETS bitfields</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;</div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_PACKETS_TXPKTS (0U) </span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_PACKETS_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_PACKETS_TXPKTS (16U) </span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_PACKETS_TXPKTS(x) (HW_ENET_RMON_T_PACKETS(x).B.TXPKTS)</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="comment"> * HW_ENET_RMON_T_BC_PKT - Tx Broadcast Packets Statistic Register</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;</div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__bc__pkt.html"> 4183</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__bc__pkt.html">_hw_enet_rmon_t_bc_pkt</a></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;{</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;    uint32_t U;</div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__bc__pkt_1_1__hw__enet__rmon__t__bc__pkt__bitfields.html"> 4186</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__bc__pkt_1_1__hw__enet__rmon__t__bc__pkt__bitfields.html">_hw_enet_rmon_t_bc_pkt_bitfields</a></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;    {</div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__bc__pkt_1_1__hw__enet__rmon__t__bc__pkt__bitfields.html#af5b5c5e9e5cb081a92763230358b3939"> 4188</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__bc__pkt_1_1__hw__enet__rmon__t__bc__pkt__bitfields.html#a51e9e6076eac8fe6377a984f1374eb05"> 4189</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;    } B;</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__bc__pkt.html">hw_enet_rmon_t_bc_pkt_t</a>;</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_BC_PKT_ADDR(x) ((x) + 0x208U)</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_BC_PKT(x) (*(__I hw_enet_rmon_t_bc_pkt_t *) HW_ENET_RMON_T_BC_PKT_ADDR(x))</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_BC_PKT_RD(x) (HW_ENET_RMON_T_BC_PKT(x).U)</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;</div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_BC_PKT bitfields</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_BC_PKT_TXPKTS (0U)  </span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_BC_PKT_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_BC_PKT_TXPKTS (16U) </span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_BC_PKT_TXPKTS(x) (HW_ENET_RMON_T_BC_PKT(x).B.TXPKTS)</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;</div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="comment"> * HW_ENET_RMON_T_MC_PKT - Tx Multicast Packets Statistic Register</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;</div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__mc__pkt.html"> 4228</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__mc__pkt.html">_hw_enet_rmon_t_mc_pkt</a></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;{</div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;    uint32_t U;</div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__mc__pkt_1_1__hw__enet__rmon__t__mc__pkt__bitfields.html"> 4231</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__mc__pkt_1_1__hw__enet__rmon__t__mc__pkt__bitfields.html">_hw_enet_rmon_t_mc_pkt_bitfields</a></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;    {</div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__mc__pkt_1_1__hw__enet__rmon__t__mc__pkt__bitfields.html#a2374eca34eae47c58f825bd11d838bcc"> 4233</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__mc__pkt_1_1__hw__enet__rmon__t__mc__pkt__bitfields.html#a1784e4e5573c9db391e5231615519879"> 4234</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;    } B;</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__mc__pkt.html">hw_enet_rmon_t_mc_pkt_t</a>;</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;</div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_MC_PKT_ADDR(x) ((x) + 0x20CU)</span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;</div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_MC_PKT(x) (*(__I hw_enet_rmon_t_mc_pkt_t *) HW_ENET_RMON_T_MC_PKT_ADDR(x))</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_MC_PKT_RD(x) (HW_ENET_RMON_T_MC_PKT(x).U)</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;</div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_MC_PKT bitfields</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_MC_PKT_TXPKTS (0U)  </span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_MC_PKT_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_MC_PKT_TXPKTS (16U) </span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_MC_PKT_TXPKTS(x) (HW_ENET_RMON_T_MC_PKT(x).B.TXPKTS)</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="comment"> * HW_ENET_RMON_T_CRC_ALIGN - Tx Packets with CRC/Align Error Statistic Register</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;</div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__crc__align.html"> 4273</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__crc__align.html">_hw_enet_rmon_t_crc_align</a></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;{</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;    uint32_t U;</div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__crc__align_1_1__hw__enet__rmon__t__crc__align__bitfields.html"> 4276</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__crc__align_1_1__hw__enet__rmon__t__crc__align__bitfields.html">_hw_enet_rmon_t_crc_align_bitfields</a></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;    {</div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__crc__align_1_1__hw__enet__rmon__t__crc__align__bitfields.html#a3989ba6bbd3b611627ecf33fed89fb34"> 4278</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__crc__align_1_1__hw__enet__rmon__t__crc__align__bitfields.html#a48a86bf849b06a06b9b620dbc41bdf21"> 4279</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;    } B;</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__crc__align.html">hw_enet_rmon_t_crc_align_t</a>;</div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_CRC_ALIGN_ADDR(x) ((x) + 0x210U)</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_CRC_ALIGN(x) (*(__I hw_enet_rmon_t_crc_align_t *) HW_ENET_RMON_T_CRC_ALIGN_ADDR(x))</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_CRC_ALIGN_RD(x) (HW_ENET_RMON_T_CRC_ALIGN(x).U)</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_CRC_ALIGN bitfields</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_CRC_ALIGN_TXPKTS (0U) </span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_CRC_ALIGN_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_CRC_ALIGN_TXPKTS (16U) </span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_CRC_ALIGN_TXPKTS(x) (HW_ENET_RMON_T_CRC_ALIGN(x).B.TXPKTS)</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment"> * HW_ENET_RMON_T_UNDERSIZE - Tx Packets Less Than Bytes and Good CRC Statistic Register</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;</div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__undersize.html"> 4318</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__undersize.html">_hw_enet_rmon_t_undersize</a></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;{</div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;    uint32_t U;</div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__undersize_1_1__hw__enet__rmon__t__undersize__bitfields.html"> 4321</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__undersize_1_1__hw__enet__rmon__t__undersize__bitfields.html">_hw_enet_rmon_t_undersize_bitfields</a></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;    {</div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__undersize_1_1__hw__enet__rmon__t__undersize__bitfields.html#af2440e7c71aa60ef2cbceccf4024d108"> 4323</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__undersize_1_1__hw__enet__rmon__t__undersize__bitfields.html#aa3df1262eab42e6c264f0f7d98d9dc48"> 4324</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;    } B;</div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__undersize.html">hw_enet_rmon_t_undersize_t</a>;</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_UNDERSIZE_ADDR(x) ((x) + 0x214U)</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;</div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_UNDERSIZE(x) (*(__I hw_enet_rmon_t_undersize_t *) HW_ENET_RMON_T_UNDERSIZE_ADDR(x))</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_UNDERSIZE_RD(x) (HW_ENET_RMON_T_UNDERSIZE(x).U)</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;</div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_UNDERSIZE bitfields</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_UNDERSIZE_TXPKTS (0U) </span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_UNDERSIZE_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_UNDERSIZE_TXPKTS (16U) </span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_UNDERSIZE_TXPKTS(x) (HW_ENET_RMON_T_UNDERSIZE(x).B.TXPKTS)</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment"> * HW_ENET_RMON_T_OVERSIZE - Tx Packets GT MAX_FL bytes and Good CRC Statistic Register</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;</div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__oversize.html"> 4363</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__oversize.html">_hw_enet_rmon_t_oversize</a></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;{</div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;    uint32_t U;</div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__oversize_1_1__hw__enet__rmon__t__oversize__bitfields.html"> 4366</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__oversize_1_1__hw__enet__rmon__t__oversize__bitfields.html">_hw_enet_rmon_t_oversize_bitfields</a></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;    {</div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__oversize_1_1__hw__enet__rmon__t__oversize__bitfields.html#aef2c6dab8742c3ad438cc1cff0973243"> 4368</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__oversize_1_1__hw__enet__rmon__t__oversize__bitfields.html#a6488f38a02023a27cc8213e202ea3ccb"> 4369</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;    } B;</div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__oversize.html">hw_enet_rmon_t_oversize_t</a>;</div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_OVERSIZE_ADDR(x) ((x) + 0x218U)</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;</div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_OVERSIZE(x) (*(__I hw_enet_rmon_t_oversize_t *) HW_ENET_RMON_T_OVERSIZE_ADDR(x))</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_OVERSIZE_RD(x) (HW_ENET_RMON_T_OVERSIZE(x).U)</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;</div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_OVERSIZE bitfields</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;</div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_OVERSIZE_TXPKTS (0U) </span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_OVERSIZE_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_OVERSIZE_TXPKTS (16U) </span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_OVERSIZE_TXPKTS(x) (HW_ENET_RMON_T_OVERSIZE(x).B.TXPKTS)</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="comment"> * HW_ENET_RMON_T_FRAG - Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;</div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__frag.html"> 4410</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__frag.html">_hw_enet_rmon_t_frag</a></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;{</div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;    uint32_t U;</div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__frag_1_1__hw__enet__rmon__t__frag__bitfields.html"> 4413</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__frag_1_1__hw__enet__rmon__t__frag__bitfields.html">_hw_enet_rmon_t_frag_bitfields</a></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;    {</div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__frag_1_1__hw__enet__rmon__t__frag__bitfields.html#aa5399efae22951506e5fcdcbc06493ae"> 4415</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__frag_1_1__hw__enet__rmon__t__frag__bitfields.html#a8a014499f95112fe49e0794c2cba68cd"> 4416</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;    } B;</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__frag.html">hw_enet_rmon_t_frag_t</a>;</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_FRAG_ADDR(x) ((x) + 0x21CU)</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;</div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_FRAG(x)   (*(__I hw_enet_rmon_t_frag_t *) HW_ENET_RMON_T_FRAG_ADDR(x))</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_FRAG_RD(x) (HW_ENET_RMON_T_FRAG(x).U)</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;</div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_FRAG bitfields</span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;</div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_FRAG_TXPKTS (0U)    </span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_FRAG_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_FRAG_TXPKTS (16U)   </span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_FRAG_TXPKTS(x) (HW_ENET_RMON_T_FRAG(x).B.TXPKTS)</span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="comment"> * HW_ENET_RMON_T_JAB - Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;</div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__jab.html"> 4455</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__jab.html">_hw_enet_rmon_t_jab</a></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;{</div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;    uint32_t U;</div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__jab_1_1__hw__enet__rmon__t__jab__bitfields.html"> 4458</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__jab_1_1__hw__enet__rmon__t__jab__bitfields.html">_hw_enet_rmon_t_jab_bitfields</a></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;    {</div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__jab_1_1__hw__enet__rmon__t__jab__bitfields.html#af0d1765845ed2e1809605a658c47ac6a"> 4460</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__jab_1_1__hw__enet__rmon__t__jab__bitfields.html#abddc08ff60f632a171d9ac81bf6b8fd3"> 4461</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;    } B;</div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__jab.html">hw_enet_rmon_t_jab_t</a>;</div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;</div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_JAB_ADDR(x) ((x) + 0x220U)</span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;</div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_JAB(x)    (*(__I hw_enet_rmon_t_jab_t *) HW_ENET_RMON_T_JAB_ADDR(x))</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_JAB_RD(x) (HW_ENET_RMON_T_JAB(x).U)</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_JAB bitfields</span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_JAB_TXPKTS (0U)     </span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_JAB_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_JAB_TXPKTS (16U)    </span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_JAB_TXPKTS(x) (HW_ENET_RMON_T_JAB(x).B.TXPKTS)</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;</div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="comment"> * HW_ENET_RMON_T_COL - Tx Collision Count Statistic Register</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;</div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__col.html"> 4500</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__col.html">_hw_enet_rmon_t_col</a></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;{</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;    uint32_t U;</div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__col_1_1__hw__enet__rmon__t__col__bitfields.html"> 4503</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__col_1_1__hw__enet__rmon__t__col__bitfields.html">_hw_enet_rmon_t_col_bitfields</a></div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;    {</div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__col_1_1__hw__enet__rmon__t__col__bitfields.html#a14e0cda37477b6b4c2db5b4b66f10006"> 4505</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__col_1_1__hw__enet__rmon__t__col__bitfields.html#a64ece18f0d48f8ed732aa3166bd5d3d0"> 4506</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;    } B;</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__col.html">hw_enet_rmon_t_col_t</a>;</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_COL_ADDR(x) ((x) + 0x224U)</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;</div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_COL(x)    (*(__I hw_enet_rmon_t_col_t *) HW_ENET_RMON_T_COL_ADDR(x))</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_COL_RD(x) (HW_ENET_RMON_T_COL(x).U)</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;</div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_COL bitfields</span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;</div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_COL_TXPKTS (0U)     </span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_COL_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_COL_TXPKTS (16U)    </span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_COL_TXPKTS(x) (HW_ENET_RMON_T_COL(x).B.TXPKTS)</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;</div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="comment"> * HW_ENET_RMON_T_P64 - Tx 64-Byte Packets Statistic Register</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;</div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__p64.html"> 4547</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__p64.html">_hw_enet_rmon_t_p64</a></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;{</div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;    uint32_t U;</div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p64_1_1__hw__enet__rmon__t__p64__bitfields.html"> 4550</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__p64_1_1__hw__enet__rmon__t__p64__bitfields.html">_hw_enet_rmon_t_p64_bitfields</a></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;    {</div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p64_1_1__hw__enet__rmon__t__p64__bitfields.html#a1dc4e6c3f8733e41212be2d5a7313ef9"> 4552</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p64_1_1__hw__enet__rmon__t__p64__bitfields.html#a50221b5500dc8548bd1f673caa7d14ab"> 4553</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;    } B;</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__p64.html">hw_enet_rmon_t_p64_t</a>;</div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P64_ADDR(x) ((x) + 0x228U)</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;</div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P64(x)    (*(__I hw_enet_rmon_t_p64_t *) HW_ENET_RMON_T_P64_ADDR(x))</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P64_RD(x) (HW_ENET_RMON_T_P64(x).U)</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P64 bitfields</span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;</div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_P64_TXPKTS (0U)     </span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_P64_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_P64_TXPKTS (16U)    </span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_P64_TXPKTS(x) (HW_ENET_RMON_T_P64(x).B.TXPKTS)</span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;</div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment"> * HW_ENET_RMON_T_P65TO127 - Tx 65- to 127-byte Packets Statistic Register</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;</div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__p65to127.html"> 4592</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__p65to127.html">_hw_enet_rmon_t_p65to127</a></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;{</div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;    uint32_t U;</div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p65to127_1_1__hw__enet__rmon__t__p65to127__bitfields.html"> 4595</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__p65to127_1_1__hw__enet__rmon__t__p65to127__bitfields.html">_hw_enet_rmon_t_p65to127_bitfields</a></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;    {</div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p65to127_1_1__hw__enet__rmon__t__p65to127__bitfields.html#ab0e217276e2adb9fc6513d8eed17609d"> 4597</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p65to127_1_1__hw__enet__rmon__t__p65to127__bitfields.html#a7d258e4c742335b26a271acdf278ff54"> 4598</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;    } B;</div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__p65to127.html">hw_enet_rmon_t_p65to127_t</a>;</div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P65TO127_ADDR(x) ((x) + 0x22CU)</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;</div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P65TO127(x) (*(__I hw_enet_rmon_t_p65to127_t *) HW_ENET_RMON_T_P65TO127_ADDR(x))</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P65TO127_RD(x) (HW_ENET_RMON_T_P65TO127(x).U)</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P65TO127 bitfields</span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_P65TO127_TXPKTS (0U) </span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_P65TO127_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_P65TO127_TXPKTS (16U) </span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_P65TO127_TXPKTS(x) (HW_ENET_RMON_T_P65TO127(x).B.TXPKTS)</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;</div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="comment"> * HW_ENET_RMON_T_P128TO255 - Tx 128- to 255-byte Packets Statistic Register</span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;</div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__p128to255.html"> 4637</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__p128to255.html">_hw_enet_rmon_t_p128to255</a></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;{</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;    uint32_t U;</div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p128to255_1_1__hw__enet__rmon__t__p128to255__bitfields.html"> 4640</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__p128to255_1_1__hw__enet__rmon__t__p128to255__bitfields.html">_hw_enet_rmon_t_p128to255_bitfields</a></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;    {</div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p128to255_1_1__hw__enet__rmon__t__p128to255__bitfields.html#af7bbf9714368d81d1fcd754d5cf4918a"> 4642</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p128to255_1_1__hw__enet__rmon__t__p128to255__bitfields.html#a7ab1d072b0212f05425c622dc880b225"> 4643</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;    } B;</div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__p128to255.html">hw_enet_rmon_t_p128to255_t</a>;</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P128TO255_ADDR(x) ((x) + 0x230U)</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P128TO255(x) (*(__I hw_enet_rmon_t_p128to255_t *) HW_ENET_RMON_T_P128TO255_ADDR(x))</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P128TO255_RD(x) (HW_ENET_RMON_T_P128TO255(x).U)</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;</div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P128TO255 bitfields</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_P128TO255_TXPKTS (0U) </span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_P128TO255_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_P128TO255_TXPKTS (16U) </span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_P128TO255_TXPKTS(x) (HW_ENET_RMON_T_P128TO255(x).B.TXPKTS)</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="comment"> * HW_ENET_RMON_T_P256TO511 - Tx 256- to 511-byte Packets Statistic Register</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;</div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__p256to511.html"> 4682</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__p256to511.html">_hw_enet_rmon_t_p256to511</a></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;{</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;    uint32_t U;</div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p256to511_1_1__hw__enet__rmon__t__p256to511__bitfields.html"> 4685</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__p256to511_1_1__hw__enet__rmon__t__p256to511__bitfields.html">_hw_enet_rmon_t_p256to511_bitfields</a></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;    {</div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p256to511_1_1__hw__enet__rmon__t__p256to511__bitfields.html#ad674f4584805e429c5d9359c139ebf59"> 4687</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p256to511_1_1__hw__enet__rmon__t__p256to511__bitfields.html#af55c6612f1bfaedf15f45ddb3b535ed1"> 4688</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;    } B;</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__p256to511.html">hw_enet_rmon_t_p256to511_t</a>;</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;</div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P256TO511_ADDR(x) ((x) + 0x234U)</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;</div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P256TO511(x) (*(__I hw_enet_rmon_t_p256to511_t *) HW_ENET_RMON_T_P256TO511_ADDR(x))</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P256TO511_RD(x) (HW_ENET_RMON_T_P256TO511(x).U)</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P256TO511 bitfields</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;</div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_P256TO511_TXPKTS (0U) </span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_P256TO511_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_P256TO511_TXPKTS (16U) </span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_P256TO511_TXPKTS(x) (HW_ENET_RMON_T_P256TO511(x).B.TXPKTS)</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="comment"> * HW_ENET_RMON_T_P512TO1023 - Tx 512- to 1023-byte Packets Statistic Register</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;</div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__p512to1023.html"> 4729</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__p512to1023.html">_hw_enet_rmon_t_p512to1023</a></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;{</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;    uint32_t U;</div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p512to1023_1_1__hw__enet__rmon__t__p512to1023__bitfields.html"> 4732</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__p512to1023_1_1__hw__enet__rmon__t__p512to1023__bitfields.html">_hw_enet_rmon_t_p512to1023_bitfields</a></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;    {</div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p512to1023_1_1__hw__enet__rmon__t__p512to1023__bitfields.html#a93c410ba96bdfc84016265192ebee992"> 4734</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p512to1023_1_1__hw__enet__rmon__t__p512to1023__bitfields.html#ac2e43b871b85fc92da0f67cf3619f02a"> 4735</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;    } B;</div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__p512to1023.html">hw_enet_rmon_t_p512to1023_t</a>;</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P512TO1023_ADDR(x) ((x) + 0x238U)</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;</div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P512TO1023(x) (*(__I hw_enet_rmon_t_p512to1023_t *) HW_ENET_RMON_T_P512TO1023_ADDR(x))</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P512TO1023_RD(x) (HW_ENET_RMON_T_P512TO1023(x).U)</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;</div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P512TO1023 bitfields</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_P512TO1023_TXPKTS (0U) </span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_P512TO1023_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_P512TO1023_TXPKTS (16U) </span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_P512TO1023_TXPKTS(x) (HW_ENET_RMON_T_P512TO1023(x).B.TXPKTS)</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;</div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment"> * HW_ENET_RMON_T_P1024TO2047 - Tx 1024- to 2047-byte Packets Statistic Register</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;</div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__p1024to2047.html"> 4774</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__p1024to2047.html">_hw_enet_rmon_t_p1024to2047</a></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;{</div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;    uint32_t U;</div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p1024to2047_1_1__hw__enet__rmon__t__p1024to2047__bitfields.html"> 4777</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__p1024to2047_1_1__hw__enet__rmon__t__p1024to2047__bitfields.html">_hw_enet_rmon_t_p1024to2047_bitfields</a></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;    {</div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p1024to2047_1_1__hw__enet__rmon__t__p1024to2047__bitfields.html#a45c618b7a98ac0a6445c3e05b8ab9c0b"> 4779</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p1024to2047_1_1__hw__enet__rmon__t__p1024to2047__bitfields.html#aeb2a80c7a2f63b81e75942d205accd3d"> 4780</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;    } B;</div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__p1024to2047.html">hw_enet_rmon_t_p1024to2047_t</a>;</div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;</div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P1024TO2047_ADDR(x) ((x) + 0x23CU)</span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P1024TO2047(x) (*(__I hw_enet_rmon_t_p1024to2047_t *) HW_ENET_RMON_T_P1024TO2047_ADDR(x))</span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P1024TO2047_RD(x) (HW_ENET_RMON_T_P1024TO2047(x).U)</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P1024TO2047 bitfields</span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;</div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_P1024TO2047_TXPKTS (0U) </span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_P1024TO2047_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_P1024TO2047_TXPKTS (16U) </span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_P1024TO2047_TXPKTS(x) (HW_ENET_RMON_T_P1024TO2047(x).B.TXPKTS)</span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;</div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="comment"> * HW_ENET_RMON_T_P_GTE2048 - Tx Packets Greater Than 2048 Bytes Statistic Register</span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;</div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__p__gte2048.html"> 4819</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__p__gte2048.html">_hw_enet_rmon_t_p_gte2048</a></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;{</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;    uint32_t U;</div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p__gte2048_1_1__hw__enet__rmon__t__p__gte2048__bitfields.html"> 4822</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__p__gte2048_1_1__hw__enet__rmon__t__p__gte2048__bitfields.html">_hw_enet_rmon_t_p_gte2048_bitfields</a></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;    {</div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p__gte2048_1_1__hw__enet__rmon__t__p__gte2048__bitfields.html#af3cc186b1cc1f01b7d5b7b213f933338"> 4824</a></span>&#160;        uint32_t TXPKTS : 16;          </div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__p__gte2048_1_1__hw__enet__rmon__t__p__gte2048__bitfields.html#a0e72d8603488746f96b91d2fa08f3643"> 4825</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;    } B;</div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__p__gte2048.html">hw_enet_rmon_t_p_gte2048_t</a>;</div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;</div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P_GTE2048_ADDR(x) ((x) + 0x240U)</span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;</div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P_GTE2048(x) (*(__I hw_enet_rmon_t_p_gte2048_t *) HW_ENET_RMON_T_P_GTE2048_ADDR(x))</span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_P_GTE2048_RD(x) (HW_ENET_RMON_T_P_GTE2048(x).U)</span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;</div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_P_GTE2048 bitfields</span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;</div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_P_GTE2048_TXPKTS (0U) </span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_P_GTE2048_TXPKTS (0x0000FFFFU) </span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_P_GTE2048_TXPKTS (16U) </span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_P_GTE2048_TXPKTS(x) (HW_ENET_RMON_T_P_GTE2048(x).B.TXPKTS)</span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;</div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="comment"> * HW_ENET_RMON_T_OCTETS - Tx Octets Statistic Register</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;</div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__t__octets.html"> 4864</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__t__octets.html">_hw_enet_rmon_t_octets</a></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;{</div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;    uint32_t U;</div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__octets_1_1__hw__enet__rmon__t__octets__bitfields.html"> 4867</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__t__octets_1_1__hw__enet__rmon__t__octets__bitfields.html">_hw_enet_rmon_t_octets_bitfields</a></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;    {</div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__t__octets_1_1__hw__enet__rmon__t__octets__bitfields.html#af5d6a178921a19ea5e1c239eba272c62"> 4869</a></span>&#160;        uint32_t TXOCTS : 32;          </div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;    } B;</div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;} <a class="code" href="union__hw__enet__rmon__t__octets.html">hw_enet_rmon_t_octets_t</a>;</div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;</div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_OCTETS_ADDR(x) ((x) + 0x244U)</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;</div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_OCTETS(x) (*(__I hw_enet_rmon_t_octets_t *) HW_ENET_RMON_T_OCTETS_ADDR(x))</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_T_OCTETS_RD(x) (HW_ENET_RMON_T_OCTETS(x).U)</span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;</div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_T_OCTETS bitfields</span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;</div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_T_OCTETS_TXOCTS (0U)  </span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_T_OCTETS_TXOCTS (0xFFFFFFFFU) </span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_T_OCTETS_TXOCTS (32U) </span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_T_OCTETS_TXOCTS(x) (HW_ENET_RMON_T_OCTETS(x).U)</span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;</div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="comment"> * HW_ENET_IEEE_T_FRAME_OK - Frames Transmitted OK Statistic Register</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;</div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__t__frame__ok.html"> 4908</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__t__frame__ok.html">_hw_enet_ieee_t_frame_ok</a></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;{</div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;    uint32_t U;</div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__frame__ok_1_1__hw__enet__ieee__t__frame__ok__bitfields.html"> 4911</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__t__frame__ok_1_1__hw__enet__ieee__t__frame__ok__bitfields.html">_hw_enet_ieee_t_frame_ok_bitfields</a></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;    {</div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__frame__ok_1_1__hw__enet__ieee__t__frame__ok__bitfields.html#ac0eae4fbbd08f25cfaad682a4beb7c93"> 4913</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__frame__ok_1_1__hw__enet__ieee__t__frame__ok__bitfields.html#afe33d571d5a65711e3349b1f66cd3bec"> 4914</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;    } B;</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;} <a class="code" href="union__hw__enet__ieee__t__frame__ok.html">hw_enet_ieee_t_frame_ok_t</a>;</div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;</div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_FRAME_OK_ADDR(x) ((x) + 0x24CU)</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;</div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_FRAME_OK(x) (*(__I hw_enet_ieee_t_frame_ok_t *) HW_ENET_IEEE_T_FRAME_OK_ADDR(x))</span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_FRAME_OK_RD(x) (HW_ENET_IEEE_T_FRAME_OK(x).U)</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_FRAME_OK bitfields</span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;</div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_T_FRAME_OK_COUNT (0U) </span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_T_FRAME_OK_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_T_FRAME_OK_COUNT (16U) </span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_T_FRAME_OK_COUNT(x) (HW_ENET_IEEE_T_FRAME_OK(x).B.COUNT)</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;</div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="comment"> * HW_ENET_IEEE_T_1COL - Frames Transmitted with Single Collision Statistic Register</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;</div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__t__1col.html"> 4953</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__t__1col.html">_hw_enet_ieee_t_1col</a></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;{</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;    uint32_t U;</div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__1col_1_1__hw__enet__ieee__t__1col__bitfields.html"> 4956</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__t__1col_1_1__hw__enet__ieee__t__1col__bitfields.html">_hw_enet_ieee_t_1col_bitfields</a></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;    {</div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__1col_1_1__hw__enet__ieee__t__1col__bitfields.html#a60ee7623e72bc7cf2808e5ed0065818f"> 4958</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__1col_1_1__hw__enet__ieee__t__1col__bitfields.html#afd784988f8d8f7110832bc7c88f8c62e"> 4959</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;    } B;</div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;} <a class="code" href="union__hw__enet__ieee__t__1col.html">hw_enet_ieee_t_1col_t</a>;</div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;</div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_1COL_ADDR(x) ((x) + 0x250U)</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;</div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_1COL(x)   (*(__I hw_enet_ieee_t_1col_t *) HW_ENET_IEEE_T_1COL_ADDR(x))</span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_1COL_RD(x) (HW_ENET_IEEE_T_1COL(x).U)</span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;</div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_1COL bitfields</span></div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;</div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_T_1COL_COUNT (0U)     </span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_T_1COL_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_T_1COL_COUNT (16U)    </span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_T_1COL_COUNT(x) (HW_ENET_IEEE_T_1COL(x).B.COUNT)</span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;</div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="comment"> * HW_ENET_IEEE_T_MCOL - Frames Transmitted with Multiple Collisions Statistic Register</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;</div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__t__mcol.html"> 4998</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__t__mcol.html">_hw_enet_ieee_t_mcol</a></div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;{</div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;    uint32_t U;</div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__mcol_1_1__hw__enet__ieee__t__mcol__bitfields.html"> 5001</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__t__mcol_1_1__hw__enet__ieee__t__mcol__bitfields.html">_hw_enet_ieee_t_mcol_bitfields</a></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;    {</div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__mcol_1_1__hw__enet__ieee__t__mcol__bitfields.html#ab73b761dcd799d243b529ade5e89efbc"> 5003</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__mcol_1_1__hw__enet__ieee__t__mcol__bitfields.html#a7e8784b189030da1fae0f61d3cc8eb3b"> 5004</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;    } B;</div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;} <a class="code" href="union__hw__enet__ieee__t__mcol.html">hw_enet_ieee_t_mcol_t</a>;</div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;</div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_MCOL_ADDR(x) ((x) + 0x254U)</span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;</div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_MCOL(x)   (*(__I hw_enet_ieee_t_mcol_t *) HW_ENET_IEEE_T_MCOL_ADDR(x))</span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_MCOL_RD(x) (HW_ENET_IEEE_T_MCOL(x).U)</span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;</div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_MCOL bitfields</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_T_MCOL_COUNT (0U)     </span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_T_MCOL_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_T_MCOL_COUNT (16U)    </span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_T_MCOL_COUNT(x) (HW_ENET_IEEE_T_MCOL(x).B.COUNT)</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;</div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="comment"> * HW_ENET_IEEE_T_DEF - Frames Transmitted after Deferral Delay Statistic Register</span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;</div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__t__def.html"> 5043</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__t__def.html">_hw_enet_ieee_t_def</a></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;{</div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;    uint32_t U;</div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__def_1_1__hw__enet__ieee__t__def__bitfields.html"> 5046</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__t__def_1_1__hw__enet__ieee__t__def__bitfields.html">_hw_enet_ieee_t_def_bitfields</a></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;    {</div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__def_1_1__hw__enet__ieee__t__def__bitfields.html#a1a5436e3220d93c0977377314b7c7281"> 5048</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__def_1_1__hw__enet__ieee__t__def__bitfields.html#a01a54ef63320132146e4db6982091ed0"> 5049</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;    } B;</div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;} <a class="code" href="union__hw__enet__ieee__t__def.html">hw_enet_ieee_t_def_t</a>;</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;</div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_DEF_ADDR(x) ((x) + 0x258U)</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;</div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_DEF(x)    (*(__I hw_enet_ieee_t_def_t *) HW_ENET_IEEE_T_DEF_ADDR(x))</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_DEF_RD(x) (HW_ENET_IEEE_T_DEF(x).U)</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;</div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_DEF bitfields</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;</div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_T_DEF_COUNT (0U)      </span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_T_DEF_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_T_DEF_COUNT (16U)     </span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_T_DEF_COUNT(x) (HW_ENET_IEEE_T_DEF(x).B.COUNT)</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;</div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="comment"> * HW_ENET_IEEE_T_LCOL - Frames Transmitted with Late Collision Statistic Register</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;</div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__t__lcol.html"> 5088</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__t__lcol.html">_hw_enet_ieee_t_lcol</a></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;{</div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;    uint32_t U;</div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__lcol_1_1__hw__enet__ieee__t__lcol__bitfields.html"> 5091</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__t__lcol_1_1__hw__enet__ieee__t__lcol__bitfields.html">_hw_enet_ieee_t_lcol_bitfields</a></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;    {</div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__lcol_1_1__hw__enet__ieee__t__lcol__bitfields.html#ac36b1e266c17715ddba8a6846dc4bed1"> 5093</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__lcol_1_1__hw__enet__ieee__t__lcol__bitfields.html#a41528206b55dcbfabf1009ecdb2f1380"> 5094</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;    } B;</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;} <a class="code" href="union__hw__enet__ieee__t__lcol.html">hw_enet_ieee_t_lcol_t</a>;</div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;</div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_LCOL_ADDR(x) ((x) + 0x25CU)</span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;</div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_LCOL(x)   (*(__I hw_enet_ieee_t_lcol_t *) HW_ENET_IEEE_T_LCOL_ADDR(x))</span></div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_LCOL_RD(x) (HW_ENET_IEEE_T_LCOL(x).U)</span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;</div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_LCOL bitfields</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;</div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_T_LCOL_COUNT (0U)     </span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_T_LCOL_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_T_LCOL_COUNT (16U)    </span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_T_LCOL_COUNT(x) (HW_ENET_IEEE_T_LCOL(x).B.COUNT)</span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;</div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="comment"> * HW_ENET_IEEE_T_EXCOL - Frames Transmitted with Excessive Collisions Statistic Register</span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;</div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__t__excol.html"> 5133</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__t__excol.html">_hw_enet_ieee_t_excol</a></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;{</div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;    uint32_t U;</div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__excol_1_1__hw__enet__ieee__t__excol__bitfields.html"> 5136</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__t__excol_1_1__hw__enet__ieee__t__excol__bitfields.html">_hw_enet_ieee_t_excol_bitfields</a></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;    {</div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__excol_1_1__hw__enet__ieee__t__excol__bitfields.html#a4bdeb05c33b9209d36a4e643b5fc9ff1"> 5138</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__excol_1_1__hw__enet__ieee__t__excol__bitfields.html#aa306227d7a2c045ee22300d61a50d27e"> 5139</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;    } B;</div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;} <a class="code" href="union__hw__enet__ieee__t__excol.html">hw_enet_ieee_t_excol_t</a>;</div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;</div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_EXCOL_ADDR(x) ((x) + 0x260U)</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;</div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_EXCOL(x)  (*(__I hw_enet_ieee_t_excol_t *) HW_ENET_IEEE_T_EXCOL_ADDR(x))</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_EXCOL_RD(x) (HW_ENET_IEEE_T_EXCOL(x).U)</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;</div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_EXCOL bitfields</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;</div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_T_EXCOL_COUNT (0U)    </span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_T_EXCOL_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_T_EXCOL_COUNT (16U)   </span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_T_EXCOL_COUNT(x) (HW_ENET_IEEE_T_EXCOL(x).B.COUNT)</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;</div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="comment"> * HW_ENET_IEEE_T_MACERR - Frames Transmitted with Tx FIFO Underrun Statistic Register</span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;</div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__t__macerr.html"> 5178</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__t__macerr.html">_hw_enet_ieee_t_macerr</a></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;{</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;    uint32_t U;</div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__macerr_1_1__hw__enet__ieee__t__macerr__bitfields.html"> 5181</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__t__macerr_1_1__hw__enet__ieee__t__macerr__bitfields.html">_hw_enet_ieee_t_macerr_bitfields</a></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;    {</div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__macerr_1_1__hw__enet__ieee__t__macerr__bitfields.html#a93ca41452b10bb6f5e8531cd8fe35efa"> 5183</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__macerr_1_1__hw__enet__ieee__t__macerr__bitfields.html#aec13729f7cbf3cb4e7cd393459495a7a"> 5184</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;    } B;</div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;} <a class="code" href="union__hw__enet__ieee__t__macerr.html">hw_enet_ieee_t_macerr_t</a>;</div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;</div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_MACERR_ADDR(x) ((x) + 0x264U)</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;</div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_MACERR(x) (*(__I hw_enet_ieee_t_macerr_t *) HW_ENET_IEEE_T_MACERR_ADDR(x))</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_MACERR_RD(x) (HW_ENET_IEEE_T_MACERR(x).U)</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;</div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_MACERR bitfields</span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;</div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_T_MACERR_COUNT (0U)   </span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_T_MACERR_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_T_MACERR_COUNT (16U)  </span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_T_MACERR_COUNT(x) (HW_ENET_IEEE_T_MACERR(x).B.COUNT)</span></div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;</div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="comment"> * HW_ENET_IEEE_T_CSERR - Frames Transmitted with Carrier Sense Error Statistic Register</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;</div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__t__cserr.html"> 5223</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__t__cserr.html">_hw_enet_ieee_t_cserr</a></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;{</div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;    uint32_t U;</div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__cserr_1_1__hw__enet__ieee__t__cserr__bitfields.html"> 5226</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__t__cserr_1_1__hw__enet__ieee__t__cserr__bitfields.html">_hw_enet_ieee_t_cserr_bitfields</a></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;    {</div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__cserr_1_1__hw__enet__ieee__t__cserr__bitfields.html#acb5ed55f12a1524f701978cb17723c10"> 5228</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__cserr_1_1__hw__enet__ieee__t__cserr__bitfields.html#a71011f563ec1bb4ca606e5c7cc885676"> 5229</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;    } B;</div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;} <a class="code" href="union__hw__enet__ieee__t__cserr.html">hw_enet_ieee_t_cserr_t</a>;</div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;</div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_CSERR_ADDR(x) ((x) + 0x268U)</span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;</div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_CSERR(x)  (*(__I hw_enet_ieee_t_cserr_t *) HW_ENET_IEEE_T_CSERR_ADDR(x))</span></div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_CSERR_RD(x) (HW_ENET_IEEE_T_CSERR(x).U)</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;</div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_CSERR bitfields</span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;</div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_T_CSERR_COUNT (0U)    </span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_T_CSERR_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_T_CSERR_COUNT (16U)   </span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_T_CSERR_COUNT(x) (HW_ENET_IEEE_T_CSERR(x).B.COUNT)</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;</div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="comment"> * HW_ENET_IEEE_T_FDXFC - Flow Control Pause Frames Transmitted Statistic Register</span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;</div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__t__fdxfc.html"> 5268</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__t__fdxfc.html">_hw_enet_ieee_t_fdxfc</a></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;{</div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;    uint32_t U;</div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__fdxfc_1_1__hw__enet__ieee__t__fdxfc__bitfields.html"> 5271</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__t__fdxfc_1_1__hw__enet__ieee__t__fdxfc__bitfields.html">_hw_enet_ieee_t_fdxfc_bitfields</a></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;    {</div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__fdxfc_1_1__hw__enet__ieee__t__fdxfc__bitfields.html#aefd1cbcd07ff1b19ddb1281a29639993"> 5273</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__fdxfc_1_1__hw__enet__ieee__t__fdxfc__bitfields.html#a5708f7700e9866ff4e7748ab8504dcf7"> 5274</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;    } B;</div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;} <a class="code" href="union__hw__enet__ieee__t__fdxfc.html">hw_enet_ieee_t_fdxfc_t</a>;</div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;</div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_FDXFC_ADDR(x) ((x) + 0x270U)</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_FDXFC(x)  (*(__I hw_enet_ieee_t_fdxfc_t *) HW_ENET_IEEE_T_FDXFC_ADDR(x))</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_FDXFC_RD(x) (HW_ENET_IEEE_T_FDXFC(x).U)</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;</div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_FDXFC bitfields</span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;</div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_T_FDXFC_COUNT (0U)    </span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_T_FDXFC_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_T_FDXFC_COUNT (16U)   </span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_T_FDXFC_COUNT(x) (HW_ENET_IEEE_T_FDXFC(x).B.COUNT)</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;</div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="comment"> * HW_ENET_IEEE_T_OCTETS_OK - Octet Count for Frames Transmitted w/o Error Statistic Register</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;</div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__t__octets__ok.html"> 5315</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__t__octets__ok.html">_hw_enet_ieee_t_octets_ok</a></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;{</div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;    uint32_t U;</div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__octets__ok_1_1__hw__enet__ieee__t__octets__ok__bitfields.html"> 5318</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__t__octets__ok_1_1__hw__enet__ieee__t__octets__ok__bitfields.html">_hw_enet_ieee_t_octets_ok_bitfields</a></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;    {</div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__t__octets__ok_1_1__hw__enet__ieee__t__octets__ok__bitfields.html#ad4189c62670f59e01715b05aaed61012"> 5320</a></span>&#160;        uint32_t COUNT : 32;           </div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;    } B;</div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;} <a class="code" href="union__hw__enet__ieee__t__octets__ok.html">hw_enet_ieee_t_octets_ok_t</a>;</div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;</div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_OCTETS_OK_ADDR(x) ((x) + 0x274U)</span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;</div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_OCTETS_OK(x) (*(__I hw_enet_ieee_t_octets_ok_t *) HW_ENET_IEEE_T_OCTETS_OK_ADDR(x))</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_T_OCTETS_OK_RD(x) (HW_ENET_IEEE_T_OCTETS_OK(x).U)</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;</div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_T_OCTETS_OK bitfields</span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;</div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_T_OCTETS_OK_COUNT (0U) </span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_T_OCTETS_OK_COUNT (0xFFFFFFFFU) </span></div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_T_OCTETS_OK_COUNT (32U) </span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_T_OCTETS_OK_COUNT(x) (HW_ENET_IEEE_T_OCTETS_OK(x).U)</span></div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;</div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="comment"> * HW_ENET_RMON_R_PACKETS - Rx Packet Count Statistic Register</span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;</div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__packets.html"> 5359</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__packets.html">_hw_enet_rmon_r_packets</a></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;{</div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;    uint32_t U;</div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__packets_1_1__hw__enet__rmon__r__packets__bitfields.html"> 5362</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__packets_1_1__hw__enet__rmon__r__packets__bitfields.html">_hw_enet_rmon_r_packets_bitfields</a></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;    {</div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__packets_1_1__hw__enet__rmon__r__packets__bitfields.html#a99983f8a295ece71faae0a6f553ffeae"> 5364</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__packets_1_1__hw__enet__rmon__r__packets__bitfields.html#a875f8c6beee32a86df8040c1336f3a3f"> 5365</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;    } B;</div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__packets.html">hw_enet_rmon_r_packets_t</a>;</div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;</div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_PACKETS_ADDR(x) ((x) + 0x284U)</span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;</div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_PACKETS(x) (*(__I hw_enet_rmon_r_packets_t *) HW_ENET_RMON_R_PACKETS_ADDR(x))</span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_PACKETS_RD(x) (HW_ENET_RMON_R_PACKETS(x).U)</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;</div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_PACKETS bitfields</span></div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;</div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_PACKETS_COUNT (0U)  </span></div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_PACKETS_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_PACKETS_COUNT (16U) </span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_PACKETS_COUNT(x) (HW_ENET_RMON_R_PACKETS(x).B.COUNT)</span></div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;</div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="comment"> * HW_ENET_RMON_R_BC_PKT - Rx Broadcast Packets Statistic Register</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;</div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__bc__pkt.html"> 5404</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__bc__pkt.html">_hw_enet_rmon_r_bc_pkt</a></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;{</div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;    uint32_t U;</div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__bc__pkt_1_1__hw__enet__rmon__r__bc__pkt__bitfields.html"> 5407</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__bc__pkt_1_1__hw__enet__rmon__r__bc__pkt__bitfields.html">_hw_enet_rmon_r_bc_pkt_bitfields</a></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;    {</div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__bc__pkt_1_1__hw__enet__rmon__r__bc__pkt__bitfields.html#a2761861dcf1a2735f587283ca8e44250"> 5409</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__bc__pkt_1_1__hw__enet__rmon__r__bc__pkt__bitfields.html#a7326caad136decaa115638aa87116183"> 5410</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;    } B;</div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__bc__pkt.html">hw_enet_rmon_r_bc_pkt_t</a>;</div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;</div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_BC_PKT_ADDR(x) ((x) + 0x288U)</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;</div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_BC_PKT(x) (*(__I hw_enet_rmon_r_bc_pkt_t *) HW_ENET_RMON_R_BC_PKT_ADDR(x))</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_BC_PKT_RD(x) (HW_ENET_RMON_R_BC_PKT(x).U)</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;</div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_BC_PKT bitfields</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;</div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_BC_PKT_COUNT (0U)   </span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_BC_PKT_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_BC_PKT_COUNT (16U)  </span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_BC_PKT_COUNT(x) (HW_ENET_RMON_R_BC_PKT(x).B.COUNT)</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;</div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment"> * HW_ENET_RMON_R_MC_PKT - Rx Multicast Packets Statistic Register</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;</div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__mc__pkt.html"> 5449</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__mc__pkt.html">_hw_enet_rmon_r_mc_pkt</a></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;{</div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;    uint32_t U;</div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__mc__pkt_1_1__hw__enet__rmon__r__mc__pkt__bitfields.html"> 5452</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__mc__pkt_1_1__hw__enet__rmon__r__mc__pkt__bitfields.html">_hw_enet_rmon_r_mc_pkt_bitfields</a></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;    {</div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__mc__pkt_1_1__hw__enet__rmon__r__mc__pkt__bitfields.html#a593737163ee6c0eb6ae7b74c2b7f8693"> 5454</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__mc__pkt_1_1__hw__enet__rmon__r__mc__pkt__bitfields.html#a01d4e85ed422d24284ad6dc2133d94bd"> 5455</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;    } B;</div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__mc__pkt.html">hw_enet_rmon_r_mc_pkt_t</a>;</div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;</div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_MC_PKT_ADDR(x) ((x) + 0x28CU)</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;</div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_MC_PKT(x) (*(__I hw_enet_rmon_r_mc_pkt_t *) HW_ENET_RMON_R_MC_PKT_ADDR(x))</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_MC_PKT_RD(x) (HW_ENET_RMON_R_MC_PKT(x).U)</span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;</div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_MC_PKT bitfields</span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;</div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_MC_PKT_COUNT (0U)   </span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_MC_PKT_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_MC_PKT_COUNT (16U)  </span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_MC_PKT_COUNT(x) (HW_ENET_RMON_R_MC_PKT(x).B.COUNT)</span></div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;</div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="comment"> * HW_ENET_RMON_R_CRC_ALIGN - Rx Packets with CRC/Align Error Statistic Register</span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;</div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__crc__align.html"> 5494</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__crc__align.html">_hw_enet_rmon_r_crc_align</a></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;{</div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;    uint32_t U;</div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__crc__align_1_1__hw__enet__rmon__r__crc__align__bitfields.html"> 5497</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__crc__align_1_1__hw__enet__rmon__r__crc__align__bitfields.html">_hw_enet_rmon_r_crc_align_bitfields</a></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;    {</div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__crc__align_1_1__hw__enet__rmon__r__crc__align__bitfields.html#a3a875120ccbbf565e0b6087a3a97ef5f"> 5499</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__crc__align_1_1__hw__enet__rmon__r__crc__align__bitfields.html#a85e9457e3d88323f752c8ec5fced64f9"> 5500</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;    } B;</div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__crc__align.html">hw_enet_rmon_r_crc_align_t</a>;</div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;</div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_CRC_ALIGN_ADDR(x) ((x) + 0x290U)</span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;</div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_CRC_ALIGN(x) (*(__I hw_enet_rmon_r_crc_align_t *) HW_ENET_RMON_R_CRC_ALIGN_ADDR(x))</span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_CRC_ALIGN_RD(x) (HW_ENET_RMON_R_CRC_ALIGN(x).U)</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;</div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_CRC_ALIGN bitfields</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;</div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_CRC_ALIGN_COUNT (0U) </span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_CRC_ALIGN_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_CRC_ALIGN_COUNT (16U) </span></div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_CRC_ALIGN_COUNT(x) (HW_ENET_RMON_R_CRC_ALIGN(x).B.COUNT)</span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;</div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="comment"> * HW_ENET_RMON_R_UNDERSIZE - Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;</div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__undersize.html"> 5539</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__undersize.html">_hw_enet_rmon_r_undersize</a></div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;{</div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;    uint32_t U;</div><div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__undersize_1_1__hw__enet__rmon__r__undersize__bitfields.html"> 5542</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__undersize_1_1__hw__enet__rmon__r__undersize__bitfields.html">_hw_enet_rmon_r_undersize_bitfields</a></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;    {</div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__undersize_1_1__hw__enet__rmon__r__undersize__bitfields.html#a751459854072c81ec701e51f67146bb9"> 5544</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__undersize_1_1__hw__enet__rmon__r__undersize__bitfields.html#ae2fe3a54ae1c453b536f3782a6a898db"> 5545</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;    } B;</div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__undersize.html">hw_enet_rmon_r_undersize_t</a>;</div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;</div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_UNDERSIZE_ADDR(x) ((x) + 0x294U)</span></div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;</div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_UNDERSIZE(x) (*(__I hw_enet_rmon_r_undersize_t *) HW_ENET_RMON_R_UNDERSIZE_ADDR(x))</span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_UNDERSIZE_RD(x) (HW_ENET_RMON_R_UNDERSIZE(x).U)</span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;</div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_UNDERSIZE bitfields</span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;</div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_UNDERSIZE_COUNT (0U) </span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_UNDERSIZE_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_UNDERSIZE_COUNT (16U) </span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_UNDERSIZE_COUNT(x) (HW_ENET_RMON_R_UNDERSIZE(x).B.COUNT)</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;</div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="comment"> * HW_ENET_RMON_R_OVERSIZE - Rx Packets Greater Than MAX_FL and Good CRC Statistic Register</span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;</div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__oversize.html"> 5584</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__oversize.html">_hw_enet_rmon_r_oversize</a></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;{</div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;    uint32_t U;</div><div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__oversize_1_1__hw__enet__rmon__r__oversize__bitfields.html"> 5587</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__oversize_1_1__hw__enet__rmon__r__oversize__bitfields.html">_hw_enet_rmon_r_oversize_bitfields</a></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;    {</div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__oversize_1_1__hw__enet__rmon__r__oversize__bitfields.html#a41f13c914ffedbb14805507508b30aca"> 5589</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__oversize_1_1__hw__enet__rmon__r__oversize__bitfields.html#a422cbef2757715bc92d70eeb3abb67cb"> 5590</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;    } B;</div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__oversize.html">hw_enet_rmon_r_oversize_t</a>;</div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;</div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_OVERSIZE_ADDR(x) ((x) + 0x298U)</span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;</div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_OVERSIZE(x) (*(__I hw_enet_rmon_r_oversize_t *) HW_ENET_RMON_R_OVERSIZE_ADDR(x))</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_OVERSIZE_RD(x) (HW_ENET_RMON_R_OVERSIZE(x).U)</span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;</div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_OVERSIZE bitfields</span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;</div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_OVERSIZE_COUNT (0U) </span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_OVERSIZE_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_OVERSIZE_COUNT (16U) </span></div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_OVERSIZE_COUNT(x) (HW_ENET_RMON_R_OVERSIZE(x).B.COUNT)</span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;</div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="comment"> * HW_ENET_RMON_R_FRAG - Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;</div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__frag.html"> 5629</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__frag.html">_hw_enet_rmon_r_frag</a></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;{</div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;    uint32_t U;</div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__frag_1_1__hw__enet__rmon__r__frag__bitfields.html"> 5632</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__frag_1_1__hw__enet__rmon__r__frag__bitfields.html">_hw_enet_rmon_r_frag_bitfields</a></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;    {</div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__frag_1_1__hw__enet__rmon__r__frag__bitfields.html#ac6b575177c35c8a0fd0f1bdb0a213126"> 5634</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__frag_1_1__hw__enet__rmon__r__frag__bitfields.html#a56e9fb1762ce352958fdc4fdeb4df10b"> 5635</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;    } B;</div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__frag.html">hw_enet_rmon_r_frag_t</a>;</div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;</div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_FRAG_ADDR(x) ((x) + 0x29CU)</span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;</div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_FRAG(x)   (*(__I hw_enet_rmon_r_frag_t *) HW_ENET_RMON_R_FRAG_ADDR(x))</span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_FRAG_RD(x) (HW_ENET_RMON_R_FRAG(x).U)</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;</div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_FRAG bitfields</span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;</div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_FRAG_COUNT (0U)     </span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_FRAG_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_FRAG_COUNT (16U)    </span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_FRAG_COUNT(x) (HW_ENET_RMON_R_FRAG(x).B.COUNT)</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;</div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="comment"> * HW_ENET_RMON_R_JAB - Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;</div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__jab.html"> 5674</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__jab.html">_hw_enet_rmon_r_jab</a></div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;{</div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;    uint32_t U;</div><div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__jab_1_1__hw__enet__rmon__r__jab__bitfields.html"> 5677</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__jab_1_1__hw__enet__rmon__r__jab__bitfields.html">_hw_enet_rmon_r_jab_bitfields</a></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;    {</div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__jab_1_1__hw__enet__rmon__r__jab__bitfields.html#a0cca01f83aa609f0690a4d11efe420fe"> 5679</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__jab_1_1__hw__enet__rmon__r__jab__bitfields.html#ae9f9081999a2c9be1174b2e24809b315"> 5680</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;    } B;</div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__jab.html">hw_enet_rmon_r_jab_t</a>;</div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;</div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_JAB_ADDR(x) ((x) + 0x2A0U)</span></div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;</div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_JAB(x)    (*(__I hw_enet_rmon_r_jab_t *) HW_ENET_RMON_R_JAB_ADDR(x))</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_JAB_RD(x) (HW_ENET_RMON_R_JAB(x).U)</span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;</div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_JAB bitfields</span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;</div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_JAB_COUNT (0U)      </span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_JAB_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_JAB_COUNT (16U)     </span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_JAB_COUNT(x) (HW_ENET_RMON_R_JAB(x).B.COUNT)</span></div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;</div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment"> * HW_ENET_RMON_R_P64 - Rx 64-Byte Packets Statistic Register</span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;</div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__p64.html"> 5719</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__p64.html">_hw_enet_rmon_r_p64</a></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;{</div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;    uint32_t U;</div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p64_1_1__hw__enet__rmon__r__p64__bitfields.html"> 5722</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__p64_1_1__hw__enet__rmon__r__p64__bitfields.html">_hw_enet_rmon_r_p64_bitfields</a></div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;    {</div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p64_1_1__hw__enet__rmon__r__p64__bitfields.html#a469dc284f5b3a4600c27833827bd8c06"> 5724</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p64_1_1__hw__enet__rmon__r__p64__bitfields.html#a3d5ab5ed267b972440b78b1c509665a0"> 5725</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;    } B;</div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__p64.html">hw_enet_rmon_r_p64_t</a>;</div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;</div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P64_ADDR(x) ((x) + 0x2A8U)</span></div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;</div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P64(x)    (*(__I hw_enet_rmon_r_p64_t *) HW_ENET_RMON_R_P64_ADDR(x))</span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P64_RD(x) (HW_ENET_RMON_R_P64(x).U)</span></div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;</div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P64 bitfields</span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;</div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_P64_COUNT (0U)      </span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_P64_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_P64_COUNT (16U)     </span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_P64_COUNT(x) (HW_ENET_RMON_R_P64(x).B.COUNT)</span></div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;</div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="comment"> * HW_ENET_RMON_R_P65TO127 - Rx 65- to 127-Byte Packets Statistic Register</span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;</div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__p65to127.html"> 5764</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__p65to127.html">_hw_enet_rmon_r_p65to127</a></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;{</div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;    uint32_t U;</div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p65to127_1_1__hw__enet__rmon__r__p65to127__bitfields.html"> 5767</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__p65to127_1_1__hw__enet__rmon__r__p65to127__bitfields.html">_hw_enet_rmon_r_p65to127_bitfields</a></div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;    {</div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p65to127_1_1__hw__enet__rmon__r__p65to127__bitfields.html#ab9c34d9e88d65344ad7b177787c446fd"> 5769</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p65to127_1_1__hw__enet__rmon__r__p65to127__bitfields.html#a92c70bbdba4bcf0bc809bd1a26ccd177"> 5770</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;    } B;</div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__p65to127.html">hw_enet_rmon_r_p65to127_t</a>;</div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;</div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P65TO127_ADDR(x) ((x) + 0x2ACU)</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;</div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P65TO127(x) (*(__I hw_enet_rmon_r_p65to127_t *) HW_ENET_RMON_R_P65TO127_ADDR(x))</span></div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P65TO127_RD(x) (HW_ENET_RMON_R_P65TO127(x).U)</span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;</div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P65TO127 bitfields</span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;</div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_P65TO127_COUNT (0U) </span></div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_P65TO127_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_P65TO127_COUNT (16U) </span></div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_P65TO127_COUNT(x) (HW_ENET_RMON_R_P65TO127(x).B.COUNT)</span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;</div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="comment"> * HW_ENET_RMON_R_P128TO255 - Rx 128- to 255-Byte Packets Statistic Register</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;</div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__p128to255.html"> 5809</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__p128to255.html">_hw_enet_rmon_r_p128to255</a></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;{</div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;    uint32_t U;</div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p128to255_1_1__hw__enet__rmon__r__p128to255__bitfields.html"> 5812</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__p128to255_1_1__hw__enet__rmon__r__p128to255__bitfields.html">_hw_enet_rmon_r_p128to255_bitfields</a></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;    {</div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p128to255_1_1__hw__enet__rmon__r__p128to255__bitfields.html#af3cc22b88abafadefec859c587a61730"> 5814</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p128to255_1_1__hw__enet__rmon__r__p128to255__bitfields.html#ad0b45b2278ff195acbb23c431d4ead53"> 5815</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;    } B;</div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__p128to255.html">hw_enet_rmon_r_p128to255_t</a>;</div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;</div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P128TO255_ADDR(x) ((x) + 0x2B0U)</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;</div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P128TO255(x) (*(__I hw_enet_rmon_r_p128to255_t *) HW_ENET_RMON_R_P128TO255_ADDR(x))</span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P128TO255_RD(x) (HW_ENET_RMON_R_P128TO255(x).U)</span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;</div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P128TO255 bitfields</span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;</div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_P128TO255_COUNT (0U) </span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_P128TO255_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_P128TO255_COUNT (16U) </span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_P128TO255_COUNT(x) (HW_ENET_RMON_R_P128TO255(x).B.COUNT)</span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;</div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="comment"> * HW_ENET_RMON_R_P256TO511 - Rx 256- to 511-Byte Packets Statistic Register</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;</div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__p256to511.html"> 5854</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__p256to511.html">_hw_enet_rmon_r_p256to511</a></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;{</div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;    uint32_t U;</div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p256to511_1_1__hw__enet__rmon__r__p256to511__bitfields.html"> 5857</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__p256to511_1_1__hw__enet__rmon__r__p256to511__bitfields.html">_hw_enet_rmon_r_p256to511_bitfields</a></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;    {</div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p256to511_1_1__hw__enet__rmon__r__p256to511__bitfields.html#a999d018aa6d172b440c11c26166748cf"> 5859</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p256to511_1_1__hw__enet__rmon__r__p256to511__bitfields.html#ab14bb2e7e94b45db27e1af1184994f64"> 5860</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;    } B;</div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__p256to511.html">hw_enet_rmon_r_p256to511_t</a>;</div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;</div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P256TO511_ADDR(x) ((x) + 0x2B4U)</span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;</div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P256TO511(x) (*(__I hw_enet_rmon_r_p256to511_t *) HW_ENET_RMON_R_P256TO511_ADDR(x))</span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P256TO511_RD(x) (HW_ENET_RMON_R_P256TO511(x).U)</span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;</div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P256TO511 bitfields</span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;</div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_P256TO511_COUNT (0U) </span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_P256TO511_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_P256TO511_COUNT (16U) </span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_P256TO511_COUNT(x) (HW_ENET_RMON_R_P256TO511(x).B.COUNT)</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;</div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="comment"> * HW_ENET_RMON_R_P512TO1023 - Rx 512- to 1023-Byte Packets Statistic Register</span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;</div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__p512to1023.html"> 5899</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__p512to1023.html">_hw_enet_rmon_r_p512to1023</a></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;{</div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;    uint32_t U;</div><div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p512to1023_1_1__hw__enet__rmon__r__p512to1023__bitfields.html"> 5902</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__p512to1023_1_1__hw__enet__rmon__r__p512to1023__bitfields.html">_hw_enet_rmon_r_p512to1023_bitfields</a></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;    {</div><div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p512to1023_1_1__hw__enet__rmon__r__p512to1023__bitfields.html#a95c08120f8bd2bdad4a78122275e61b5"> 5904</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p512to1023_1_1__hw__enet__rmon__r__p512to1023__bitfields.html#a9c9b5dd96f3eb5599ae352cc9f301512"> 5905</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;    } B;</div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__p512to1023.html">hw_enet_rmon_r_p512to1023_t</a>;</div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;</div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P512TO1023_ADDR(x) ((x) + 0x2B8U)</span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;</div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P512TO1023(x) (*(__I hw_enet_rmon_r_p512to1023_t *) HW_ENET_RMON_R_P512TO1023_ADDR(x))</span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P512TO1023_RD(x) (HW_ENET_RMON_R_P512TO1023(x).U)</span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;</div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P512TO1023 bitfields</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;</div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_P512TO1023_COUNT (0U) </span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_P512TO1023_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_P512TO1023_COUNT (16U) </span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_P512TO1023_COUNT(x) (HW_ENET_RMON_R_P512TO1023(x).B.COUNT)</span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;</div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="comment"> * HW_ENET_RMON_R_P1024TO2047 - Rx 1024- to 2047-Byte Packets Statistic Register</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;</div><div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__p1024to2047.html"> 5944</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__p1024to2047.html">_hw_enet_rmon_r_p1024to2047</a></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;{</div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;    uint32_t U;</div><div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p1024to2047_1_1__hw__enet__rmon__r__p1024to2047__bitfields.html"> 5947</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__p1024to2047_1_1__hw__enet__rmon__r__p1024to2047__bitfields.html">_hw_enet_rmon_r_p1024to2047_bitfields</a></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;    {</div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p1024to2047_1_1__hw__enet__rmon__r__p1024to2047__bitfields.html#ae14d849232f2a9f43dde84cafd67cee8"> 5949</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p1024to2047_1_1__hw__enet__rmon__r__p1024to2047__bitfields.html#a509db5e39f4fbc24043d56bde274072b"> 5950</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;    } B;</div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__p1024to2047.html">hw_enet_rmon_r_p1024to2047_t</a>;</div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;</div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P1024TO2047_ADDR(x) ((x) + 0x2BCU)</span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;</div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P1024TO2047(x) (*(__I hw_enet_rmon_r_p1024to2047_t *) HW_ENET_RMON_R_P1024TO2047_ADDR(x))</span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P1024TO2047_RD(x) (HW_ENET_RMON_R_P1024TO2047(x).U)</span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;</div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P1024TO2047 bitfields</span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;</div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_P1024TO2047_COUNT (0U) </span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_P1024TO2047_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_P1024TO2047_COUNT (16U) </span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_P1024TO2047_COUNT(x) (HW_ENET_RMON_R_P1024TO2047(x).B.COUNT)</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;</div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="comment"> * HW_ENET_RMON_R_P_GTE2048 - Rx Packets Greater than 2048 Bytes Statistic Register</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;</div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__p__gte2048.html"> 5989</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__p__gte2048.html">_hw_enet_rmon_r_p_gte2048</a></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;{</div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;    uint32_t U;</div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p__gte2048_1_1__hw__enet__rmon__r__p__gte2048__bitfields.html"> 5992</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__p__gte2048_1_1__hw__enet__rmon__r__p__gte2048__bitfields.html">_hw_enet_rmon_r_p_gte2048_bitfields</a></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;    {</div><div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p__gte2048_1_1__hw__enet__rmon__r__p__gte2048__bitfields.html#a5b61af25db1480d35f87bea72d5d43bb"> 5994</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__p__gte2048_1_1__hw__enet__rmon__r__p__gte2048__bitfields.html#acae60dd6ab1c9305d1f87dd221a476d9"> 5995</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;    } B;</div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__p__gte2048.html">hw_enet_rmon_r_p_gte2048_t</a>;</div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;</div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P_GTE2048_ADDR(x) ((x) + 0x2C0U)</span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;</div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P_GTE2048(x) (*(__I hw_enet_rmon_r_p_gte2048_t *) HW_ENET_RMON_R_P_GTE2048_ADDR(x))</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_P_GTE2048_RD(x) (HW_ENET_RMON_R_P_GTE2048(x).U)</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;</div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_P_GTE2048 bitfields</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;</div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_P_GTE2048_COUNT (0U) </span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_P_GTE2048_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_P_GTE2048_COUNT (16U) </span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_P_GTE2048_COUNT(x) (HW_ENET_RMON_R_P_GTE2048(x).B.COUNT)</span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;</div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="comment"> * HW_ENET_RMON_R_OCTETS - Rx Octets Statistic Register</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;</div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="union__hw__enet__rmon__r__octets.html"> 6034</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__rmon__r__octets.html">_hw_enet_rmon_r_octets</a></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;{</div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;    uint32_t U;</div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__octets_1_1__hw__enet__rmon__r__octets__bitfields.html"> 6037</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__rmon__r__octets_1_1__hw__enet__rmon__r__octets__bitfields.html">_hw_enet_rmon_r_octets_bitfields</a></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;    {</div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="struct__hw__enet__rmon__r__octets_1_1__hw__enet__rmon__r__octets__bitfields.html#af1274c56ddea9109e38d11aca49f61fc"> 6039</a></span>&#160;        uint32_t COUNT : 32;           </div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;    } B;</div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;} <a class="code" href="union__hw__enet__rmon__r__octets.html">hw_enet_rmon_r_octets_t</a>;</div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;</div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_OCTETS_ADDR(x) ((x) + 0x2C4U)</span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;</div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_OCTETS(x) (*(__I hw_enet_rmon_r_octets_t *) HW_ENET_RMON_R_OCTETS_ADDR(x))</span></div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define HW_ENET_RMON_R_OCTETS_RD(x) (HW_ENET_RMON_R_OCTETS(x).U)</span></div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;</div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_RMON_R_OCTETS bitfields</span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;</div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#define BP_ENET_RMON_R_OCTETS_COUNT (0U)   </span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define BM_ENET_RMON_R_OCTETS_COUNT (0xFFFFFFFFU) </span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor">#define BS_ENET_RMON_R_OCTETS_COUNT (32U)  </span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">#define BR_ENET_RMON_R_OCTETS_COUNT(x) (HW_ENET_RMON_R_OCTETS(x).U)</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;</div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="comment"> * HW_ENET_IEEE_R_DROP - Frames not Counted Correctly Statistic Register</span></div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;</div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__r__drop.html"> 6082</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__r__drop.html">_hw_enet_ieee_r_drop</a></div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;{</div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;    uint32_t U;</div><div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__drop_1_1__hw__enet__ieee__r__drop__bitfields.html"> 6085</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__r__drop_1_1__hw__enet__ieee__r__drop__bitfields.html">_hw_enet_ieee_r_drop_bitfields</a></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;    {</div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__drop_1_1__hw__enet__ieee__r__drop__bitfields.html#a4580fe7d9217f82aa64b958d7102dd4f"> 6087</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__drop_1_1__hw__enet__ieee__r__drop__bitfields.html#a9a987f8e1306b8edb8f240717b68bdf5"> 6088</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;    } B;</div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;} <a class="code" href="union__hw__enet__ieee__r__drop.html">hw_enet_ieee_r_drop_t</a>;</div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;</div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_DROP_ADDR(x) ((x) + 0x2C8U)</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;</div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_DROP(x)   (*(__I hw_enet_ieee_r_drop_t *) HW_ENET_IEEE_R_DROP_ADDR(x))</span></div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_DROP_RD(x) (HW_ENET_IEEE_R_DROP(x).U)</span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;</div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_DROP bitfields</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;</div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_R_DROP_COUNT (0U)     </span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_R_DROP_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_R_DROP_COUNT (16U)    </span></div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_R_DROP_COUNT(x) (HW_ENET_IEEE_R_DROP(x).B.COUNT)</span></div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;</div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="comment"> * HW_ENET_IEEE_R_FRAME_OK - Frames Received OK Statistic Register</span></div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;</div><div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__r__frame__ok.html"> 6127</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__r__frame__ok.html">_hw_enet_ieee_r_frame_ok</a></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;{</div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;    uint32_t U;</div><div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__frame__ok_1_1__hw__enet__ieee__r__frame__ok__bitfields.html"> 6130</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__r__frame__ok_1_1__hw__enet__ieee__r__frame__ok__bitfields.html">_hw_enet_ieee_r_frame_ok_bitfields</a></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;    {</div><div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__frame__ok_1_1__hw__enet__ieee__r__frame__ok__bitfields.html#a4793c31c95d197d18dbfbf388a42f13a"> 6132</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__frame__ok_1_1__hw__enet__ieee__r__frame__ok__bitfields.html#a86b10c7c8f995539d664c7d60da16fd8"> 6133</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;    } B;</div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;} <a class="code" href="union__hw__enet__ieee__r__frame__ok.html">hw_enet_ieee_r_frame_ok_t</a>;</div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;</div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_FRAME_OK_ADDR(x) ((x) + 0x2CCU)</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;</div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_FRAME_OK(x) (*(__I hw_enet_ieee_r_frame_ok_t *) HW_ENET_IEEE_R_FRAME_OK_ADDR(x))</span></div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_FRAME_OK_RD(x) (HW_ENET_IEEE_R_FRAME_OK(x).U)</span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;</div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_FRAME_OK bitfields</span></div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;</div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_R_FRAME_OK_COUNT (0U) </span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_R_FRAME_OK_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_R_FRAME_OK_COUNT (16U) </span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_R_FRAME_OK_COUNT(x) (HW_ENET_IEEE_R_FRAME_OK(x).B.COUNT)</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;</div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="comment"> * HW_ENET_IEEE_R_CRC - Frames Received with CRC Error Statistic Register</span></div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;</div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__r__crc.html"> 6172</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__r__crc.html">_hw_enet_ieee_r_crc</a></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;{</div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;    uint32_t U;</div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__crc_1_1__hw__enet__ieee__r__crc__bitfields.html"> 6175</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__r__crc_1_1__hw__enet__ieee__r__crc__bitfields.html">_hw_enet_ieee_r_crc_bitfields</a></div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;    {</div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__crc_1_1__hw__enet__ieee__r__crc__bitfields.html#a09ba08064cac97baa16c31357924c8a9"> 6177</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__crc_1_1__hw__enet__ieee__r__crc__bitfields.html#a26210784b44632bb49da8ea3319ae942"> 6178</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;    } B;</div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;} <a class="code" href="union__hw__enet__ieee__r__crc.html">hw_enet_ieee_r_crc_t</a>;</div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;</div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_CRC_ADDR(x) ((x) + 0x2D0U)</span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;</div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_CRC(x)    (*(__I hw_enet_ieee_r_crc_t *) HW_ENET_IEEE_R_CRC_ADDR(x))</span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_CRC_RD(x) (HW_ENET_IEEE_R_CRC(x).U)</span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;</div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_CRC bitfields</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;</div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_R_CRC_COUNT (0U)      </span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_R_CRC_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_R_CRC_COUNT (16U)     </span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_R_CRC_COUNT(x) (HW_ENET_IEEE_R_CRC(x).B.COUNT)</span></div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;</div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="comment"> * HW_ENET_IEEE_R_ALIGN - Frames Received with Alignment Error Statistic Register</span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;</div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__r__align.html"> 6217</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__r__align.html">_hw_enet_ieee_r_align</a></div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;{</div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;    uint32_t U;</div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__align_1_1__hw__enet__ieee__r__align__bitfields.html"> 6220</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__r__align_1_1__hw__enet__ieee__r__align__bitfields.html">_hw_enet_ieee_r_align_bitfields</a></div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;    {</div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__align_1_1__hw__enet__ieee__r__align__bitfields.html#a2947425c155903e5b035f4c95b0f8c96"> 6222</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__align_1_1__hw__enet__ieee__r__align__bitfields.html#a8175ae1fbbf331b3658561be03613c29"> 6223</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;    } B;</div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;} <a class="code" href="union__hw__enet__ieee__r__align.html">hw_enet_ieee_r_align_t</a>;</div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;</div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_ALIGN_ADDR(x) ((x) + 0x2D4U)</span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;</div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_ALIGN(x)  (*(__I hw_enet_ieee_r_align_t *) HW_ENET_IEEE_R_ALIGN_ADDR(x))</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_ALIGN_RD(x) (HW_ENET_IEEE_R_ALIGN(x).U)</span></div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;</div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_ALIGN bitfields</span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;</div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_R_ALIGN_COUNT (0U)    </span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_R_ALIGN_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_R_ALIGN_COUNT (16U)   </span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_R_ALIGN_COUNT(x) (HW_ENET_IEEE_R_ALIGN(x).B.COUNT)</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;</div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="comment"> * HW_ENET_IEEE_R_MACERR - Receive FIFO Overflow Count Statistic Register</span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;</div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__r__macerr.html"> 6262</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__r__macerr.html">_hw_enet_ieee_r_macerr</a></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;{</div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;    uint32_t U;</div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__macerr_1_1__hw__enet__ieee__r__macerr__bitfields.html"> 6265</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__r__macerr_1_1__hw__enet__ieee__r__macerr__bitfields.html">_hw_enet_ieee_r_macerr_bitfields</a></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;    {</div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__macerr_1_1__hw__enet__ieee__r__macerr__bitfields.html#ad8268372f5ced873532222941ac693a4"> 6267</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__macerr_1_1__hw__enet__ieee__r__macerr__bitfields.html#a016fe1c8c4b6edabb552b83d798725b0"> 6268</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;    } B;</div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;} <a class="code" href="union__hw__enet__ieee__r__macerr.html">hw_enet_ieee_r_macerr_t</a>;</div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;</div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_MACERR_ADDR(x) ((x) + 0x2D8U)</span></div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;</div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_MACERR(x) (*(__I hw_enet_ieee_r_macerr_t *) HW_ENET_IEEE_R_MACERR_ADDR(x))</span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_MACERR_RD(x) (HW_ENET_IEEE_R_MACERR(x).U)</span></div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;</div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_MACERR bitfields</span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;</div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_R_MACERR_COUNT (0U)   </span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_R_MACERR_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_R_MACERR_COUNT (16U)  </span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_R_MACERR_COUNT(x) (HW_ENET_IEEE_R_MACERR(x).B.COUNT)</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;</div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="comment"> * HW_ENET_IEEE_R_FDXFC - Flow Control Pause Frames Received Statistic Register</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;</div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__r__fdxfc.html"> 6307</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__r__fdxfc.html">_hw_enet_ieee_r_fdxfc</a></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;{</div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;    uint32_t U;</div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__fdxfc_1_1__hw__enet__ieee__r__fdxfc__bitfields.html"> 6310</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__r__fdxfc_1_1__hw__enet__ieee__r__fdxfc__bitfields.html">_hw_enet_ieee_r_fdxfc_bitfields</a></div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;    {</div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__fdxfc_1_1__hw__enet__ieee__r__fdxfc__bitfields.html#a47119fdb8c34d0c6c9e5fb65bd2ef850"> 6312</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__fdxfc_1_1__hw__enet__ieee__r__fdxfc__bitfields.html#a8ff7034ecb48807957e328862081f636"> 6313</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 16;       </div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;    } B;</div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;} <a class="code" href="union__hw__enet__ieee__r__fdxfc.html">hw_enet_ieee_r_fdxfc_t</a>;</div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;</div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_FDXFC_ADDR(x) ((x) + 0x2DCU)</span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;</div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_FDXFC(x)  (*(__I hw_enet_ieee_r_fdxfc_t *) HW_ENET_IEEE_R_FDXFC_ADDR(x))</span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_FDXFC_RD(x) (HW_ENET_IEEE_R_FDXFC(x).U)</span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;</div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_FDXFC bitfields</span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;</div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_R_FDXFC_COUNT (0U)    </span></div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_R_FDXFC_COUNT (0x0000FFFFU) </span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_R_FDXFC_COUNT (16U)   </span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_R_FDXFC_COUNT(x) (HW_ENET_IEEE_R_FDXFC(x).B.COUNT)</span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;</div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="comment"> * HW_ENET_IEEE_R_OCTETS_OK - Octet Count for Frames Received without Error Statistic Register</span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;</div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="union__hw__enet__ieee__r__octets__ok.html"> 6352</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__ieee__r__octets__ok.html">_hw_enet_ieee_r_octets_ok</a></div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;{</div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;    uint32_t U;</div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__octets__ok_1_1__hw__enet__ieee__r__octets__ok__bitfields.html"> 6355</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__ieee__r__octets__ok_1_1__hw__enet__ieee__r__octets__ok__bitfields.html">_hw_enet_ieee_r_octets_ok_bitfields</a></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;    {</div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="struct__hw__enet__ieee__r__octets__ok_1_1__hw__enet__ieee__r__octets__ok__bitfields.html#a412b84c882e6dba66c0406325c6dd756"> 6357</a></span>&#160;        uint32_t COUNT : 32;           </div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;    } B;</div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;} <a class="code" href="union__hw__enet__ieee__r__octets__ok.html">hw_enet_ieee_r_octets_ok_t</a>;</div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;</div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_OCTETS_OK_ADDR(x) ((x) + 0x2E0U)</span></div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;</div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_OCTETS_OK(x) (*(__I hw_enet_ieee_r_octets_ok_t *) HW_ENET_IEEE_R_OCTETS_OK_ADDR(x))</span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor">#define HW_ENET_IEEE_R_OCTETS_OK_RD(x) (HW_ENET_IEEE_R_OCTETS_OK(x).U)</span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;</div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_IEEE_R_OCTETS_OK bitfields</span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;</div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor">#define BP_ENET_IEEE_R_OCTETS_OK_COUNT (0U) </span></div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor">#define BM_ENET_IEEE_R_OCTETS_OK_COUNT (0xFFFFFFFFU) </span></div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="preprocessor">#define BS_ENET_IEEE_R_OCTETS_OK_COUNT (32U) </span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#define BR_ENET_IEEE_R_OCTETS_OK_COUNT(x) (HW_ENET_IEEE_R_OCTETS_OK(x).U)</span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;</div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="comment"> * HW_ENET_ATCR - Adjustable Timer Control Register</span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;</div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="union__hw__enet__atcr.html"> 6401</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__atcr.html">_hw_enet_atcr</a></div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;{</div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;    uint32_t U;</div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html"> 6404</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html">_hw_enet_atcr_bitfields</a></div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;    {</div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#a5eef6d3710dc498176062a10e95ed28d"> 6406</a></span>&#160;        uint32_t EN : 1;               </div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#a63d30e7e64a0b154a882217015689f85"> 6407</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 1;        </div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#af499ef57a98ead2eb165e8f27b4f9c4a"> 6408</a></span>&#160;        uint32_t OFFEN : 1;            </div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#ad62c1c1f6f93e6965a8e76d54ac46cd8"> 6409</a></span>&#160;        uint32_t OFFRST : 1;           </div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#a87783f176de9b1d6de88ea2a03733fd7"> 6410</a></span>&#160;        uint32_t PEREN : 1;            </div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#ade9d3f7d3edb617880296149ac36b947"> 6411</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 2;        </div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#aa5904365345840f2c5a02190ba714c50"> 6412</a></span>&#160;        uint32_t PINPER : 1;           </div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#ac3dfe8f99ac296824d6eba462c8fdf91"> 6413</a></span>&#160;        uint32_t RESERVED2 : 1;        </div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#ad61e46f76a1e49e84b897a10fe9319e8"> 6414</a></span>&#160;        uint32_t RESTART : 1;          </div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#a019f6449f1db3dae90a0d9d835d1a858"> 6415</a></span>&#160;        uint32_t RESERVED3 : 1;        </div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#ae72e603aac020dc6972bae522234dbd6"> 6416</a></span>&#160;        uint32_t CAPTURE : 1;          </div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#af64a19432360bf6d27a853331302491e"> 6417</a></span>&#160;        uint32_t RESERVED4 : 1;        </div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#aff287ce5cd48f785a20025dc55fcfc02"> 6418</a></span>&#160;        uint32_t SLAVE : 1;            </div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html#a3da7c88aa97c6bd32772e2c854f42890"> 6419</a></span>&#160;        uint32_t RESERVED5 : 18;       </div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;    } B;</div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;} <a class="code" href="union__hw__enet__atcr.html">hw_enet_atcr_t</a>;</div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;</div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">#define HW_ENET_ATCR_ADDR(x)     ((x) + 0x400U)</span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;</div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define HW_ENET_ATCR(x)          (*(__IO hw_enet_atcr_t *) HW_ENET_ATCR_ADDR(x))</span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor">#define HW_ENET_ATCR_RD(x)       (HW_ENET_ATCR(x).U)</span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define HW_ENET_ATCR_WR(x, v)    (HW_ENET_ATCR(x).U = (v))</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor">#define HW_ENET_ATCR_SET(x, v)   (HW_ENET_ATCR_WR(x, HW_ENET_ATCR_RD(x) |  (v)))</span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor">#define HW_ENET_ATCR_CLR(x, v)   (HW_ENET_ATCR_WR(x, HW_ENET_ATCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor">#define HW_ENET_ATCR_TOG(x, v)   (HW_ENET_ATCR_WR(x, HW_ENET_ATCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;</div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ATCR bitfields</span></div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;</div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define BP_ENET_ATCR_EN      (0U)          </span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor">#define BM_ENET_ATCR_EN      (0x00000001U) </span></div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="preprocessor">#define BS_ENET_ATCR_EN      (1U)          </span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define BR_ENET_ATCR_EN(x)   (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_EN))</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;</div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor">#define BF_ENET_ATCR_EN(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATCR_EN) &amp; BM_ENET_ATCR_EN)</span></div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;</div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define BW_ENET_ATCR_EN(x, v) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_EN) = (v))</span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;</div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor">#define BP_ENET_ATCR_OFFEN   (2U)          </span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="preprocessor">#define BM_ENET_ATCR_OFFEN   (0x00000004U) </span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define BS_ENET_ATCR_OFFEN   (1U)          </span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor">#define BR_ENET_ATCR_OFFEN(x) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_OFFEN))</span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;</div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor">#define BF_ENET_ATCR_OFFEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATCR_OFFEN) &amp; BM_ENET_ATCR_OFFEN)</span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;</div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="preprocessor">#define BW_ENET_ATCR_OFFEN(x, v) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_OFFEN) = (v))</span></div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;</div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor">#define BP_ENET_ATCR_OFFRST  (3U)          </span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">#define BM_ENET_ATCR_OFFRST  (0x00000008U) </span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor">#define BS_ENET_ATCR_OFFRST  (1U)          </span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor">#define BR_ENET_ATCR_OFFRST(x) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_OFFRST))</span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;</div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#define BF_ENET_ATCR_OFFRST(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATCR_OFFRST) &amp; BM_ENET_ATCR_OFFRST)</span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;</div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor">#define BW_ENET_ATCR_OFFRST(x, v) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_OFFRST) = (v))</span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;</div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor">#define BP_ENET_ATCR_PEREN   (4U)          </span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="preprocessor">#define BM_ENET_ATCR_PEREN   (0x00000010U) </span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">#define BS_ENET_ATCR_PEREN   (1U)          </span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="preprocessor">#define BR_ENET_ATCR_PEREN(x) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_PEREN))</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;</div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor">#define BF_ENET_ATCR_PEREN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATCR_PEREN) &amp; BM_ENET_ATCR_PEREN)</span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;</div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">#define BW_ENET_ATCR_PEREN(x, v) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_PEREN) = (v))</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;</div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define BP_ENET_ATCR_PINPER  (7U)          </span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">#define BM_ENET_ATCR_PINPER  (0x00000080U) </span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define BS_ENET_ATCR_PINPER  (1U)          </span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define BR_ENET_ATCR_PINPER(x) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_PINPER))</span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;</div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="preprocessor">#define BF_ENET_ATCR_PINPER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATCR_PINPER) &amp; BM_ENET_ATCR_PINPER)</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;</div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor">#define BW_ENET_ATCR_PINPER(x, v) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_PINPER) = (v))</span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;</div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define BP_ENET_ATCR_RESTART (9U)          </span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define BM_ENET_ATCR_RESTART (0x00000200U) </span></div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="preprocessor">#define BS_ENET_ATCR_RESTART (1U)          </span></div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="preprocessor">#define BR_ENET_ATCR_RESTART(x) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_RESTART))</span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;</div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define BF_ENET_ATCR_RESTART(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATCR_RESTART) &amp; BM_ENET_ATCR_RESTART)</span></div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;</div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor">#define BW_ENET_ATCR_RESTART(x, v) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_RESTART) = (v))</span></div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;</div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="preprocessor">#define BP_ENET_ATCR_CAPTURE (11U)         </span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="preprocessor">#define BM_ENET_ATCR_CAPTURE (0x00000800U) </span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define BS_ENET_ATCR_CAPTURE (1U)          </span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor">#define BR_ENET_ATCR_CAPTURE(x) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_CAPTURE))</span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;</div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define BF_ENET_ATCR_CAPTURE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATCR_CAPTURE) &amp; BM_ENET_ATCR_CAPTURE)</span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;</div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define BW_ENET_ATCR_CAPTURE(x, v) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_CAPTURE) = (v))</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;</div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="preprocessor">#define BP_ENET_ATCR_SLAVE   (13U)         </span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define BM_ENET_ATCR_SLAVE   (0x00002000U) </span></div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="preprocessor">#define BS_ENET_ATCR_SLAVE   (1U)          </span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="preprocessor">#define BR_ENET_ATCR_SLAVE(x) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_SLAVE))</span></div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;</div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="preprocessor">#define BF_ENET_ATCR_SLAVE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATCR_SLAVE) &amp; BM_ENET_ATCR_SLAVE)</span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;</div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">#define BW_ENET_ATCR_SLAVE(x, v) (BITBAND_ACCESS32(HW_ENET_ATCR_ADDR(x), BP_ENET_ATCR_SLAVE) = (v))</span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;</div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="comment"> * HW_ENET_ATVR - Timer Value Register</span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;</div><div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="union__hw__enet__atvr.html"> 6641</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__atvr.html">_hw_enet_atvr</a></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;{</div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;    uint32_t U;</div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="struct__hw__enet__atvr_1_1__hw__enet__atvr__bitfields.html"> 6644</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__atvr_1_1__hw__enet__atvr__bitfields.html">_hw_enet_atvr_bitfields</a></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;    {</div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="struct__hw__enet__atvr_1_1__hw__enet__atvr__bitfields.html#a19a73bade271707b462548eae1700c8a"> 6646</a></span>&#160;        uint32_t ATIME : 32;           </div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;    } B;</div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;} <a class="code" href="union__hw__enet__atvr.html">hw_enet_atvr_t</a>;</div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;</div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="preprocessor">#define HW_ENET_ATVR_ADDR(x)     ((x) + 0x404U)</span></div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;</div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="preprocessor">#define HW_ENET_ATVR(x)          (*(__IO hw_enet_atvr_t *) HW_ENET_ATVR_ADDR(x))</span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor">#define HW_ENET_ATVR_RD(x)       (HW_ENET_ATVR(x).U)</span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="preprocessor">#define HW_ENET_ATVR_WR(x, v)    (HW_ENET_ATVR(x).U = (v))</span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="preprocessor">#define HW_ENET_ATVR_SET(x, v)   (HW_ENET_ATVR_WR(x, HW_ENET_ATVR_RD(x) |  (v)))</span></div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="preprocessor">#define HW_ENET_ATVR_CLR(x, v)   (HW_ENET_ATVR_WR(x, HW_ENET_ATVR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">#define HW_ENET_ATVR_TOG(x, v)   (HW_ENET_ATVR_WR(x, HW_ENET_ATVR_RD(x) ^  (v)))</span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;</div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ATVR bitfields</span></div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;</div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor">#define BP_ENET_ATVR_ATIME   (0U)          </span></div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor">#define BM_ENET_ATVR_ATIME   (0xFFFFFFFFU) </span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">#define BS_ENET_ATVR_ATIME   (32U)         </span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor">#define BR_ENET_ATVR_ATIME(x) (HW_ENET_ATVR(x).U)</span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;</div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define BF_ENET_ATVR_ATIME(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATVR_ATIME) &amp; BM_ENET_ATVR_ATIME)</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;</div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">#define BW_ENET_ATVR_ATIME(x, v) (HW_ENET_ATVR_WR(x, v))</span></div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;</div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="comment"> * HW_ENET_ATOFF - Timer Offset Register</span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;</div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="union__hw__enet__atoff.html"> 6699</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__atoff.html">_hw_enet_atoff</a></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;{</div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;    uint32_t U;</div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="struct__hw__enet__atoff_1_1__hw__enet__atoff__bitfields.html"> 6702</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__atoff_1_1__hw__enet__atoff__bitfields.html">_hw_enet_atoff_bitfields</a></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;    {</div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="struct__hw__enet__atoff_1_1__hw__enet__atoff__bitfields.html#a65f0a73721fe9f931c3157614f563c73"> 6704</a></span>&#160;        uint32_t OFFSET : 32;          </div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;    } B;</div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;} <a class="code" href="union__hw__enet__atoff.html">hw_enet_atoff_t</a>;</div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;</div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#define HW_ENET_ATOFF_ADDR(x)    ((x) + 0x408U)</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;</div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define HW_ENET_ATOFF(x)         (*(__IO hw_enet_atoff_t *) HW_ENET_ATOFF_ADDR(x))</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="preprocessor">#define HW_ENET_ATOFF_RD(x)      (HW_ENET_ATOFF(x).U)</span></div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="preprocessor">#define HW_ENET_ATOFF_WR(x, v)   (HW_ENET_ATOFF(x).U = (v))</span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define HW_ENET_ATOFF_SET(x, v)  (HW_ENET_ATOFF_WR(x, HW_ENET_ATOFF_RD(x) |  (v)))</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="preprocessor">#define HW_ENET_ATOFF_CLR(x, v)  (HW_ENET_ATOFF_WR(x, HW_ENET_ATOFF_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="preprocessor">#define HW_ENET_ATOFF_TOG(x, v)  (HW_ENET_ATOFF_WR(x, HW_ENET_ATOFF_RD(x) ^  (v)))</span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;</div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ATOFF bitfields</span></div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;</div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="preprocessor">#define BP_ENET_ATOFF_OFFSET (0U)          </span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="preprocessor">#define BM_ENET_ATOFF_OFFSET (0xFFFFFFFFU) </span></div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="preprocessor">#define BS_ENET_ATOFF_OFFSET (32U)         </span></div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="preprocessor">#define BR_ENET_ATOFF_OFFSET(x) (HW_ENET_ATOFF(x).U)</span></div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;</div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="preprocessor">#define BF_ENET_ATOFF_OFFSET(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATOFF_OFFSET) &amp; BM_ENET_ATOFF_OFFSET)</span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;</div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="preprocessor">#define BW_ENET_ATOFF_OFFSET(x, v) (HW_ENET_ATOFF_WR(x, v))</span></div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;</div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="comment"> * HW_ENET_ATPER - Timer Period Register</span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;</div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="union__hw__enet__atper.html"> 6757</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__atper.html">_hw_enet_atper</a></div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;{</div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;    uint32_t U;</div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="struct__hw__enet__atper_1_1__hw__enet__atper__bitfields.html"> 6760</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__atper_1_1__hw__enet__atper__bitfields.html">_hw_enet_atper_bitfields</a></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;    {</div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="struct__hw__enet__atper_1_1__hw__enet__atper__bitfields.html#ac1512422edebe7131ceb9ef4ddc5a4fc"> 6762</a></span>&#160;        uint32_t PERIOD : 32;          </div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;    } B;</div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;} <a class="code" href="union__hw__enet__atper.html">hw_enet_atper_t</a>;</div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;</div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="preprocessor">#define HW_ENET_ATPER_ADDR(x)    ((x) + 0x40CU)</span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;</div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor">#define HW_ENET_ATPER(x)         (*(__IO hw_enet_atper_t *) HW_ENET_ATPER_ADDR(x))</span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="preprocessor">#define HW_ENET_ATPER_RD(x)      (HW_ENET_ATPER(x).U)</span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor">#define HW_ENET_ATPER_WR(x, v)   (HW_ENET_ATPER(x).U = (v))</span></div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor">#define HW_ENET_ATPER_SET(x, v)  (HW_ENET_ATPER_WR(x, HW_ENET_ATPER_RD(x) |  (v)))</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">#define HW_ENET_ATPER_CLR(x, v)  (HW_ENET_ATPER_WR(x, HW_ENET_ATPER_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor">#define HW_ENET_ATPER_TOG(x, v)  (HW_ENET_ATPER_WR(x, HW_ENET_ATPER_RD(x) ^  (v)))</span></div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;</div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ATPER bitfields</span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;</div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor">#define BP_ENET_ATPER_PERIOD (0U)          </span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor">#define BM_ENET_ATPER_PERIOD (0xFFFFFFFFU) </span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="preprocessor">#define BS_ENET_ATPER_PERIOD (32U)         </span></div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#define BR_ENET_ATPER_PERIOD(x) (HW_ENET_ATPER(x).U)</span></div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;</div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#define BF_ENET_ATPER_PERIOD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATPER_PERIOD) &amp; BM_ENET_ATPER_PERIOD)</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;</div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="preprocessor">#define BW_ENET_ATPER_PERIOD(x, v) (HW_ENET_ATPER_WR(x, v))</span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;</div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="comment"> * HW_ENET_ATCOR - Timer Correction Register</span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;</div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="union__hw__enet__atcor.html"> 6819</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__atcor.html">_hw_enet_atcor</a></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;{</div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;    uint32_t U;</div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields.html"> 6822</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields.html">_hw_enet_atcor_bitfields</a></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;    {</div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields.html#a4e4a594d772299613c418a177073c76b"> 6824</a></span>&#160;        uint32_t COR : 31;             </div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields.html#a5218e4ad37d16e513a84966532ad63a5"> 6825</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 1;        </div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;    } B;</div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;} <a class="code" href="union__hw__enet__atcor.html">hw_enet_atcor_t</a>;</div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;</div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor">#define HW_ENET_ATCOR_ADDR(x)    ((x) + 0x410U)</span></div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;</div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#define HW_ENET_ATCOR(x)         (*(__IO hw_enet_atcor_t *) HW_ENET_ATCOR_ADDR(x))</span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor">#define HW_ENET_ATCOR_RD(x)      (HW_ENET_ATCOR(x).U)</span></div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="preprocessor">#define HW_ENET_ATCOR_WR(x, v)   (HW_ENET_ATCOR(x).U = (v))</span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#define HW_ENET_ATCOR_SET(x, v)  (HW_ENET_ATCOR_WR(x, HW_ENET_ATCOR_RD(x) |  (v)))</span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor">#define HW_ENET_ATCOR_CLR(x, v)  (HW_ENET_ATCOR_WR(x, HW_ENET_ATCOR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor">#define HW_ENET_ATCOR_TOG(x, v)  (HW_ENET_ATCOR_WR(x, HW_ENET_ATCOR_RD(x) ^  (v)))</span></div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;</div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ATCOR bitfields</span></div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;</div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="preprocessor">#define BP_ENET_ATCOR_COR    (0U)          </span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor">#define BM_ENET_ATCOR_COR    (0x7FFFFFFFU) </span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define BS_ENET_ATCOR_COR    (31U)         </span></div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="preprocessor">#define BR_ENET_ATCOR_COR(x) (HW_ENET_ATCOR(x).B.COR)</span></div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;</div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="preprocessor">#define BF_ENET_ATCOR_COR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATCOR_COR) &amp; BM_ENET_ATCOR_COR)</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;</div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="preprocessor">#define BW_ENET_ATCOR_COR(x, v) (HW_ENET_ATCOR_WR(x, (HW_ENET_ATCOR_RD(x) &amp; ~BM_ENET_ATCOR_COR) | BF_ENET_ATCOR_COR(v)))</span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;</div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="comment"> * HW_ENET_ATINC - Time-Stamping Clock Period Register</span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;</div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="union__hw__enet__atinc.html"> 6880</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__atinc.html">_hw_enet_atinc</a></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;{</div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;    uint32_t U;</div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields.html"> 6883</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields.html">_hw_enet_atinc_bitfields</a></div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;    {</div><div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields.html#a3362256ced832414fbd87766f0e7ae32"> 6885</a></span>&#160;        uint32_t INC : 7;              </div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields.html#a546dc949037ade4fc27cc9a125bfa058"> 6887</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 1;        </div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields.html#ac4e8177f7db402bcd480085fd34e0df9"> 6888</a></span>&#160;        uint32_t INC_CORR : 7;         </div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields.html#ad1466a83dfc9532a2d18ae3734b3bf86"> 6889</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 17;       </div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;    } B;</div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;} <a class="code" href="union__hw__enet__atinc.html">hw_enet_atinc_t</a>;</div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;</div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define HW_ENET_ATINC_ADDR(x)    ((x) + 0x414U)</span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;</div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;<span class="preprocessor">#define HW_ENET_ATINC(x)         (*(__IO hw_enet_atinc_t *) HW_ENET_ATINC_ADDR(x))</span></div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define HW_ENET_ATINC_RD(x)      (HW_ENET_ATINC(x).U)</span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define HW_ENET_ATINC_WR(x, v)   (HW_ENET_ATINC(x).U = (v))</span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define HW_ENET_ATINC_SET(x, v)  (HW_ENET_ATINC_WR(x, HW_ENET_ATINC_RD(x) |  (v)))</span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor">#define HW_ENET_ATINC_CLR(x, v)  (HW_ENET_ATINC_WR(x, HW_ENET_ATINC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define HW_ENET_ATINC_TOG(x, v)  (HW_ENET_ATINC_WR(x, HW_ENET_ATINC_RD(x) ^  (v)))</span></div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;</div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ATINC bitfields</span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;</div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor">#define BP_ENET_ATINC_INC    (0U)          </span></div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="preprocessor">#define BM_ENET_ATINC_INC    (0x0000007FU) </span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">#define BS_ENET_ATINC_INC    (7U)          </span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="preprocessor">#define BR_ENET_ATINC_INC(x) (HW_ENET_ATINC(x).B.INC)</span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;</div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor">#define BF_ENET_ATINC_INC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATINC_INC) &amp; BM_ENET_ATINC_INC)</span></div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;</div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#define BW_ENET_ATINC_INC(x, v) (HW_ENET_ATINC_WR(x, (HW_ENET_ATINC_RD(x) &amp; ~BM_ENET_ATINC_INC) | BF_ENET_ATINC_INC(v)))</span></div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;</div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor">#define BP_ENET_ATINC_INC_CORR (8U)        </span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="preprocessor">#define BM_ENET_ATINC_INC_CORR (0x00007F00U) </span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="preprocessor">#define BS_ENET_ATINC_INC_CORR (7U)        </span></div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor">#define BR_ENET_ATINC_INC_CORR(x) (HW_ENET_ATINC(x).B.INC_CORR)</span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;</div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="preprocessor">#define BF_ENET_ATINC_INC_CORR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_ATINC_INC_CORR) &amp; BM_ENET_ATINC_INC_CORR)</span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;</div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#define BW_ENET_ATINC_INC_CORR(x, v) (HW_ENET_ATINC_WR(x, (HW_ENET_ATINC_RD(x) &amp; ~BM_ENET_ATINC_INC_CORR) | BF_ENET_ATINC_INC_CORR(v)))</span></div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;</div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="comment"> * HW_ENET_ATSTMP - Timestamp of Last Transmitted Frame</span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;</div><div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="union__hw__enet__atstmp.html"> 6964</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__atstmp.html">_hw_enet_atstmp</a></div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;{</div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;    uint32_t U;</div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="struct__hw__enet__atstmp_1_1__hw__enet__atstmp__bitfields.html"> 6967</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__atstmp_1_1__hw__enet__atstmp__bitfields.html">_hw_enet_atstmp_bitfields</a></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;    {</div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="struct__hw__enet__atstmp_1_1__hw__enet__atstmp__bitfields.html#a49a759afbf623d334e53a5882e012ec7"> 6969</a></span>&#160;        uint32_t TIMESTAMP : 32;       </div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;    } B;</div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;} <a class="code" href="union__hw__enet__atstmp.html">hw_enet_atstmp_t</a>;</div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;</div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor">#define HW_ENET_ATSTMP_ADDR(x)   ((x) + 0x418U)</span></div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;</div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define HW_ENET_ATSTMP(x)        (*(__I hw_enet_atstmp_t *) HW_ENET_ATSTMP_ADDR(x))</span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="preprocessor">#define HW_ENET_ATSTMP_RD(x)     (HW_ENET_ATSTMP(x).U)</span></div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;</div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_ATSTMP bitfields</span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;</div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor">#define BP_ENET_ATSTMP_TIMESTAMP (0U)      </span></div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="preprocessor">#define BM_ENET_ATSTMP_TIMESTAMP (0xFFFFFFFFU) </span></div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="preprocessor">#define BS_ENET_ATSTMP_TIMESTAMP (32U)     </span></div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define BR_ENET_ATSTMP_TIMESTAMP(x) (HW_ENET_ATSTMP(x).U)</span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;</div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="comment"> * HW_ENET_TGSR - Timer Global Status Register</span></div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;</div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="union__hw__enet__tgsr.html"> 7011</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__tgsr.html">_hw_enet_tgsr</a></div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;{</div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;    uint32_t U;</div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="struct__hw__enet__tgsr_1_1__hw__enet__tgsr__bitfields.html"> 7014</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__tgsr_1_1__hw__enet__tgsr__bitfields.html">_hw_enet_tgsr_bitfields</a></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;    {</div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="struct__hw__enet__tgsr_1_1__hw__enet__tgsr__bitfields.html#ac5eea7225784fd3a68582ddc02903144"> 7016</a></span>&#160;        uint32_t TF0 : 1;              </div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="struct__hw__enet__tgsr_1_1__hw__enet__tgsr__bitfields.html#ac0a23e92e6b3a5c6285be2cabee41be0"> 7017</a></span>&#160;        uint32_t TF1 : 1;              </div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="struct__hw__enet__tgsr_1_1__hw__enet__tgsr__bitfields.html#a473a7c4a9a157386b5e8178b8a865d57"> 7018</a></span>&#160;        uint32_t TF2 : 1;              </div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="struct__hw__enet__tgsr_1_1__hw__enet__tgsr__bitfields.html#aea736b4adfff9def2d45e06a4e50dda3"> 7019</a></span>&#160;        uint32_t TF3 : 1;              </div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="struct__hw__enet__tgsr_1_1__hw__enet__tgsr__bitfields.html#ad5c49e090cc88125b787921ba2e83c85"> 7020</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 28;       </div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;    } B;</div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;} <a class="code" href="union__hw__enet__tgsr.html">hw_enet_tgsr_t</a>;</div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;</div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor">#define HW_ENET_TGSR_ADDR(x)     ((x) + 0x604U)</span></div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;</div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="preprocessor">#define HW_ENET_TGSR(x)          (*(__IO hw_enet_tgsr_t *) HW_ENET_TGSR_ADDR(x))</span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor">#define HW_ENET_TGSR_RD(x)       (HW_ENET_TGSR(x).U)</span></div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor">#define HW_ENET_TGSR_WR(x, v)    (HW_ENET_TGSR(x).U = (v))</span></div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">#define HW_ENET_TGSR_SET(x, v)   (HW_ENET_TGSR_WR(x, HW_ENET_TGSR_RD(x) |  (v)))</span></div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="preprocessor">#define HW_ENET_TGSR_CLR(x, v)   (HW_ENET_TGSR_WR(x, HW_ENET_TGSR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="preprocessor">#define HW_ENET_TGSR_TOG(x, v)   (HW_ENET_TGSR_WR(x, HW_ENET_TGSR_RD(x) ^  (v)))</span></div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;</div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TGSR bitfields</span></div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;</div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define BP_ENET_TGSR_TF0     (0U)          </span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#define BM_ENET_TGSR_TF0     (0x00000001U) </span></div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor">#define BS_ENET_TGSR_TF0     (1U)          </span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#define BR_ENET_TGSR_TF0(x)  (BITBAND_ACCESS32(HW_ENET_TGSR_ADDR(x), BP_ENET_TGSR_TF0))</span></div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;</div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#define BF_ENET_TGSR_TF0(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TGSR_TF0) &amp; BM_ENET_TGSR_TF0)</span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;</div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define BW_ENET_TGSR_TF0(x, v) (BITBAND_ACCESS32(HW_ENET_TGSR_ADDR(x), BP_ENET_TGSR_TF0) = (v))</span></div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;</div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor">#define BP_ENET_TGSR_TF1     (1U)          </span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define BM_ENET_TGSR_TF1     (0x00000002U) </span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define BS_ENET_TGSR_TF1     (1U)          </span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="preprocessor">#define BR_ENET_TGSR_TF1(x)  (BITBAND_ACCESS32(HW_ENET_TGSR_ADDR(x), BP_ENET_TGSR_TF1))</span></div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;</div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor">#define BF_ENET_TGSR_TF1(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TGSR_TF1) &amp; BM_ENET_TGSR_TF1)</span></div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;</div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define BW_ENET_TGSR_TF1(x, v) (BITBAND_ACCESS32(HW_ENET_TGSR_ADDR(x), BP_ENET_TGSR_TF1) = (v))</span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;</div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="preprocessor">#define BP_ENET_TGSR_TF2     (2U)          </span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define BM_ENET_TGSR_TF2     (0x00000004U) </span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define BS_ENET_TGSR_TF2     (1U)          </span></div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define BR_ENET_TGSR_TF2(x)  (BITBAND_ACCESS32(HW_ENET_TGSR_ADDR(x), BP_ENET_TGSR_TF2))</span></div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;</div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="preprocessor">#define BF_ENET_TGSR_TF2(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TGSR_TF2) &amp; BM_ENET_TGSR_TF2)</span></div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;</div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor">#define BW_ENET_TGSR_TF2(x, v) (BITBAND_ACCESS32(HW_ENET_TGSR_ADDR(x), BP_ENET_TGSR_TF2) = (v))</span></div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;</div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="preprocessor">#define BP_ENET_TGSR_TF3     (3U)          </span></div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor">#define BM_ENET_TGSR_TF3     (0x00000008U) </span></div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="preprocessor">#define BS_ENET_TGSR_TF3     (1U)          </span></div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;<span class="preprocessor">#define BR_ENET_TGSR_TF3(x)  (BITBAND_ACCESS32(HW_ENET_TGSR_ADDR(x), BP_ENET_TGSR_TF3))</span></div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;</div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor">#define BF_ENET_TGSR_TF3(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TGSR_TF3) &amp; BM_ENET_TGSR_TF3)</span></div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;</div><div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;<span class="preprocessor">#define BW_ENET_TGSR_TF3(x, v) (BITBAND_ACCESS32(HW_ENET_TGSR_ADDR(x), BP_ENET_TGSR_TF3) = (v))</span></div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;</div><div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="comment"> * HW_ENET_TCSRn - Timer Control Status Register</span></div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;</div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="union__hw__enet__tcsrn.html"> 7139</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__tcsrn.html">_hw_enet_tcsrn</a></div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;{</div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;    uint32_t U;</div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields.html"> 7142</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields.html">_hw_enet_tcsrn_bitfields</a></div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;    {</div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields.html#ac54a8b4d6c7b6bda9be14a58ab6bee5b"> 7144</a></span>&#160;        uint32_t TDRE : 1;             </div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields.html#af1cced40bdaf76d46f90c48b0190c72d"> 7145</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">RESERVED0</a> : 1;        </div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields.html#adb53544c4a8293bdfa502a7b67235e6e"> 7146</a></span>&#160;        uint32_t TMODE : 4;            </div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields.html#a1737ff55f9c67d7271d9fdb6cbdf0f33"> 7147</a></span>&#160;        uint32_t TIE : 1;              </div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields.html#aa946888b084a27327f1e16b942f76eca"> 7148</a></span>&#160;        uint32_t TF : 1;               </div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields.html#a06c848824674c1d7194d46f208c90d56"> 7149</a></span>&#160;        uint32_t <a class="code" href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">RESERVED1</a> : 24;       </div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;    } B;</div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;} <a class="code" href="union__hw__enet__tcsrn.html">hw_enet_tcsrn_t</a>;</div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;</div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="preprocessor">#define HW_ENET_TCSRn_COUNT (4U)</span></div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;</div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define HW_ENET_TCSRn_ADDR(x, n) ((x) + 0x608U + (0x8U * (n)))</span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;</div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="preprocessor">#define HW_ENET_TCSRn(x, n)      (*(__IO hw_enet_tcsrn_t *) HW_ENET_TCSRn_ADDR(x, n))</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="preprocessor">#define HW_ENET_TCSRn_RD(x, n)   (HW_ENET_TCSRn(x, n).U)</span></div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="preprocessor">#define HW_ENET_TCSRn_WR(x, n, v) (HW_ENET_TCSRn(x, n).U = (v))</span></div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor">#define HW_ENET_TCSRn_SET(x, n, v) (HW_ENET_TCSRn_WR(x, n, HW_ENET_TCSRn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define HW_ENET_TCSRn_CLR(x, n, v) (HW_ENET_TCSRn_WR(x, n, HW_ENET_TCSRn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor">#define HW_ENET_TCSRn_TOG(x, n, v) (HW_ENET_TCSRn_WR(x, n, HW_ENET_TCSRn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;</div><div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TCSRn bitfields</span></div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;</div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">#define BP_ENET_TCSRn_TDRE   (0U)          </span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#define BM_ENET_TCSRn_TDRE   (0x00000001U) </span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor">#define BS_ENET_TCSRn_TDRE   (1U)          </span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define BR_ENET_TCSRn_TDRE(x, n) (BITBAND_ACCESS32(HW_ENET_TCSRn_ADDR(x, n), BP_ENET_TCSRn_TDRE))</span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;</div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="preprocessor">#define BF_ENET_TCSRn_TDRE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TCSRn_TDRE) &amp; BM_ENET_TCSRn_TDRE)</span></div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;</div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="preprocessor">#define BW_ENET_TCSRn_TDRE(x, n, v) (BITBAND_ACCESS32(HW_ENET_TCSRn_ADDR(x, n), BP_ENET_TCSRn_TDRE) = (v))</span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;</div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor">#define BP_ENET_TCSRn_TMODE  (2U)          </span></div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="preprocessor">#define BM_ENET_TCSRn_TMODE  (0x0000003CU) </span></div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor">#define BS_ENET_TCSRn_TMODE  (4U)          </span></div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="preprocessor">#define BR_ENET_TCSRn_TMODE(x, n) (HW_ENET_TCSRn(x, n).B.TMODE)</span></div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;</div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor">#define BF_ENET_TCSRn_TMODE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TCSRn_TMODE) &amp; BM_ENET_TCSRn_TMODE)</span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;</div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="preprocessor">#define BW_ENET_TCSRn_TMODE(x, n, v) (HW_ENET_TCSRn_WR(x, n, (HW_ENET_TCSRn_RD(x, n) &amp; ~BM_ENET_TCSRn_TMODE) | BF_ENET_TCSRn_TMODE(v)))</span></div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;</div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor">#define BP_ENET_TCSRn_TIE    (6U)          </span></div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor">#define BM_ENET_TCSRn_TIE    (0x00000040U) </span></div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="preprocessor">#define BS_ENET_TCSRn_TIE    (1U)          </span></div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="preprocessor">#define BR_ENET_TCSRn_TIE(x, n) (BITBAND_ACCESS32(HW_ENET_TCSRn_ADDR(x, n), BP_ENET_TCSRn_TIE))</span></div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;</div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor">#define BF_ENET_TCSRn_TIE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TCSRn_TIE) &amp; BM_ENET_TCSRn_TIE)</span></div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;</div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="preprocessor">#define BW_ENET_TCSRn_TIE(x, n, v) (BITBAND_ACCESS32(HW_ENET_TCSRn_ADDR(x, n), BP_ENET_TCSRn_TIE) = (v))</span></div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;</div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define BP_ENET_TCSRn_TF     (7U)          </span></div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="preprocessor">#define BM_ENET_TCSRn_TF     (0x00000080U) </span></div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="preprocessor">#define BS_ENET_TCSRn_TF     (1U)          </span></div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="preprocessor">#define BR_ENET_TCSRn_TF(x, n) (BITBAND_ACCESS32(HW_ENET_TCSRn_ADDR(x, n), BP_ENET_TCSRn_TF))</span></div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;</div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define BF_ENET_TCSRn_TF(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TCSRn_TF) &amp; BM_ENET_TCSRn_TF)</span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;</div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">#define BW_ENET_TCSRn_TF(x, n, v) (BITBAND_ACCESS32(HW_ENET_TCSRn_ADDR(x, n), BP_ENET_TCSRn_TF) = (v))</span></div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;</div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="comment"> * HW_ENET_TCCRn - Timer Compare Capture Register</span></div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;</div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="union__hw__enet__tccrn.html"> 7297</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__enet__tccrn.html">_hw_enet_tccrn</a></div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;{</div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;    uint32_t U;</div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="struct__hw__enet__tccrn_1_1__hw__enet__tccrn__bitfields.html"> 7300</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__enet__tccrn_1_1__hw__enet__tccrn__bitfields.html">_hw_enet_tccrn_bitfields</a></div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;    {</div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="struct__hw__enet__tccrn_1_1__hw__enet__tccrn__bitfields.html#a5ea975ed0585c39038a8179915cdc71b"> 7302</a></span>&#160;        uint32_t TCC : 32;             </div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;    } B;</div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;} <a class="code" href="union__hw__enet__tccrn.html">hw_enet_tccrn_t</a>;</div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;</div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor">#define HW_ENET_TCCRn_COUNT (4U)</span></div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;</div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="preprocessor">#define HW_ENET_TCCRn_ADDR(x, n) ((x) + 0x60CU + (0x8U * (n)))</span></div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;</div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="preprocessor">#define HW_ENET_TCCRn(x, n)      (*(__IO hw_enet_tccrn_t *) HW_ENET_TCCRn_ADDR(x, n))</span></div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="preprocessor">#define HW_ENET_TCCRn_RD(x, n)   (HW_ENET_TCCRn(x, n).U)</span></div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor">#define HW_ENET_TCCRn_WR(x, n, v) (HW_ENET_TCCRn(x, n).U = (v))</span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;<span class="preprocessor">#define HW_ENET_TCCRn_SET(x, n, v) (HW_ENET_TCCRn_WR(x, n, HW_ENET_TCCRn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="preprocessor">#define HW_ENET_TCCRn_CLR(x, n, v) (HW_ENET_TCCRn_WR(x, n, HW_ENET_TCCRn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="preprocessor">#define HW_ENET_TCCRn_TOG(x, n, v) (HW_ENET_TCCRn_WR(x, n, HW_ENET_TCCRn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;</div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="comment"> * Constants &amp; macros for individual ENET_TCCRn bitfields</span></div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;</div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="preprocessor">#define BP_ENET_TCCRn_TCC    (0U)          </span></div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="preprocessor">#define BM_ENET_TCCRn_TCC    (0xFFFFFFFFU) </span></div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="preprocessor">#define BS_ENET_TCCRn_TCC    (32U)         </span></div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="preprocessor">#define BR_ENET_TCCRn_TCC(x, n) (HW_ENET_TCCRn(x, n).U)</span></div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;</div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="preprocessor">#define BF_ENET_TCCRn_TCC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ENET_TCCRn_TCC) &amp; BM_ENET_TCCRn_TCC)</span></div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;</div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">#define BW_ENET_TCCRn_TCC(x, n, v) (HW_ENET_TCCRn_WR(x, n, v))</span></div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;</div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="comment"> * hw_enet_t - module struct</span></div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="struct__hw__enet.html"> 7371</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__enet.html">_hw_enet</a></div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;{</div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;    uint8_t _reserved0[4];</div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a4153ebf1a9c3009db2b5cd0683d5825d"> 7374</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__eir.html">hw_enet_eir_t</a> <a class="code" href="struct__hw__enet.html#a4153ebf1a9c3009db2b5cd0683d5825d">EIR</a>;                </div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a500db24e26332248656fbca29038daa6"> 7375</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__eimr.html">hw_enet_eimr_t</a> <a class="code" href="struct__hw__enet.html#a500db24e26332248656fbca29038daa6">EIMR</a>;              </div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;    uint8_t _reserved1[4];</div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a3e45cbe4fcc3c5d639c3beba27c33e57"> 7377</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__rdar.html">hw_enet_rdar_t</a> <a class="code" href="struct__hw__enet.html#a3e45cbe4fcc3c5d639c3beba27c33e57">RDAR</a>;              </div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ac7e0660e4bfc88b1e1d9ee99bab78f93"> 7378</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__tdar.html">hw_enet_tdar_t</a> <a class="code" href="struct__hw__enet.html#ac7e0660e4bfc88b1e1d9ee99bab78f93">TDAR</a>;              </div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;    uint8_t _reserved2[12];</div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a33e07f1cb6b8738264442aaf187f3da7"> 7380</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__ecr.html">hw_enet_ecr_t</a> <a class="code" href="struct__hw__enet.html#a33e07f1cb6b8738264442aaf187f3da7">ECR</a>;                </div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;    uint8_t _reserved3[24];</div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a64b3059a162707024dfc93de023b8589"> 7382</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__mmfr.html">hw_enet_mmfr_t</a> <a class="code" href="struct__hw__enet.html#a64b3059a162707024dfc93de023b8589">MMFR</a>;              </div><div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a32b9b28dc903cd2ab5565a59c5700317"> 7383</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__mscr.html">hw_enet_mscr_t</a> <a class="code" href="struct__hw__enet.html#a32b9b28dc903cd2ab5565a59c5700317">MSCR</a>;              </div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;    uint8_t _reserved4[28];</div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ab403852c061acfde6983f4c1408ed148"> 7385</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__mibc.html">hw_enet_mibc_t</a> <a class="code" href="struct__hw__enet.html#ab403852c061acfde6983f4c1408ed148">MIBC</a>;              </div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;    uint8_t _reserved5[28];</div><div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a46d2fbfc019700f4314050f7b233331e"> 7387</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__rcr.html">hw_enet_rcr_t</a> <a class="code" href="struct__hw__enet.html#a46d2fbfc019700f4314050f7b233331e">RCR</a>;                </div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;    uint8_t _reserved6[60];</div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a2730fb8a555fc489c8c6855fa848a2f4"> 7389</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__tcr.html">hw_enet_tcr_t</a> <a class="code" href="struct__hw__enet.html#a2730fb8a555fc489c8c6855fa848a2f4">TCR</a>;                </div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;    uint8_t _reserved7[28];</div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ac6705bc3c8a9e5c3ce3fa37257196f48"> 7391</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__palr.html">hw_enet_palr_t</a> <a class="code" href="struct__hw__enet.html#ac6705bc3c8a9e5c3ce3fa37257196f48">PALR</a>;              </div><div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a60691a644e626d6868104bb809159a46"> 7392</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__paur.html">hw_enet_paur_t</a> <a class="code" href="struct__hw__enet.html#a60691a644e626d6868104bb809159a46">PAUR</a>;              </div><div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#af791754dda3041d306c07e49e2b6139a"> 7393</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__opd.html">hw_enet_opd_t</a> <a class="code" href="struct__hw__enet.html#af791754dda3041d306c07e49e2b6139a">OPD</a>;                </div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;    uint8_t _reserved8[40];</div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a4d631fd1991c4a341282cecf490eaaf7"> 7395</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__iaur.html">hw_enet_iaur_t</a> <a class="code" href="struct__hw__enet.html#a4d631fd1991c4a341282cecf490eaaf7">IAUR</a>;              </div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a1d8342f193e4df2411cc774cc571ea2f"> 7396</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__ialr.html">hw_enet_ialr_t</a> <a class="code" href="struct__hw__enet.html#a1d8342f193e4df2411cc774cc571ea2f">IALR</a>;              </div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a6ffea4c3cb08e1b799de2f2678a7a734"> 7397</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__gaur.html">hw_enet_gaur_t</a> <a class="code" href="struct__hw__enet.html#a6ffea4c3cb08e1b799de2f2678a7a734">GAUR</a>;              </div><div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a7ec398786236d6bcbfdbff2fd71b319c"> 7398</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__galr.html">hw_enet_galr_t</a> <a class="code" href="struct__hw__enet.html#a7ec398786236d6bcbfdbff2fd71b319c">GALR</a>;              </div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;    uint8_t _reserved9[28];</div><div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a36cf2fd7527ced27a4d23b4d59421edd"> 7400</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__tfwr.html">hw_enet_tfwr_t</a> <a class="code" href="struct__hw__enet.html#a36cf2fd7527ced27a4d23b4d59421edd">TFWR</a>;              </div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;    uint8_t _reserved10[56];</div><div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a0540397177c1f12df291941c12a2ed85"> 7402</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__rdsr.html">hw_enet_rdsr_t</a> <a class="code" href="struct__hw__enet.html#a0540397177c1f12df291941c12a2ed85">RDSR</a>;              </div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a55990574aee7dfde8201921dff88bda3"> 7403</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__tdsr.html">hw_enet_tdsr_t</a> <a class="code" href="struct__hw__enet.html#a55990574aee7dfde8201921dff88bda3">TDSR</a>;              </div><div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ae8fadb1bc74d3e79e51307412c7da94d"> 7404</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__mrbr.html">hw_enet_mrbr_t</a> <a class="code" href="struct__hw__enet.html#ae8fadb1bc74d3e79e51307412c7da94d">MRBR</a>;              </div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;    uint8_t _reserved11[4];</div><div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a18440fb0018cb8b5ed1bfaaad3eb6465"> 7406</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__rsfl.html">hw_enet_rsfl_t</a> <a class="code" href="struct__hw__enet.html#a18440fb0018cb8b5ed1bfaaad3eb6465">RSFL</a>;              </div><div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#af4770a940264777bad4448132c54b377"> 7407</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__rsem.html">hw_enet_rsem_t</a> <a class="code" href="struct__hw__enet.html#af4770a940264777bad4448132c54b377">RSEM</a>;              </div><div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#af4a5dc66a2f1a003c91ba61f70c18601"> 7408</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__raem.html">hw_enet_raem_t</a> <a class="code" href="struct__hw__enet.html#af4a5dc66a2f1a003c91ba61f70c18601">RAEM</a>;              </div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a2979771f272882919e214ed85cb1392c"> 7409</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__rafl.html">hw_enet_rafl_t</a> <a class="code" href="struct__hw__enet.html#a2979771f272882919e214ed85cb1392c">RAFL</a>;              </div><div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a25fa9a6dd7f944a119dbb63f7d51567d"> 7410</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__tsem.html">hw_enet_tsem_t</a> <a class="code" href="struct__hw__enet.html#a25fa9a6dd7f944a119dbb63f7d51567d">TSEM</a>;              </div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#afc13fdd860b7ac04bbfb44e429d6ea49"> 7411</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__taem.html">hw_enet_taem_t</a> <a class="code" href="struct__hw__enet.html#afc13fdd860b7ac04bbfb44e429d6ea49">TAEM</a>;              </div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ae03f240204de582966236b80c322e0e9"> 7412</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__tafl.html">hw_enet_tafl_t</a> <a class="code" href="struct__hw__enet.html#ae03f240204de582966236b80c322e0e9">TAFL</a>;              </div><div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a287676bff5c1d59fe709e80c3a6b1175"> 7413</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__tipg.html">hw_enet_tipg_t</a> <a class="code" href="struct__hw__enet.html#a287676bff5c1d59fe709e80c3a6b1175">TIPG</a>;              </div><div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#afa7c8b138113934f2c80638d3e230ccd"> 7414</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__ftrl.html">hw_enet_ftrl_t</a> <a class="code" href="struct__hw__enet.html#afa7c8b138113934f2c80638d3e230ccd">FTRL</a>;              </div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;    uint8_t _reserved12[12];</div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a63564b5fd15feb599f1ddbfa0db42bc5"> 7416</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__tacc.html">hw_enet_tacc_t</a> <a class="code" href="struct__hw__enet.html#a63564b5fd15feb599f1ddbfa0db42bc5">TACC</a>;              </div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a736659a4014abadb3067340a3f5cb85c"> 7417</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__racc.html">hw_enet_racc_t</a> <a class="code" href="struct__hw__enet.html#a736659a4014abadb3067340a3f5cb85c">RACC</a>;              </div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;    uint8_t _reserved13[60];</div><div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a668335ec3c6a8258ec5877b29ae7b112"> 7419</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__packets.html">hw_enet_rmon_t_packets_t</a> <a class="code" href="struct__hw__enet.html#a668335ec3c6a8258ec5877b29ae7b112">RMON_T_PACKETS</a>; </div><div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#af69899372ec818326e046d7f33c42be6"> 7420</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__bc__pkt.html">hw_enet_rmon_t_bc_pkt_t</a> <a class="code" href="struct__hw__enet.html#af69899372ec818326e046d7f33c42be6">RMON_T_BC_PKT</a>; </div><div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a3484e7e33bcf2dbbc3cd2ff098a59add"> 7421</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__mc__pkt.html">hw_enet_rmon_t_mc_pkt_t</a> <a class="code" href="struct__hw__enet.html#a3484e7e33bcf2dbbc3cd2ff098a59add">RMON_T_MC_PKT</a>; </div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a6ae18184cdd318706d4c953b523b5684"> 7422</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__crc__align.html">hw_enet_rmon_t_crc_align_t</a> <a class="code" href="struct__hw__enet.html#a6ae18184cdd318706d4c953b523b5684">RMON_T_CRC_ALIGN</a>; </div><div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a2a8c87ee9ff26e578d2655dae28cfdff"> 7423</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__undersize.html">hw_enet_rmon_t_undersize_t</a> <a class="code" href="struct__hw__enet.html#a2a8c87ee9ff26e578d2655dae28cfdff">RMON_T_UNDERSIZE</a>; </div><div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a278c9422bc5f9d54e565b1178c8a1791"> 7424</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__oversize.html">hw_enet_rmon_t_oversize_t</a> <a class="code" href="struct__hw__enet.html#a278c9422bc5f9d54e565b1178c8a1791">RMON_T_OVERSIZE</a>; </div><div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#aa5588448acf96bd6b498681cd240f808"> 7425</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__frag.html">hw_enet_rmon_t_frag_t</a> <a class="code" href="struct__hw__enet.html#aa5588448acf96bd6b498681cd240f808">RMON_T_FRAG</a>; </div><div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a289f37cb6e50cd179e2b2400a8c434dc"> 7426</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__jab.html">hw_enet_rmon_t_jab_t</a> <a class="code" href="struct__hw__enet.html#a289f37cb6e50cd179e2b2400a8c434dc">RMON_T_JAB</a>;   </div><div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#acd048545970591f69a1ee092549e274b"> 7427</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__col.html">hw_enet_rmon_t_col_t</a> <a class="code" href="struct__hw__enet.html#acd048545970591f69a1ee092549e274b">RMON_T_COL</a>;   </div><div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a78bc03d1e1f18c7397782f9684c3d837"> 7428</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__p64.html">hw_enet_rmon_t_p64_t</a> <a class="code" href="struct__hw__enet.html#a78bc03d1e1f18c7397782f9684c3d837">RMON_T_P64</a>;   </div><div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a3a9fde1c4521e3fb6bcd76623d38ac3c"> 7429</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__p65to127.html">hw_enet_rmon_t_p65to127_t</a> <a class="code" href="struct__hw__enet.html#a3a9fde1c4521e3fb6bcd76623d38ac3c">RMON_T_P65TO127</a>; </div><div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a3a3eb7c5d85feda435c205d805cb1599"> 7430</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__p128to255.html">hw_enet_rmon_t_p128to255_t</a> <a class="code" href="struct__hw__enet.html#a3a3eb7c5d85feda435c205d805cb1599">RMON_T_P128TO255</a>; </div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a9d0e06248657c94cbb97aa71a0e9e897"> 7431</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__p256to511.html">hw_enet_rmon_t_p256to511_t</a> <a class="code" href="struct__hw__enet.html#a9d0e06248657c94cbb97aa71a0e9e897">RMON_T_P256TO511</a>; </div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#acce741bbd14aff608e0c0103485d0b89"> 7432</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__p512to1023.html">hw_enet_rmon_t_p512to1023_t</a> <a class="code" href="struct__hw__enet.html#acce741bbd14aff608e0c0103485d0b89">RMON_T_P512TO1023</a>; </div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#acd3a9dedf7351c73b19d9b64371f398f"> 7433</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__p1024to2047.html">hw_enet_rmon_t_p1024to2047_t</a> <a class="code" href="struct__hw__enet.html#acd3a9dedf7351c73b19d9b64371f398f">RMON_T_P1024TO2047</a>; </div><div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a7a4a5372e7d34256b49ebdea5bd8989d"> 7434</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__p__gte2048.html">hw_enet_rmon_t_p_gte2048_t</a> <a class="code" href="struct__hw__enet.html#a7a4a5372e7d34256b49ebdea5bd8989d">RMON_T_P_GTE2048</a>; </div><div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a7dbb8720ab9339f8451b94930f09047e"> 7435</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__t__octets.html">hw_enet_rmon_t_octets_t</a> <a class="code" href="struct__hw__enet.html#a7dbb8720ab9339f8451b94930f09047e">RMON_T_OCTETS</a>; </div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;    uint8_t _reserved14[4];</div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#aacfd247b7401b3ac54009df8d94faf0b"> 7437</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__t__frame__ok.html">hw_enet_ieee_t_frame_ok_t</a> <a class="code" href="struct__hw__enet.html#aacfd247b7401b3ac54009df8d94faf0b">IEEE_T_FRAME_OK</a>; </div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a9a14cd8929a871a034906f2625084181"> 7438</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__t__1col.html">hw_enet_ieee_t_1col_t</a> <a class="code" href="struct__hw__enet.html#a9a14cd8929a871a034906f2625084181">IEEE_T_1COL</a>; </div><div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#aa82bf417f5e29ec2032a2b85ea80f2c4"> 7439</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__t__mcol.html">hw_enet_ieee_t_mcol_t</a> <a class="code" href="struct__hw__enet.html#aa82bf417f5e29ec2032a2b85ea80f2c4">IEEE_T_MCOL</a>; </div><div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#aff13d9609434a0c2dff18b3489831367"> 7440</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__t__def.html">hw_enet_ieee_t_def_t</a> <a class="code" href="struct__hw__enet.html#aff13d9609434a0c2dff18b3489831367">IEEE_T_DEF</a>;   </div><div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ae74c2a1ac0454ec88b61c37114e5a19a"> 7441</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__t__lcol.html">hw_enet_ieee_t_lcol_t</a> <a class="code" href="struct__hw__enet.html#ae74c2a1ac0454ec88b61c37114e5a19a">IEEE_T_LCOL</a>; </div><div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ab232f28f6ec54cd2e459d262b1b9134a"> 7442</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__t__excol.html">hw_enet_ieee_t_excol_t</a> <a class="code" href="struct__hw__enet.html#ab232f28f6ec54cd2e459d262b1b9134a">IEEE_T_EXCOL</a>; </div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ae95552267a671662fa63743f23dd25d5"> 7443</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__t__macerr.html">hw_enet_ieee_t_macerr_t</a> <a class="code" href="struct__hw__enet.html#ae95552267a671662fa63743f23dd25d5">IEEE_T_MACERR</a>; </div><div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a65b22140bc5c3582f7a6f61c4a3a33ee"> 7444</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__t__cserr.html">hw_enet_ieee_t_cserr_t</a> <a class="code" href="struct__hw__enet.html#a65b22140bc5c3582f7a6f61c4a3a33ee">IEEE_T_CSERR</a>; </div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;    uint8_t _reserved15[4];</div><div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#aef8c5cd00a7804762704b9fb135f5e46"> 7446</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__t__fdxfc.html">hw_enet_ieee_t_fdxfc_t</a> <a class="code" href="struct__hw__enet.html#aef8c5cd00a7804762704b9fb135f5e46">IEEE_T_FDXFC</a>; </div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#aa341a0a7ca6f7823fec468a3a649d76b"> 7447</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__t__octets__ok.html">hw_enet_ieee_t_octets_ok_t</a> <a class="code" href="struct__hw__enet.html#aa341a0a7ca6f7823fec468a3a649d76b">IEEE_T_OCTETS_OK</a>; </div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;    uint8_t _reserved16[12];</div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ae2ad9c6d0c01820623bf3d6ef2843b07"> 7449</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__packets.html">hw_enet_rmon_r_packets_t</a> <a class="code" href="struct__hw__enet.html#ae2ad9c6d0c01820623bf3d6ef2843b07">RMON_R_PACKETS</a>; </div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ab336e389bf00fbd039ed91f18dcd2162"> 7450</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__bc__pkt.html">hw_enet_rmon_r_bc_pkt_t</a> <a class="code" href="struct__hw__enet.html#ab336e389bf00fbd039ed91f18dcd2162">RMON_R_BC_PKT</a>; </div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a74e87693fe858d33b6dea0e5f4cab031"> 7451</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__mc__pkt.html">hw_enet_rmon_r_mc_pkt_t</a> <a class="code" href="struct__hw__enet.html#a74e87693fe858d33b6dea0e5f4cab031">RMON_R_MC_PKT</a>; </div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a5c2104be78b9aa53b014c7c50b10443a"> 7452</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__crc__align.html">hw_enet_rmon_r_crc_align_t</a> <a class="code" href="struct__hw__enet.html#a5c2104be78b9aa53b014c7c50b10443a">RMON_R_CRC_ALIGN</a>; </div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ac567be088e1a146524e825b3dad2d1df"> 7453</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__undersize.html">hw_enet_rmon_r_undersize_t</a> <a class="code" href="struct__hw__enet.html#ac567be088e1a146524e825b3dad2d1df">RMON_R_UNDERSIZE</a>; </div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a89424829f10197b4b03621cebaf32453"> 7454</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__oversize.html">hw_enet_rmon_r_oversize_t</a> <a class="code" href="struct__hw__enet.html#a89424829f10197b4b03621cebaf32453">RMON_R_OVERSIZE</a>; </div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#aef5ee941581c914d936572ef957dedae"> 7455</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__frag.html">hw_enet_rmon_r_frag_t</a> <a class="code" href="struct__hw__enet.html#aef5ee941581c914d936572ef957dedae">RMON_R_FRAG</a>; </div><div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a5b8bdaa740eace77903b7e078fe00b17"> 7456</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__jab.html">hw_enet_rmon_r_jab_t</a> <a class="code" href="struct__hw__enet.html#a5b8bdaa740eace77903b7e078fe00b17">RMON_R_JAB</a>;   </div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;    uint8_t _reserved17[4];</div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a719582f3b4e18caba117faa9793112ba"> 7458</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__p64.html">hw_enet_rmon_r_p64_t</a> <a class="code" href="struct__hw__enet.html#a719582f3b4e18caba117faa9793112ba">RMON_R_P64</a>;   </div><div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a94fefd092de0014101c112ba52ccaa0d"> 7459</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__p65to127.html">hw_enet_rmon_r_p65to127_t</a> <a class="code" href="struct__hw__enet.html#a94fefd092de0014101c112ba52ccaa0d">RMON_R_P65TO127</a>; </div><div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a6483b9379bb121d7983a9dccc4b28b09"> 7460</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__p128to255.html">hw_enet_rmon_r_p128to255_t</a> <a class="code" href="struct__hw__enet.html#a6483b9379bb121d7983a9dccc4b28b09">RMON_R_P128TO255</a>; </div><div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a59cbd125e4ae1e21596d57235498deb6"> 7461</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__p256to511.html">hw_enet_rmon_r_p256to511_t</a> <a class="code" href="struct__hw__enet.html#a59cbd125e4ae1e21596d57235498deb6">RMON_R_P256TO511</a>; </div><div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a1ba910cc1cd2a50e38d145b7e7ed7e0d"> 7462</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__p512to1023.html">hw_enet_rmon_r_p512to1023_t</a> <a class="code" href="struct__hw__enet.html#a1ba910cc1cd2a50e38d145b7e7ed7e0d">RMON_R_P512TO1023</a>; </div><div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a14ad35d237bd71cfbea4e9575649729e"> 7463</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__p1024to2047.html">hw_enet_rmon_r_p1024to2047_t</a> <a class="code" href="struct__hw__enet.html#a14ad35d237bd71cfbea4e9575649729e">RMON_R_P1024TO2047</a>; </div><div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a4e09306c0ee1ab4050e2091d1f6e4e51"> 7464</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__p__gte2048.html">hw_enet_rmon_r_p_gte2048_t</a> <a class="code" href="struct__hw__enet.html#a4e09306c0ee1ab4050e2091d1f6e4e51">RMON_R_P_GTE2048</a>; </div><div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a68bba26efd7a635e8257fd916c9ec7e9"> 7465</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__rmon__r__octets.html">hw_enet_rmon_r_octets_t</a> <a class="code" href="struct__hw__enet.html#a68bba26efd7a635e8257fd916c9ec7e9">RMON_R_OCTETS</a>; </div><div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#abcffb3a3e64e110c1e1780c861956c5f"> 7466</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__r__drop.html">hw_enet_ieee_r_drop_t</a> <a class="code" href="struct__hw__enet.html#abcffb3a3e64e110c1e1780c861956c5f">IEEE_R_DROP</a>; </div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a16be28b6e3aa41eb8230b8a88d833844"> 7467</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__r__frame__ok.html">hw_enet_ieee_r_frame_ok_t</a> <a class="code" href="struct__hw__enet.html#a16be28b6e3aa41eb8230b8a88d833844">IEEE_R_FRAME_OK</a>; </div><div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a855e7a3efeb835e5e6ccee406b2e17a0"> 7468</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__r__crc.html">hw_enet_ieee_r_crc_t</a> <a class="code" href="struct__hw__enet.html#a855e7a3efeb835e5e6ccee406b2e17a0">IEEE_R_CRC</a>;   </div><div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ad6b480f2330bf1c87d6c57a5a01758f7"> 7469</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__r__align.html">hw_enet_ieee_r_align_t</a> <a class="code" href="struct__hw__enet.html#ad6b480f2330bf1c87d6c57a5a01758f7">IEEE_R_ALIGN</a>; </div><div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ad2089f90414f19d727288c7b30eced66"> 7470</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__r__macerr.html">hw_enet_ieee_r_macerr_t</a> <a class="code" href="struct__hw__enet.html#ad2089f90414f19d727288c7b30eced66">IEEE_R_MACERR</a>; </div><div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a4b1833b00202054b758c3d67aa21a2fb"> 7471</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__r__fdxfc.html">hw_enet_ieee_r_fdxfc_t</a> <a class="code" href="struct__hw__enet.html#a4b1833b00202054b758c3d67aa21a2fb">IEEE_R_FDXFC</a>; </div><div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a660d3468a272beba5daf3eea509da8eb"> 7472</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__ieee__r__octets__ok.html">hw_enet_ieee_r_octets_ok_t</a> <a class="code" href="struct__hw__enet.html#a660d3468a272beba5daf3eea509da8eb">IEEE_R_OCTETS_OK</a>; </div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;    uint8_t _reserved18[284];</div><div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a6ab6ebaf676fe0961eaaec83137dc0d1"> 7474</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__atcr.html">hw_enet_atcr_t</a> <a class="code" href="struct__hw__enet.html#a6ab6ebaf676fe0961eaaec83137dc0d1">ATCR</a>;              </div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ac9f9d6e95d9eb8bd04a8fc931a3a23ec"> 7475</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__atvr.html">hw_enet_atvr_t</a> <a class="code" href="struct__hw__enet.html#ac9f9d6e95d9eb8bd04a8fc931a3a23ec">ATVR</a>;              </div><div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a66842e8dda10c1b02032752be76b453c"> 7476</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__atoff.html">hw_enet_atoff_t</a> <a class="code" href="struct__hw__enet.html#a66842e8dda10c1b02032752be76b453c">ATOFF</a>;            </div><div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a4cce0ebd91362e65a4e621c95d0f3eb2"> 7477</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__atper.html">hw_enet_atper_t</a> <a class="code" href="struct__hw__enet.html#a4cce0ebd91362e65a4e621c95d0f3eb2">ATPER</a>;            </div><div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ac204a963d9c7753edddb4e0d5031aefd"> 7478</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__atcor.html">hw_enet_atcor_t</a> <a class="code" href="struct__hw__enet.html#ac204a963d9c7753edddb4e0d5031aefd">ATCOR</a>;            </div><div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a7adf7be2b152e7bb88b2dda8b86e1775"> 7479</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__atinc.html">hw_enet_atinc_t</a> <a class="code" href="struct__hw__enet.html#a7adf7be2b152e7bb88b2dda8b86e1775">ATINC</a>;            </div><div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#aecc725092229a8fa5c9d8c3e2b11cba4"> 7480</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__enet__atstmp.html">hw_enet_atstmp_t</a> <a class="code" href="struct__hw__enet.html#aecc725092229a8fa5c9d8c3e2b11cba4">ATSTMP</a>;           </div><div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;    uint8_t _reserved19[488];</div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a407cbcb633ea73b323fecc56f08ae948"> 7482</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__tgsr.html">hw_enet_tgsr_t</a> <a class="code" href="struct__hw__enet.html#a407cbcb633ea73b323fecc56f08ae948">TGSR</a>;              </div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#a4c8d2d30c2f936260b8d36c6540e133f"> 7484</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__tcsrn.html">hw_enet_tcsrn_t</a> <a class="code" href="struct__hw__enet.html#a4c8d2d30c2f936260b8d36c6540e133f">TCSRn</a>;        </div><div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="struct__hw__enet.html#ac8bfb1751b711fc0ec4d1278dbd5e126"> 7485</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__enet__tccrn.html">hw_enet_tccrn_t</a> <a class="code" href="struct__hw__enet.html#ac8bfb1751b711fc0ec4d1278dbd5e126">TCCRn</a>;        </div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;    } CHANNEL[4];</div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;} <a class="code" href="struct__hw__enet.html">hw_enet_t</a>;</div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;</div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="preprocessor">#define HW_ENET(x)     (*(hw_enet_t *)(x))</span></div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;</div><div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_ENET_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__enet__ftrl_1_1__hw__enet__ftrl__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ftrl_1_1__hw__enet__ftrl__bitfields.html">_hw_enet_ftrl::_hw_enet_ftrl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3787</div></div>
<div class="ttc" id="struct__hw__enet_html_a4cce0ebd91362e65a4e621c95d0f3eb2"><div class="ttname"><a href="struct__hw__enet.html#a4cce0ebd91362e65a4e621c95d0f3eb2">_hw_enet::ATPER</a></div><div class="ttdeci">__IO hw_enet_atper_t ATPER</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7477</div></div>
<div class="ttc" id="struct__hw__enet__ieee__r__macerr_1_1__hw__enet__ieee__r__macerr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__r__macerr_1_1__hw__enet__ieee__r__macerr__bitfields.html">_hw_enet_ieee_r_macerr::_hw_enet_ieee_r_macerr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6265</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__bc__pkt_1_1__hw__enet__rmon__t__bc__pkt__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__bc__pkt_1_1__hw__enet__rmon__t__bc__pkt__bitfields.html">_hw_enet_rmon_t_bc_pkt::_hw_enet_rmon_t_bc_pkt_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4186</div></div>
<div class="ttc" id="struct__hw__enet_html"><div class="ttname"><a href="struct__hw__enet.html">_hw_enet</a></div><div class="ttdoc">All ENET module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7371</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__p65to127_html"><div class="ttname"><a href="union__hw__enet__rmon__t__p65to127.html">_hw_enet_rmon_t_p65to127</a></div><div class="ttdoc">HW_ENET_RMON_T_P65TO127 - Tx 65- to 127-byte Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4592</div></div>
<div class="ttc" id="struct__hw__enet_html_a16be28b6e3aa41eb8230b8a88d833844"><div class="ttname"><a href="struct__hw__enet.html#a16be28b6e3aa41eb8230b8a88d833844">_hw_enet::IEEE_R_FRAME_OK</a></div><div class="ttdeci">__I hw_enet_ieee_r_frame_ok_t IEEE_R_FRAME_OK</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7467</div></div>
<div class="ttc" id="struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_html"><div class="ttname"><a href="struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields.html">_hw_enet_atinc::_hw_enet_atinc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6883</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__oversize_html"><div class="ttname"><a href="union__hw__enet__rmon__r__oversize.html">_hw_enet_rmon_r_oversize</a></div><div class="ttdoc">HW_ENET_RMON_R_OVERSIZE - Rx Packets Greater Than MAX_FL and Good CRC Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5584</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__mc__pkt_html"><div class="ttname"><a href="union__hw__enet__rmon__r__mc__pkt.html">_hw_enet_rmon_r_mc_pkt</a></div><div class="ttdoc">HW_ENET_RMON_R_MC_PKT - Rx Multicast Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5449</div></div>
<div class="ttc" id="union__hw__enet__ieee__t__mcol_html"><div class="ttname"><a href="union__hw__enet__ieee__t__mcol.html">_hw_enet_ieee_t_mcol</a></div><div class="ttdoc">HW_ENET_IEEE_T_MCOL - Frames Transmitted with Multiple Collisions Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4998</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__jab_1_1__hw__enet__rmon__r__jab__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__jab_1_1__hw__enet__rmon__r__jab__bitfields.html">_hw_enet_rmon_r_jab::_hw_enet_rmon_r_jab_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5677</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__p512to1023_1_1__hw__enet__rmon__t__p512to1023__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__p512to1023_1_1__hw__enet__rmon__t__p512to1023__bitfields.html">_hw_enet_rmon_t_p512to1023::_hw_enet_rmon_t_p512to1023_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4732</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_aa9ae83ce1a1ca5325ec6c249e74ab999"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#aa9ae83ce1a1ca5325ec6c249e74ab999">_hw_enet_eir::_hw_enet_eir_bitfields::TXF</a></div><div class="ttdeci">uint32_t TXF</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:224</div></div>
<div class="ttc" id="union__hw__enet__ieee__r__drop_html"><div class="ttname"><a href="union__hw__enet__ieee__r__drop.html">_hw_enet_ieee_r_drop</a></div><div class="ttdoc">HW_ENET_IEEE_R_DROP - Frames not Counted Correctly Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6082</div></div>
<div class="ttc" id="struct__hw__enet__tafl_1_1__hw__enet__tafl__bitfields_html"><div class="ttname"><a href="struct__hw__enet__tafl_1_1__hw__enet__tafl__bitfields.html">_hw_enet_tafl::_hw_enet_tafl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3659</div></div>
<div class="ttc" id="struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields_html"><div class="ttname"><a href="struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields.html">_hw_enet_tacc::_hw_enet_tacc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3852</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__frag_1_1__hw__enet__rmon__t__frag__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__frag_1_1__hw__enet__rmon__t__frag__bitfields.html">_hw_enet_rmon_t_frag::_hw_enet_rmon_t_frag_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4413</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a964e48bc7bf31a85794845b81305b615"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a964e48bc7bf31a85794845b81305b615">_hw_enet_eir::_hw_enet_eir_bitfields::TXB</a></div><div class="ttdeci">uint32_t TXB</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:223</div></div>
<div class="ttc" id="struct__hw__enet__tdsr_1_1__hw__enet__tdsr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__tdsr_1_1__hw__enet__tdsr__bitfields.html">_hw_enet_tdsr::_hw_enet_tdsr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3134</div></div>
<div class="ttc" id="struct__hw__enet_html_acd3a9dedf7351c73b19d9b64371f398f"><div class="ttname"><a href="struct__hw__enet.html#acd3a9dedf7351c73b19d9b64371f398f">_hw_enet::RMON_T_P1024TO2047</a></div><div class="ttdeci">__I hw_enet_rmon_t_p1024to2047_t RMON_T_P1024TO2047</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7433</div></div>
<div class="ttc" id="struct__hw__enet_html_ae2ad9c6d0c01820623bf3d6ef2843b07"><div class="ttname"><a href="struct__hw__enet.html#ae2ad9c6d0c01820623bf3d6ef2843b07">_hw_enet::RMON_R_PACKETS</a></div><div class="ttdeci">__I hw_enet_rmon_r_packets_t RMON_R_PACKETS</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7449</div></div>
<div class="ttc" id="struct__hw__enet__ieee__t__lcol_1_1__hw__enet__ieee__t__lcol__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__t__lcol_1_1__hw__enet__ieee__t__lcol__bitfields.html">_hw_enet_ieee_t_lcol::_hw_enet_ieee_t_lcol_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5091</div></div>
<div class="ttc" id="union__hw__enet__tcsrn_html"><div class="ttname"><a href="union__hw__enet__tcsrn.html">_hw_enet_tcsrn</a></div><div class="ttdoc">HW_ENET_TCSRn - Timer Control Status Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7139</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a90e2b9155ace6040a64b4b77298928e2"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a90e2b9155ace6040a64b4b77298928e2">_hw_enet_eir::_hw_enet_eir_bitfields::MII</a></div><div class="ttdeci">uint32_t MII</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:220</div></div>
<div class="ttc" id="struct__hw__enet_html_a78bc03d1e1f18c7397782f9684c3d837"><div class="ttname"><a href="struct__hw__enet.html#a78bc03d1e1f18c7397782f9684c3d837">_hw_enet::RMON_T_P64</a></div><div class="ttdeci">__I hw_enet_rmon_t_p64_t RMON_T_P64</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7428</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a5800aa7fd1279e1769c4b5bdfc82ad51"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a5800aa7fd1279e1769c4b5bdfc82ad51">_hw_enet_eir::_hw_enet_eir_bitfields::BABT</a></div><div class="ttdeci">uint32_t BABT</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:226</div></div>
<div class="ttc" id="union__hw__enet__palr_html"><div class="ttname"><a href="union__hw__enet__palr.html">_hw_enet_palr</a></div><div class="ttdoc">HW_ENET_PALR - Physical Address Lower Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2487</div></div>
<div class="ttc" id="struct__hw__enet__tccrn_1_1__hw__enet__tccrn__bitfields_html"><div class="ttname"><a href="struct__hw__enet__tccrn_1_1__hw__enet__tccrn__bitfields.html">_hw_enet_tccrn::_hw_enet_tccrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7300</div></div>
<div class="ttc" id="struct__hw__enet_html_abcffb3a3e64e110c1e1780c861956c5f"><div class="ttname"><a href="struct__hw__enet.html#abcffb3a3e64e110c1e1780c861956c5f">_hw_enet::IEEE_R_DROP</a></div><div class="ttdeci">__I hw_enet_ieee_r_drop_t IEEE_R_DROP</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7466</div></div>
<div class="ttc" id="struct__hw__enet__ieee__t__mcol_1_1__hw__enet__ieee__t__mcol__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__t__mcol_1_1__hw__enet__ieee__t__mcol__bitfields.html">_hw_enet_ieee_t_mcol::_hw_enet_ieee_t_mcol_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5001</div></div>
<div class="ttc" id="struct__hw__enet__rsem_1_1__hw__enet__rsem__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rsem_1_1__hw__enet__rsem__bitfields.html">_hw_enet_rsem::_hw_enet_rsem_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3320</div></div>
<div class="ttc" id="union__hw__enet__tccrn_html"><div class="ttname"><a href="union__hw__enet__tccrn.html">_hw_enet_tccrn</a></div><div class="ttdoc">HW_ENET_TCCRn - Timer Compare Capture Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7297</div></div>
<div class="ttc" id="struct__hw__enet_html_a55990574aee7dfde8201921dff88bda3"><div class="ttname"><a href="struct__hw__enet.html#a55990574aee7dfde8201921dff88bda3">_hw_enet::TDSR</a></div><div class="ttdeci">__IO hw_enet_tdsr_t TDSR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7403</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__packets_1_1__hw__enet__rmon__t__packets__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__packets_1_1__hw__enet__rmon__t__packets__bitfields.html">_hw_enet_rmon_t_packets::_hw_enet_rmon_t_packets_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4139</div></div>
<div class="ttc" id="union__hw__enet__ieee__t__octets__ok_html"><div class="ttname"><a href="union__hw__enet__ieee__t__octets__ok.html">_hw_enet_ieee_t_octets_ok</a></div><div class="ttdoc">HW_ENET_IEEE_T_OCTETS_OK - Octet Count for Frames Transmitted w/o Error Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5315</div></div>
<div class="ttc" id="struct__hw__enet_html_a1ba910cc1cd2a50e38d145b7e7ed7e0d"><div class="ttname"><a href="struct__hw__enet.html#a1ba910cc1cd2a50e38d145b7e7ed7e0d">_hw_enet::RMON_R_P512TO1023</a></div><div class="ttdeci">__I hw_enet_rmon_r_p512to1023_t RMON_R_P512TO1023</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7462</div></div>
<div class="ttc" id="struct__hw__enet__opd_1_1__hw__enet__opd__bitfields_html"><div class="ttname"><a href="struct__hw__enet__opd_1_1__hw__enet__opd__bitfields.html">_hw_enet_opd::_hw_enet_opd_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2635</div></div>
<div class="ttc" id="struct__hw__enet__atstmp_1_1__hw__enet__atstmp__bitfields_html"><div class="ttname"><a href="struct__hw__enet__atstmp_1_1__hw__enet__atstmp__bitfields.html">_hw_enet_atstmp::_hw_enet_atstmp_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6967</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__p1024to2047_1_1__hw__enet__rmon__t__p1024to2047__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__p1024to2047_1_1__hw__enet__rmon__t__p1024to2047__bitfields.html">_hw_enet_rmon_t_p1024to2047::_hw_enet_rmon_t_p1024to2047_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4777</div></div>
<div class="ttc" id="struct__hw__enet_html_a407cbcb633ea73b323fecc56f08ae948"><div class="ttname"><a href="struct__hw__enet.html#a407cbcb633ea73b323fecc56f08ae948">_hw_enet::TGSR</a></div><div class="ttdeci">__IO hw_enet_tgsr_t TGSR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7482</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_acca6d8542cbb731d87d5e4f0573b1971"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#acca6d8542cbb731d87d5e4f0573b1971">_hw_enet_eir::_hw_enet_eir_bitfields::EBERR</a></div><div class="ttdeci">uint32_t EBERR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:219</div></div>
<div class="ttc" id="struct__hw__enet_html_a287676bff5c1d59fe709e80c3a6b1175"><div class="ttname"><a href="struct__hw__enet.html#a287676bff5c1d59fe709e80c3a6b1175">_hw_enet::TIPG</a></div><div class="ttdeci">__IO hw_enet_tipg_t TIPG</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7413</div></div>
<div class="ttc" id="union__hw__enet__atoff_html"><div class="ttname"><a href="union__hw__enet__atoff.html">_hw_enet_atoff</a></div><div class="ttdoc">HW_ENET_ATOFF - Timer Offset Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6699</div></div>
<div class="ttc" id="struct__hw__enet_html_a14ad35d237bd71cfbea4e9575649729e"><div class="ttname"><a href="struct__hw__enet.html#a14ad35d237bd71cfbea4e9575649729e">_hw_enet::RMON_R_P1024TO2047</a></div><div class="ttdeci">__I hw_enet_rmon_r_p1024to2047_t RMON_R_P1024TO2047</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7463</div></div>
<div class="ttc" id="struct__hw__enet__ieee__t__macerr_1_1__hw__enet__ieee__t__macerr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__t__macerr_1_1__hw__enet__ieee__t__macerr__bitfields.html">_hw_enet_ieee_t_macerr::_hw_enet_ieee_t_macerr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5181</div></div>
<div class="ttc" id="struct__hw__enet_html_a6ae18184cdd318706d4c953b523b5684"><div class="ttname"><a href="struct__hw__enet.html#a6ae18184cdd318706d4c953b523b5684">_hw_enet::RMON_T_CRC_ALIGN</a></div><div class="ttdeci">__I hw_enet_rmon_t_crc_align_t RMON_T_CRC_ALIGN</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7422</div></div>
<div class="ttc" id="union__hw__enet__ieee__t__1col_html"><div class="ttname"><a href="union__hw__enet__ieee__t__1col.html">_hw_enet_ieee_t_1col</a></div><div class="ttdoc">HW_ENET_IEEE_T_1COL - Frames Transmitted with Single Collision Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4953</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__p128to255_html"><div class="ttname"><a href="union__hw__enet__rmon__t__p128to255.html">_hw_enet_rmon_t_p128to255</a></div><div class="ttdoc">HW_ENET_RMON_T_P128TO255 - Tx 128- to 255-byte Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4637</div></div>
<div class="ttc" id="struct__hw__enet__tgsr_1_1__hw__enet__tgsr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__tgsr_1_1__hw__enet__tgsr__bitfields.html">_hw_enet_tgsr::_hw_enet_tgsr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7014</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__p512to1023_1_1__hw__enet__rmon__r__p512to1023__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__p512to1023_1_1__hw__enet__rmon__r__p512to1023__bitfields.html">_hw_enet_rmon_r_p512to1023::_hw_enet_rmon_r_p512to1023_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5902</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__jab_html"><div class="ttname"><a href="union__hw__enet__rmon__r__jab.html">_hw_enet_rmon_r_jab</a></div><div class="ttdoc">HW_ENET_RMON_R_JAB - Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5674</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="union__hw__enet__ieee__r__crc_html"><div class="ttname"><a href="union__hw__enet__ieee__r__crc.html">_hw_enet_ieee_r_crc</a></div><div class="ttdoc">HW_ENET_IEEE_R_CRC - Frames Received with CRC Error Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6172</div></div>
<div class="ttc" id="struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields.html">_hw_enet_tfwr::_hw_enet_tfwr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2972</div></div>
<div class="ttc" id="struct__hw__enet_html_a68bba26efd7a635e8257fd916c9ec7e9"><div class="ttname"><a href="struct__hw__enet.html#a68bba26efd7a635e8257fd916c9ec7e9">_hw_enet::RMON_R_OCTETS</a></div><div class="ttdeci">__I hw_enet_rmon_r_octets_t RMON_R_OCTETS</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7465</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__bc__pkt_html"><div class="ttname"><a href="union__hw__enet__rmon__r__bc__pkt.html">_hw_enet_rmon_r_bc_pkt</a></div><div class="ttdoc">HW_ENET_RMON_R_BC_PKT - Rx Broadcast Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5404</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__p__gte2048_1_1__hw__enet__rmon__t__p__gte2048__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__p__gte2048_1_1__hw__enet__rmon__t__p__gte2048__bitfields.html">_hw_enet_rmon_t_p_gte2048::_hw_enet_rmon_t_p_gte2048_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4822</div></div>
<div class="ttc" id="struct__hw__enet_html_a289f37cb6e50cd179e2b2400a8c434dc"><div class="ttname"><a href="struct__hw__enet.html#a289f37cb6e50cd179e2b2400a8c434dc">_hw_enet::RMON_T_JAB</a></div><div class="ttdeci">__I hw_enet_rmon_t_jab_t RMON_T_JAB</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7426</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_af80de05c1e71736115c38868f85e3aa9"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#af80de05c1e71736115c38868f85e3aa9">_hw_enet_eir::_hw_enet_eir_bitfields::TS_TIMER</a></div><div class="ttdeci">uint32_t TS_TIMER</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:212</div></div>
<div class="ttc" id="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields.html">_hw_enet_ecr::_hw_enet_ecr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1205</div></div>
<div class="ttc" id="union__hw__enet__ieee__t__excol_html"><div class="ttname"><a href="union__hw__enet__ieee__t__excol.html">_hw_enet_ieee_t_excol</a></div><div class="ttdoc">HW_ENET_IEEE_T_EXCOL - Frames Transmitted with Excessive Collisions Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5133</div></div>
<div class="ttc" id="struct__hw__enet_html_aa82bf417f5e29ec2032a2b85ea80f2c4"><div class="ttname"><a href="struct__hw__enet.html#aa82bf417f5e29ec2032a2b85ea80f2c4">_hw_enet::IEEE_T_MCOL</a></div><div class="ttdeci">__I hw_enet_ieee_t_mcol_t IEEE_T_MCOL</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7439</div></div>
<div class="ttc" id="struct__hw__enet_html_a9d0e06248657c94cbb97aa71a0e9e897"><div class="ttname"><a href="struct__hw__enet.html#a9d0e06248657c94cbb97aa71a0e9e897">_hw_enet::RMON_T_P256TO511</a></div><div class="ttdeci">__I hw_enet_rmon_t_p256to511_t RMON_T_P256TO511</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7431</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__p256to511_html"><div class="ttname"><a href="union__hw__enet__rmon__r__p256to511.html">_hw_enet_rmon_r_p256to511</a></div><div class="ttdoc">HW_ENET_RMON_R_P256TO511 - Rx 256- to 511-Byte Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5854</div></div>
<div class="ttc" id="struct__hw__enet__atoff_1_1__hw__enet__atoff__bitfields_html"><div class="ttname"><a href="struct__hw__enet__atoff_1_1__hw__enet__atoff__bitfields.html">_hw_enet_atoff::_hw_enet_atoff_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6702</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__oversize_html"><div class="ttname"><a href="union__hw__enet__rmon__t__oversize.html">_hw_enet_rmon_t_oversize</a></div><div class="ttdoc">HW_ENET_RMON_T_OVERSIZE - Tx Packets GT MAX_FL bytes and Good CRC Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4363</div></div>
<div class="ttc" id="struct__hw__enet_html_a59cbd125e4ae1e21596d57235498deb6"><div class="ttname"><a href="struct__hw__enet.html#a59cbd125e4ae1e21596d57235498deb6">_hw_enet::RMON_R_P256TO511</a></div><div class="ttdeci">__I hw_enet_rmon_r_p256to511_t RMON_R_P256TO511</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7461</div></div>
<div class="ttc" id="struct__hw__enet_html_a46d2fbfc019700f4314050f7b233331e"><div class="ttname"><a href="struct__hw__enet.html#a46d2fbfc019700f4314050f7b233331e">_hw_enet::RCR</a></div><div class="ttdeci">__IO hw_enet_rcr_t RCR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7387</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__oversize_1_1__hw__enet__rmon__r__oversize__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__oversize_1_1__hw__enet__rmon__r__oversize__bitfields.html">_hw_enet_rmon_r_oversize::_hw_enet_rmon_r_oversize_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5587</div></div>
<div class="ttc" id="struct__hw__enet__gaur_1_1__hw__enet__gaur__bitfields_html"><div class="ttname"><a href="struct__hw__enet__gaur_1_1__hw__enet__gaur__bitfields.html">_hw_enet_gaur::_hw_enet_gaur_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2836</div></div>
<div class="ttc" id="struct__hw__enet_html_a660d3468a272beba5daf3eea509da8eb"><div class="ttname"><a href="struct__hw__enet.html#a660d3468a272beba5daf3eea509da8eb">_hw_enet::IEEE_R_OCTETS_OK</a></div><div class="ttdeci">__I hw_enet_ieee_r_octets_ok_t IEEE_R_OCTETS_OK</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7472</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__p128to255_1_1__hw__enet__rmon__r__p128to255__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__p128to255_1_1__hw__enet__rmon__r__p128to255__bitfields.html">_hw_enet_rmon_r_p128to255::_hw_enet_rmon_r_p128to255_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5812</div></div>
<div class="ttc" id="struct__hw__enet_html_aecc725092229a8fa5c9d8c3e2b11cba4"><div class="ttname"><a href="struct__hw__enet.html#aecc725092229a8fa5c9d8c3e2b11cba4">_hw_enet::ATSTMP</a></div><div class="ttdeci">__I hw_enet_atstmp_t ATSTMP</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7480</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_aed4d9022875863c7cea708bf7ec5749c"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#aed4d9022875863c7cea708bf7ec5749c">_hw_enet_eir::_hw_enet_eir_bitfields::RL</a></div><div class="ttdeci">uint32_t RL</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:217</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__p64_1_1__hw__enet__rmon__t__p64__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__p64_1_1__hw__enet__rmon__t__p64__bitfields.html">_hw_enet_rmon_t_p64::_hw_enet_rmon_t_p64_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4550</div></div>
<div class="ttc" id="union__hw__enet__atcor_html"><div class="ttname"><a href="union__hw__enet__atcor.html">_hw_enet_atcor</a></div><div class="ttdoc">HW_ENET_ATCOR - Timer Correction Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6819</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__p__gte2048_html"><div class="ttname"><a href="union__hw__enet__rmon__r__p__gte2048.html">_hw_enet_rmon_r_p_gte2048</a></div><div class="ttdoc">HW_ENET_RMON_R_P_GTE2048 - Rx Packets Greater than 2048 Bytes Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5989</div></div>
<div class="ttc" id="struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields_html"><div class="ttname"><a href="struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields.html">_hw_enet_atcor::_hw_enet_atcor_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6822</div></div>
<div class="ttc" id="struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_html"><div class="ttname"><a href="struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields.html">_hw_enet_tcsrn::_hw_enet_tcsrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7142</div></div>
<div class="ttc" id="union__hw__enet__ieee__r__align_html"><div class="ttname"><a href="union__hw__enet__ieee__r__align.html">_hw_enet_ieee_r_align</a></div><div class="ttdoc">HW_ENET_IEEE_R_ALIGN - Frames Received with Alignment Error Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6217</div></div>
<div class="ttc" id="struct__hw__enet__atvr_1_1__hw__enet__atvr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__atvr_1_1__hw__enet__atvr__bitfields.html">_hw_enet_atvr::_hw_enet_atvr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6644</div></div>
<div class="ttc" id="struct__hw__enet_html_a7adf7be2b152e7bb88b2dda8b86e1775"><div class="ttname"><a href="struct__hw__enet.html#a7adf7be2b152e7bb88b2dda8b86e1775">_hw_enet::ATINC</a></div><div class="ttdeci">__IO hw_enet_atinc_t ATINC</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7479</div></div>
<div class="ttc" id="struct__hw__enet_html_aacfd247b7401b3ac54009df8d94faf0b"><div class="ttname"><a href="struct__hw__enet.html#aacfd247b7401b3ac54009df8d94faf0b">_hw_enet::IEEE_T_FRAME_OK</a></div><div class="ttdeci">__I hw_enet_ieee_t_frame_ok_t IEEE_T_FRAME_OK</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7437</div></div>
<div class="ttc" id="struct__hw__enet_html_a3484e7e33bcf2dbbc3cd2ff098a59add"><div class="ttname"><a href="struct__hw__enet.html#a3484e7e33bcf2dbbc3cd2ff098a59add">_hw_enet::RMON_T_MC_PKT</a></div><div class="ttdeci">__I hw_enet_rmon_t_mc_pkt_t RMON_T_MC_PKT</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7421</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__p64_html"><div class="ttname"><a href="union__hw__enet__rmon__t__p64.html">_hw_enet_rmon_t_p64</a></div><div class="ttdoc">HW_ENET_RMON_T_P64 - Tx 64-Byte Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4547</div></div>
<div class="ttc" id="struct__hw__enet_html_a63564b5fd15feb599f1ddbfa0db42bc5"><div class="ttname"><a href="struct__hw__enet.html#a63564b5fd15feb599f1ddbfa0db42bc5">_hw_enet::TACC</a></div><div class="ttdeci">__IO hw_enet_tacc_t TACC</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7416</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__mc__pkt_html"><div class="ttname"><a href="union__hw__enet__rmon__t__mc__pkt.html">_hw_enet_rmon_t_mc_pkt</a></div><div class="ttdoc">HW_ENET_RMON_T_MC_PKT - Tx Multicast Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4228</div></div>
<div class="ttc" id="struct__hw__enet_html_ab232f28f6ec54cd2e459d262b1b9134a"><div class="ttname"><a href="struct__hw__enet.html#ab232f28f6ec54cd2e459d262b1b9134a">_hw_enet::IEEE_T_EXCOL</a></div><div class="ttdeci">__I hw_enet_ieee_t_excol_t IEEE_T_EXCOL</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7442</div></div>
<div class="ttc" id="struct__hw__enet_html_af4770a940264777bad4448132c54b377"><div class="ttname"><a href="struct__hw__enet.html#af4770a940264777bad4448132c54b377">_hw_enet::RSEM</a></div><div class="ttdeci">__IO hw_enet_rsem_t RSEM</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7407</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a156124cbe0a1a144a11d589f6cf3c4d2"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a156124cbe0a1a144a11d589f6cf3c4d2">_hw_enet_eir::_hw_enet_eir_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:211</div></div>
<div class="ttc" id="struct__hw__enet__ieee__t__octets__ok_1_1__hw__enet__ieee__t__octets__ok__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__t__octets__ok_1_1__hw__enet__ieee__t__octets__ok__bitfields.html">_hw_enet_ieee_t_octets_ok::_hw_enet_ieee_t_octets_ok_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5318</div></div>
<div class="ttc" id="struct__hw__enet_html_ab336e389bf00fbd039ed91f18dcd2162"><div class="ttname"><a href="struct__hw__enet.html#ab336e389bf00fbd039ed91f18dcd2162">_hw_enet::RMON_R_BC_PKT</a></div><div class="ttdeci">__I hw_enet_rmon_r_bc_pkt_t RMON_R_BC_PKT</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7450</div></div>
<div class="ttc" id="struct__hw__enet_html_a5c2104be78b9aa53b014c7c50b10443a"><div class="ttname"><a href="struct__hw__enet.html#a5c2104be78b9aa53b014c7c50b10443a">_hw_enet::RMON_R_CRC_ALIGN</a></div><div class="ttdeci">__I hw_enet_rmon_r_crc_align_t RMON_R_CRC_ALIGN</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7452</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__p256to511_html"><div class="ttname"><a href="union__hw__enet__rmon__t__p256to511.html">_hw_enet_rmon_t_p256to511</a></div><div class="ttdoc">HW_ENET_RMON_T_P256TO511 - Tx 256- to 511-byte Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4682</div></div>
<div class="ttc" id="struct__hw__enet_html_acd048545970591f69a1ee092549e274b"><div class="ttname"><a href="struct__hw__enet.html#acd048545970591f69a1ee092549e274b">_hw_enet::RMON_T_COL</a></div><div class="ttdeci">__I hw_enet_rmon_t_col_t RMON_T_COL</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7427</div></div>
<div class="ttc" id="struct__hw__enet_html_ae95552267a671662fa63743f23dd25d5"><div class="ttname"><a href="struct__hw__enet.html#ae95552267a671662fa63743f23dd25d5">_hw_enet::IEEE_T_MACERR</a></div><div class="ttdeci">__I hw_enet_ieee_t_macerr_t IEEE_T_MACERR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7443</div></div>
<div class="ttc" id="union__hw__enet__ieee__t__frame__ok_html"><div class="ttname"><a href="union__hw__enet__ieee__t__frame__ok.html">_hw_enet_ieee_t_frame_ok</a></div><div class="ttdoc">HW_ENET_IEEE_T_FRAME_OK - Frames Transmitted OK Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4908</div></div>
<div class="ttc" id="struct__hw__enet_html_a4c8d2d30c2f936260b8d36c6540e133f"><div class="ttname"><a href="struct__hw__enet.html#a4c8d2d30c2f936260b8d36c6540e133f">_hw_enet::TCSRn</a></div><div class="ttdeci">__IO hw_enet_tcsrn_t TCSRn</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7484</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__oversize_1_1__hw__enet__rmon__t__oversize__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__oversize_1_1__hw__enet__rmon__t__oversize__bitfields.html">_hw_enet_rmon_t_oversize::_hw_enet_rmon_t_oversize_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4366</div></div>
<div class="ttc" id="union__hw__enet__ieee__r__macerr_html"><div class="ttname"><a href="union__hw__enet__ieee__r__macerr.html">_hw_enet_ieee_r_macerr</a></div><div class="ttdoc">HW_ENET_IEEE_R_MACERR - Receive FIFO Overflow Count Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6262</div></div>
<div class="ttc" id="union__hw__enet__ieee__t__macerr_html"><div class="ttname"><a href="union__hw__enet__ieee__t__macerr.html">_hw_enet_ieee_t_macerr</a></div><div class="ttdoc">HW_ENET_IEEE_T_MACERR - Frames Transmitted with Tx FIFO Underrun Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5178</div></div>
<div class="ttc" id="struct__hw__enet__ieee__r__octets__ok_1_1__hw__enet__ieee__r__octets__ok__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__r__octets__ok_1_1__hw__enet__ieee__r__octets__ok__bitfields.html">_hw_enet_ieee_r_octets_ok::_hw_enet_ieee_r_octets_ok_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6355</div></div>
<div class="ttc" id="struct__hw__enet_html_ac8bfb1751b711fc0ec4d1278dbd5e126"><div class="ttname"><a href="struct__hw__enet.html#ac8bfb1751b711fc0ec4d1278dbd5e126">_hw_enet::TCCRn</a></div><div class="ttdeci">__IO hw_enet_tccrn_t TCCRn</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7485</div></div>
<div class="ttc" id="union__hw__enet__mscr_html"><div class="ttname"><a href="union__hw__enet__mscr.html">_hw_enet_mscr</a></div><div class="ttdoc">HW_ENET_MSCR - MII Speed Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1642</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__undersize_1_1__hw__enet__rmon__t__undersize__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__undersize_1_1__hw__enet__rmon__t__undersize__bitfields.html">_hw_enet_rmon_t_undersize::_hw_enet_rmon_t_undersize_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4321</div></div>
<div class="ttc" id="struct__hw__enet__ieee__r__align_1_1__hw__enet__ieee__r__align__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__r__align_1_1__hw__enet__ieee__r__align__bitfields.html">_hw_enet_ieee_r_align::_hw_enet_ieee_r_align_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6220</div></div>
<div class="ttc" id="struct__hw__enet_html_a66842e8dda10c1b02032752be76b453c"><div class="ttname"><a href="struct__hw__enet.html#a66842e8dda10c1b02032752be76b453c">_hw_enet::ATOFF</a></div><div class="ttdeci">__IO hw_enet_atoff_t ATOFF</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7476</div></div>
<div class="ttc" id="struct__hw__enet_html_a6ab6ebaf676fe0961eaaec83137dc0d1"><div class="ttname"><a href="struct__hw__enet.html#a6ab6ebaf676fe0961eaaec83137dc0d1">_hw_enet::ATCR</a></div><div class="ttdeci">__IO hw_enet_atcr_t ATCR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7474</div></div>
<div class="ttc" id="struct__hw__enet_html_ae03f240204de582966236b80c322e0e9"><div class="ttname"><a href="struct__hw__enet.html#ae03f240204de582966236b80c322e0e9">_hw_enet::TAFL</a></div><div class="ttdeci">__IO hw_enet_tafl_t TAFL</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7412</div></div>
<div class="ttc" id="struct__hw__enet_html_a3e45cbe4fcc3c5d639c3beba27c33e57"><div class="ttname"><a href="struct__hw__enet.html#a3e45cbe4fcc3c5d639c3beba27c33e57">_hw_enet::RDAR</a></div><div class="ttdeci">__IO hw_enet_rdar_t RDAR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7377</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a694d7d32077d2079560c5e98c108e5c0"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a694d7d32077d2079560c5e98c108e5c0">_hw_enet_eir::_hw_enet_eir_bitfields::WAKEUP</a></div><div class="ttdeci">uint32_t WAKEUP</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:214</div></div>
<div class="ttc" id="struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rsfl_1_1__hw__enet__rsfl__bitfields.html">_hw_enet_rsfl::_hw_enet_rsfl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3258</div></div>
<div class="ttc" id="struct__hw__enet_html_a36cf2fd7527ced27a4d23b4d59421edd"><div class="ttname"><a href="struct__hw__enet.html#a36cf2fd7527ced27a4d23b4d59421edd">_hw_enet::TFWR</a></div><div class="ttdeci">__IO hw_enet_tfwr_t TFWR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7400</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__packets_html"><div class="ttname"><a href="union__hw__enet__rmon__r__packets.html">_hw_enet_rmon_r_packets</a></div><div class="ttdoc">HW_ENET_RMON_R_PACKETS - Rx Packet Count Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5359</div></div>
<div class="ttc" id="struct__hw__enet_html_a0540397177c1f12df291941c12a2ed85"><div class="ttname"><a href="struct__hw__enet.html#a0540397177c1f12df291941c12a2ed85">_hw_enet::RDSR</a></div><div class="ttdeci">__IO hw_enet_rdsr_t RDSR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7402</div></div>
<div class="ttc" id="union__hw__enet__ieee__r__octets__ok_html"><div class="ttname"><a href="union__hw__enet__ieee__r__octets__ok.html">_hw_enet_ieee_r_octets_ok</a></div><div class="ttdoc">HW_ENET_IEEE_R_OCTETS_OK - Octet Count for Frames Received without Error Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6352</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__octets_1_1__hw__enet__rmon__r__octets__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__octets_1_1__hw__enet__rmon__r__octets__bitfields.html">_hw_enet_rmon_r_octets::_hw_enet_rmon_r_octets_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6037</div></div>
<div class="ttc" id="struct__hw__enet_html_afa7c8b138113934f2c80638d3e230ccd"><div class="ttname"><a href="struct__hw__enet.html#afa7c8b138113934f2c80638d3e230ccd">_hw_enet::FTRL</a></div><div class="ttdeci">__IO hw_enet_ftrl_t FTRL</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7414</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__p__gte2048_html"><div class="ttname"><a href="union__hw__enet__rmon__t__p__gte2048.html">_hw_enet_rmon_t_p_gte2048</a></div><div class="ttdoc">HW_ENET_RMON_T_P_GTE2048 - Tx Packets Greater Than 2048 Bytes Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4819</div></div>
<div class="ttc" id="struct__hw__enet__ieee__t__cserr_1_1__hw__enet__ieee__t__cserr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__t__cserr_1_1__hw__enet__ieee__t__cserr__bitfields.html">_hw_enet_ieee_t_cserr::_hw_enet_ieee_t_cserr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5226</div></div>
<div class="ttc" id="union__hw__enet__tfwr_html"><div class="ttname"><a href="union__hw__enet__tfwr.html">_hw_enet_tfwr</a></div><div class="ttdoc">HW_ENET_TFWR - Transmit FIFO Watermark Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2969</div></div>
<div class="ttc" id="union__hw__enet__iaur_html"><div class="ttname"><a href="union__hw__enet__iaur.html">_hw_enet_iaur</a></div><div class="ttdoc">HW_ENET_IAUR - Descriptor Individual Upper Address Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2708</div></div>
<div class="ttc" id="struct__hw__enet__ieee__t__excol_1_1__hw__enet__ieee__t__excol__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__t__excol_1_1__hw__enet__ieee__t__excol__bitfields.html">_hw_enet_ieee_t_excol::_hw_enet_ieee_t_excol_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5136</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_ae83bfb80407f44503641f6ae1f577d4b"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#ae83bfb80407f44503641f6ae1f577d4b">_hw_enet_eir::_hw_enet_eir_bitfields::RXF</a></div><div class="ttdeci">uint32_t RXF</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:222</div></div>
<div class="ttc" id="struct__hw__enet__ieee__r__crc_1_1__hw__enet__ieee__r__crc__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__r__crc_1_1__hw__enet__ieee__r__crc__bitfields.html">_hw_enet_ieee_r_crc::_hw_enet_ieee_r_crc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6175</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__crc__align_html"><div class="ttname"><a href="union__hw__enet__rmon__r__crc__align.html">_hw_enet_rmon_r_crc_align</a></div><div class="ttdoc">HW_ENET_RMON_R_CRC_ALIGN - Rx Packets with CRC/Align Error Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5494</div></div>
<div class="ttc" id="struct__hw__enet_html_ab403852c061acfde6983f4c1408ed148"><div class="ttname"><a href="struct__hw__enet.html#ab403852c061acfde6983f4c1408ed148">_hw_enet::MIBC</a></div><div class="ttdeci">__IO hw_enet_mibc_t MIBC</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7385</div></div>
<div class="ttc" id="union__hw__enet__ieee__r__fdxfc_html"><div class="ttname"><a href="union__hw__enet__ieee__r__fdxfc.html">_hw_enet_ieee_r_fdxfc</a></div><div class="ttdoc">HW_ENET_IEEE_R_FDXFC - Flow Control Pause Frames Received Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6307</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__mc__pkt_1_1__hw__enet__rmon__r__mc__pkt__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__mc__pkt_1_1__hw__enet__rmon__r__mc__pkt__bitfields.html">_hw_enet_rmon_r_mc_pkt::_hw_enet_rmon_r_mc_pkt_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5452</div></div>
<div class="ttc" id="union__hw__enet__atcr_html"><div class="ttname"><a href="union__hw__enet__atcr.html">_hw_enet_atcr</a></div><div class="ttdoc">HW_ENET_ATCR - Adjustable Timer Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6401</div></div>
<div class="ttc" id="struct__hw__enet_html_a33e07f1cb6b8738264442aaf187f3da7"><div class="ttname"><a href="struct__hw__enet.html#a33e07f1cb6b8738264442aaf187f3da7">_hw_enet::ECR</a></div><div class="ttdeci">__IO hw_enet_ecr_t ECR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7380</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__frag_html"><div class="ttname"><a href="union__hw__enet__rmon__t__frag.html">_hw_enet_rmon_t_frag</a></div><div class="ttdoc">HW_ENET_RMON_T_FRAG - Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4410</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__bc__pkt_html"><div class="ttname"><a href="union__hw__enet__rmon__t__bc__pkt.html">_hw_enet_rmon_t_bc_pkt</a></div><div class="ttdoc">HW_ENET_RMON_T_BC_PKT - Tx Broadcast Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4183</div></div>
<div class="ttc" id="struct__hw__enet_html_a2730fb8a555fc489c8c6855fa848a2f4"><div class="ttname"><a href="struct__hw__enet.html#a2730fb8a555fc489c8c6855fa848a2f4">_hw_enet::TCR</a></div><div class="ttdeci">__IO hw_enet_tcr_t TCR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7389</div></div>
<div class="ttc" id="struct__hw__enet_html_ad2089f90414f19d727288c7b30eced66"><div class="ttname"><a href="struct__hw__enet.html#ad2089f90414f19d727288c7b30eced66">_hw_enet::IEEE_R_MACERR</a></div><div class="ttdeci">__I hw_enet_ieee_r_macerr_t IEEE_R_MACERR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7470</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__p65to127_1_1__hw__enet__rmon__r__p65to127__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__p65to127_1_1__hw__enet__rmon__r__p65to127__bitfields.html">_hw_enet_rmon_r_p65to127::_hw_enet_rmon_r_p65to127_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5767</div></div>
<div class="ttc" id="struct__hw__enet_html_af4a5dc66a2f1a003c91ba61f70c18601"><div class="ttname"><a href="struct__hw__enet.html#af4a5dc66a2f1a003c91ba61f70c18601">_hw_enet::RAEM</a></div><div class="ttdeci">__IO hw_enet_raem_t RAEM</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7408</div></div>
<div class="ttc" id="struct__hw__enet__galr_1_1__hw__enet__galr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__galr_1_1__hw__enet__galr__bitfields.html">_hw_enet_galr::_hw_enet_galr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2898</div></div>
<div class="ttc" id="struct__hw__enet_html_a3a9fde1c4521e3fb6bcd76623d38ac3c"><div class="ttname"><a href="struct__hw__enet.html#a3a9fde1c4521e3fb6bcd76623d38ac3c">_hw_enet::RMON_T_P65TO127</a></div><div class="ttdeci">__I hw_enet_rmon_t_p65to127_t RMON_T_P65TO127</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7429</div></div>
<div class="ttc" id="struct__hw__enet_html_aa5588448acf96bd6b498681cd240f808"><div class="ttname"><a href="struct__hw__enet.html#aa5588448acf96bd6b498681cd240f808">_hw_enet::RMON_T_FRAG</a></div><div class="ttdeci">__I hw_enet_rmon_t_frag_t RMON_T_FRAG</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7425</div></div>
<div class="ttc" id="struct__hw__enet_html_ad6b480f2330bf1c87d6c57a5a01758f7"><div class="ttname"><a href="struct__hw__enet.html#ad6b480f2330bf1c87d6c57a5a01758f7">_hw_enet::IEEE_R_ALIGN</a></div><div class="ttdeci">__I hw_enet_ieee_r_align_t IEEE_R_ALIGN</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7469</div></div>
<div class="ttc" id="struct__hw__enet_html_ac6705bc3c8a9e5c3ce3fa37257196f48"><div class="ttname"><a href="struct__hw__enet.html#ac6705bc3c8a9e5c3ce3fa37257196f48">_hw_enet::PALR</a></div><div class="ttdeci">__IO hw_enet_palr_t PALR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7391</div></div>
<div class="ttc" id="union__hw__enet__gaur_html"><div class="ttname"><a href="union__hw__enet__gaur.html">_hw_enet_gaur</a></div><div class="ttdoc">HW_ENET_GAUR - Descriptor Group Upper Address Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2833</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a7f18eac733024d40da86351c25f0cf50"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a7f18eac733024d40da86351c25f0cf50">_hw_enet_eir::_hw_enet_eir_bitfields::LC</a></div><div class="ttdeci">uint32_t LC</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:218</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__p65to127_html"><div class="ttname"><a href="union__hw__enet__rmon__r__p65to127.html">_hw_enet_rmon_r_p65to127</a></div><div class="ttdoc">HW_ENET_RMON_R_P65TO127 - Rx 65- to 127-Byte Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5764</div></div>
<div class="ttc" id="struct__hw__enet_html_ac7e0660e4bfc88b1e1d9ee99bab78f93"><div class="ttname"><a href="struct__hw__enet.html#ac7e0660e4bfc88b1e1d9ee99bab78f93">_hw_enet::TDAR</a></div><div class="ttdeci">__IO hw_enet_tdar_t TDAR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7378</div></div>
<div class="ttc" id="struct__hw__enet_html_ac567be088e1a146524e825b3dad2d1df"><div class="ttname"><a href="struct__hw__enet.html#ac567be088e1a146524e825b3dad2d1df">_hw_enet::RMON_R_UNDERSIZE</a></div><div class="ttdeci">__I hw_enet_rmon_r_undersize_t RMON_R_UNDERSIZE</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7453</div></div>
<div class="ttc" id="struct__hw__enet__ieee__r__frame__ok_1_1__hw__enet__ieee__r__frame__ok__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__r__frame__ok_1_1__hw__enet__ieee__r__frame__ok__bitfields.html">_hw_enet_ieee_r_frame_ok::_hw_enet_ieee_r_frame_ok_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6130</div></div>
<div class="ttc" id="struct__hw__enet__ieee__r__drop_1_1__hw__enet__ieee__r__drop__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__r__drop_1_1__hw__enet__ieee__r__drop__bitfields.html">_hw_enet_ieee_r_drop::_hw_enet_ieee_r_drop_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6085</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a3603c9c66ee0e341372712c416d57fea"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3603c9c66ee0e341372712c416d57fea">_hw_enet_eir::_hw_enet_eir_bitfields::BABR</a></div><div class="ttdeci">uint32_t BABR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:227</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__p65to127_1_1__hw__enet__rmon__t__p65to127__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__p65to127_1_1__hw__enet__rmon__t__p65to127__bitfields.html">_hw_enet_rmon_t_p65to127::_hw_enet_rmon_t_p65to127_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4595</div></div>
<div class="ttc" id="struct__hw__enet_html_a4b1833b00202054b758c3d67aa21a2fb"><div class="ttname"><a href="struct__hw__enet.html#a4b1833b00202054b758c3d67aa21a2fb">_hw_enet::IEEE_R_FDXFC</a></div><div class="ttdeci">__I hw_enet_ieee_r_fdxfc_t IEEE_R_FDXFC</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7471</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__p1024to2047_html"><div class="ttname"><a href="union__hw__enet__rmon__t__p1024to2047.html">_hw_enet_rmon_t_p1024to2047</a></div><div class="ttdoc">HW_ENET_RMON_T_P1024TO2047 - Tx 1024- to 2047-byte Packets Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4774</div></div>
<div class="ttc" id="struct__hw__enet_html_af69899372ec818326e046d7f33c42be6"><div class="ttname"><a href="struct__hw__enet.html#af69899372ec818326e046d7f33c42be6">_hw_enet::RMON_T_BC_PKT</a></div><div class="ttdeci">__I hw_enet_rmon_t_bc_pkt_t RMON_T_BC_PKT</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7420</div></div>
<div class="ttc" id="struct__hw__enet__ieee__r__fdxfc_1_1__hw__enet__ieee__r__fdxfc__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__r__fdxfc_1_1__hw__enet__ieee__r__fdxfc__bitfields.html">_hw_enet_ieee_r_fdxfc::_hw_enet_ieee_r_fdxfc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6310</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__packets_html"><div class="ttname"><a href="union__hw__enet__rmon__t__packets.html">_hw_enet_rmon_t_packets</a></div><div class="ttdoc">HW_ENET_RMON_T_PACKETS - Tx Packet Count Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4136</div></div>
<div class="ttc" id="union__hw__enet__opd_html"><div class="ttname"><a href="union__hw__enet__opd.html">_hw_enet_opd</a></div><div class="ttdoc">HW_ENET_OPD - Opcode/Pause Duration Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2632</div></div>
<div class="ttc" id="struct__hw__enet_html_a74e87693fe858d33b6dea0e5f4cab031"><div class="ttname"><a href="struct__hw__enet.html#a74e87693fe858d33b6dea0e5f4cab031">_hw_enet::RMON_R_MC_PKT</a></div><div class="ttdeci">__I hw_enet_rmon_r_mc_pkt_t RMON_R_MC_PKT</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7451</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a48a0c8701018e94dc4d49b59f9079ac3"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a48a0c8701018e94dc4d49b59f9079ac3">_hw_enet_eir::_hw_enet_eir_bitfields::GRA</a></div><div class="ttdeci">uint32_t GRA</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:225</div></div>
<div class="ttc" id="struct__hw__enet_html_a9a14cd8929a871a034906f2625084181"><div class="ttname"><a href="struct__hw__enet.html#a9a14cd8929a871a034906f2625084181">_hw_enet::IEEE_T_1COL</a></div><div class="ttdeci">__I hw_enet_ieee_t_1col_t IEEE_T_1COL</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7438</div></div>
<div class="ttc" id="struct__hw__enet_html_a719582f3b4e18caba117faa9793112ba"><div class="ttname"><a href="struct__hw__enet.html#a719582f3b4e18caba117faa9793112ba">_hw_enet::RMON_R_P64</a></div><div class="ttdeci">__I hw_enet_rmon_r_p64_t RMON_R_P64</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7458</div></div>
<div class="ttc" id="struct__hw__enet_html_aa341a0a7ca6f7823fec468a3a649d76b"><div class="ttname"><a href="struct__hw__enet.html#aa341a0a7ca6f7823fec468a3a649d76b">_hw_enet::IEEE_T_OCTETS_OK</a></div><div class="ttdeci">__I hw_enet_ieee_t_octets_ok_t IEEE_T_OCTETS_OK</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7447</div></div>
<div class="ttc" id="struct__hw__enet__tipg_1_1__hw__enet__tipg__bitfields_html"><div class="ttname"><a href="struct__hw__enet__tipg_1_1__hw__enet__tipg__bitfields.html">_hw_enet_tipg::_hw_enet_tipg_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3728</div></div>
<div class="ttc" id="struct__hw__enet_html_acce741bbd14aff608e0c0103485d0b89"><div class="ttname"><a href="struct__hw__enet.html#acce741bbd14aff608e0c0103485d0b89">_hw_enet::RMON_T_P512TO1023</a></div><div class="ttdeci">__I hw_enet_rmon_t_p512to1023_t RMON_T_P512TO1023</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7432</div></div>
<div class="ttc" id="struct__hw__enet_html_af791754dda3041d306c07e49e2b6139a"><div class="ttname"><a href="struct__hw__enet.html#af791754dda3041d306c07e49e2b6139a">_hw_enet::OPD</a></div><div class="ttdeci">__IO hw_enet_opd_t OPD</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7393</div></div>
<div class="ttc" id="union__hw__enet__tipg_html"><div class="ttname"><a href="union__hw__enet__tipg.html">_hw_enet_tipg</a></div><div class="ttdoc">HW_ENET_TIPG - Transmit Inter-Packet Gap (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3725</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__p64_html"><div class="ttname"><a href="union__hw__enet__rmon__r__p64.html">_hw_enet_rmon_r_p64</a></div><div class="ttdoc">HW_ENET_RMON_R_P64 - Rx 64-Byte Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5719</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__crc__align_html"><div class="ttname"><a href="union__hw__enet__rmon__t__crc__align.html">_hw_enet_rmon_t_crc_align</a></div><div class="ttdoc">HW_ENET_RMON_T_CRC_ALIGN - Tx Packets with CRC/Align Error Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4273</div></div>
<div class="ttc" id="struct__hw__enet_html_a668335ec3c6a8258ec5877b29ae7b112"><div class="ttname"><a href="struct__hw__enet.html#a668335ec3c6a8258ec5877b29ae7b112">_hw_enet::RMON_T_PACKETS</a></div><div class="ttdeci">__I hw_enet_rmon_t_packets_t RMON_T_PACKETS</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7419</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__frag_html"><div class="ttname"><a href="union__hw__enet__rmon__r__frag.html">_hw_enet_rmon_r_frag</a></div><div class="ttdoc">HW_ENET_RMON_R_FRAG - Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5629</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__crc__align_1_1__hw__enet__rmon__r__crc__align__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__crc__align_1_1__hw__enet__rmon__r__crc__align__bitfields.html">_hw_enet_rmon_r_crc_align::_hw_enet_rmon_r_crc_align_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5497</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__mc__pkt_1_1__hw__enet__rmon__t__mc__pkt__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__mc__pkt_1_1__hw__enet__rmon__t__mc__pkt__bitfields.html">_hw_enet_rmon_t_mc_pkt::_hw_enet_rmon_t_mc_pkt_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4231</div></div>
<div class="ttc" id="struct__hw__enet_html_a60691a644e626d6868104bb809159a46"><div class="ttname"><a href="struct__hw__enet.html#a60691a644e626d6868104bb809159a46">_hw_enet::PAUR</a></div><div class="ttdeci">__IO hw_enet_paur_t PAUR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7392</div></div>
<div class="ttc" id="union__hw__enet__tgsr_html"><div class="ttname"><a href="union__hw__enet__tgsr.html">_hw_enet_tgsr</a></div><div class="ttdoc">HW_ENET_TGSR - Timer Global Status Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7011</div></div>
<div class="ttc" id="union__hw__enet__tdsr_html"><div class="ttname"><a href="union__hw__enet__tdsr.html">_hw_enet_tdsr</a></div><div class="ttdoc">HW_ENET_TDSR - Transmit Buffer Descriptor Ring Start Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3131</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a764caebf362bb8e434e85f33f3531dfe"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a764caebf362bb8e434e85f33f3531dfe">_hw_enet_eir::_hw_enet_eir_bitfields::PLR</a></div><div class="ttdeci">uint32_t PLR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:215</div></div>
<div class="ttc" id="struct__hw__enet__rdar_1_1__hw__enet__rdar__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rdar_1_1__hw__enet__rdar__bitfields.html">_hw_enet_rdar::_hw_enet_rdar_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1073</div></div>
<div class="ttc" id="struct__hw__enet__palr_1_1__hw__enet__palr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__palr_1_1__hw__enet__palr__bitfields.html">_hw_enet_palr::_hw_enet_palr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2490</div></div>
<div class="ttc" id="struct__hw__enet_html_a4d631fd1991c4a341282cecf490eaaf7"><div class="ttname"><a href="struct__hw__enet.html#a4d631fd1991c4a341282cecf490eaaf7">_hw_enet::IAUR</a></div><div class="ttdeci">__IO hw_enet_iaur_t IAUR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7395</div></div>
<div class="ttc" id="struct__hw__enet_html_a500db24e26332248656fbca29038daa6"><div class="ttname"><a href="struct__hw__enet.html#a500db24e26332248656fbca29038daa6">_hw_enet::EIMR</a></div><div class="ttdeci">__IO hw_enet_eimr_t EIMR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7375</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__p1024to2047_1_1__hw__enet__rmon__r__p1024to2047__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__p1024to2047_1_1__hw__enet__rmon__r__p1024to2047__bitfields.html">_hw_enet_rmon_r_p1024to2047::_hw_enet_rmon_r_p1024to2047_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5947</div></div>
<div class="ttc" id="struct__hw__enet_html_ae74c2a1ac0454ec88b61c37114e5a19a"><div class="ttname"><a href="struct__hw__enet.html#ae74c2a1ac0454ec88b61c37114e5a19a">_hw_enet::IEEE_T_LCOL</a></div><div class="ttdeci">__I hw_enet_ieee_t_lcol_t IEEE_T_LCOL</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7441</div></div>
<div class="ttc" id="union__hw__enet__taem_html"><div class="ttname"><a href="union__hw__enet__taem.html">_hw_enet_taem</a></div><div class="ttdoc">HW_ENET_TAEM - Transmit FIFO Almost Empty Threshold (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3593</div></div>
<div class="ttc" id="union__hw__enet__tafl_html"><div class="ttname"><a href="union__hw__enet__tafl.html">_hw_enet_tafl</a></div><div class="ttdoc">HW_ENET_TAFL - Transmit FIFO Almost Full Threshold (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3656</div></div>
<div class="ttc" id="struct__hw__enet_html_a2a8c87ee9ff26e578d2655dae28cfdff"><div class="ttname"><a href="struct__hw__enet.html#a2a8c87ee9ff26e578d2655dae28cfdff">_hw_enet::RMON_T_UNDERSIZE</a></div><div class="ttdeci">__I hw_enet_rmon_t_undersize_t RMON_T_UNDERSIZE</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7423</div></div>
<div class="ttc" id="union__hw__enet__ecr_html"><div class="ttname"><a href="union__hw__enet__ecr.html">_hw_enet_ecr</a></div><div class="ttdoc">HW_ENET_ECR - Ethernet Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1202</div></div>
<div class="ttc" id="struct__hw__enet__ieee__t__fdxfc_1_1__hw__enet__ieee__t__fdxfc__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__t__fdxfc_1_1__hw__enet__ieee__t__fdxfc__bitfields.html">_hw_enet_ieee_t_fdxfc::_hw_enet_ieee_t_fdxfc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5271</div></div>
<div class="ttc" id="union__hw__enet__tsem_html"><div class="ttname"><a href="union__hw__enet__tsem.html">_hw_enet_tsem</a></div><div class="ttdoc">HW_ENET_TSEM - Transmit FIFO Section Empty Threshold (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3533</div></div>
<div class="ttc" id="union__hw__enet__rdsr_html"><div class="ttname"><a href="union__hw__enet__rdsr.html">_hw_enet_rdsr</a></div><div class="ttdoc">HW_ENET_RDSR - Receive Descriptor Ring Start Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3069</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__octets_html"><div class="ttname"><a href="union__hw__enet__rmon__r__octets.html">_hw_enet_rmon_r_octets</a></div><div class="ttdoc">HW_ENET_RMON_R_OCTETS - Rx Octets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6034</div></div>
<div class="ttc" id="struct__hw__enet_html_aef8c5cd00a7804762704b9fb135f5e46"><div class="ttname"><a href="struct__hw__enet.html#aef8c5cd00a7804762704b9fb135f5e46">_hw_enet::IEEE_T_FDXFC</a></div><div class="ttdeci">__I hw_enet_ieee_t_fdxfc_t IEEE_T_FDXFC</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7446</div></div>
<div class="ttc" id="struct__hw__enet__raem_1_1__hw__enet__raem__bitfields_html"><div class="ttname"><a href="struct__hw__enet__raem_1_1__hw__enet__raem__bitfields.html">_hw_enet_raem::_hw_enet_raem_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3410</div></div>
<div class="ttc" id="struct__hw__enet_html_a32b9b28dc903cd2ab5565a59c5700317"><div class="ttname"><a href="struct__hw__enet.html#a32b9b28dc903cd2ab5565a59c5700317">_hw_enet::MSCR</a></div><div class="ttdeci">__IO hw_enet_mscr_t MSCR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7383</div></div>
<div class="ttc" id="union__hw__enet__tcr_html"><div class="ttname"><a href="union__hw__enet__tcr.html">_hw_enet_tcr</a></div><div class="ttdoc">HW_ENET_TCR - Transmit Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2269</div></div>
<div class="ttc" id="union__hw__enet__atinc_html"><div class="ttname"><a href="union__hw__enet__atinc.html">_hw_enet_atinc</a></div><div class="ttdoc">HW_ENET_ATINC - Time-Stamping Clock Period Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6880</div></div>
<div class="ttc" id="struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields_html"><div class="ttname"><a href="struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields.html">_hw_enet_iaur::_hw_enet_iaur_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2711</div></div>
<div class="ttc" id="union__hw__enet__ialr_html"><div class="ttname"><a href="union__hw__enet__ialr.html">_hw_enet_ialr</a></div><div class="ttdoc">HW_ENET_IALR - Descriptor Individual Lower Address Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2771</div></div>
<div class="ttc" id="union__hw__enet__rcr_html"><div class="ttname"><a href="union__hw__enet__rcr.html">_hw_enet_rcr</a></div><div class="ttdoc">HW_ENET_RCR - Receive Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1859</div></div>
<div class="ttc" id="struct__hw__enet_html_a94fefd092de0014101c112ba52ccaa0d"><div class="ttname"><a href="struct__hw__enet.html#a94fefd092de0014101c112ba52ccaa0d">_hw_enet::RMON_R_P65TO127</a></div><div class="ttdeci">__I hw_enet_rmon_r_p65to127_t RMON_R_P65TO127</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7459</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__octets_1_1__hw__enet__rmon__t__octets__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__octets_1_1__hw__enet__rmon__t__octets__bitfields.html">_hw_enet_rmon_t_octets::_hw_enet_rmon_t_octets_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4867</div></div>
<div class="ttc" id="union__hw__enet__raem_html"><div class="ttname"><a href="union__hw__enet__raem.html">_hw_enet_raem</a></div><div class="ttdoc">HW_ENET_RAEM - Receive FIFO Almost Empty Threshold (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3407</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__octets_html"><div class="ttname"><a href="union__hw__enet__rmon__t__octets.html">_hw_enet_rmon_t_octets</a></div><div class="ttdoc">HW_ENET_RMON_T_OCTETS - Tx Octets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4864</div></div>
<div class="ttc" id="union__hw__enet__rafl_html"><div class="ttname"><a href="union__hw__enet__rafl.html">_hw_enet_rafl</a></div><div class="ttdoc">HW_ENET_RAFL - Receive FIFO Almost Full Threshold (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3470</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__crc__align_1_1__hw__enet__rmon__t__crc__align__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__crc__align_1_1__hw__enet__rmon__t__crc__align__bitfields.html">_hw_enet_rmon_t_crc_align::_hw_enet_rmon_t_crc_align_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4276</div></div>
<div class="ttc" id="union__hw__enet__tdar_html"><div class="ttname"><a href="union__hw__enet__tdar.html">_hw_enet_tdar</a></div><div class="ttdoc">HW_ENET_TDAR - Transmit Descriptor Active Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1137</div></div>
<div class="ttc" id="union__hw__enet__rsem_html"><div class="ttname"><a href="union__hw__enet__rsem.html">_hw_enet_rsem</a></div><div class="ttdoc">HW_ENET_RSEM - Receive FIFO Section Empty Threshold (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3317</div></div>
<div class="ttc" id="union__hw__enet__rsfl_html"><div class="ttname"><a href="union__hw__enet__rsfl.html">_hw_enet_rsfl</a></div><div class="ttdoc">HW_ENET_RSFL - Receive FIFO Section Full Threshold (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3255</div></div>
<div class="ttc" id="struct__hw__enet_html_aef5ee941581c914d936572ef957dedae"><div class="ttname"><a href="struct__hw__enet.html#aef5ee941581c914d936572ef957dedae">_hw_enet::RMON_R_FRAG</a></div><div class="ttdeci">__I hw_enet_rmon_r_frag_t RMON_R_FRAG</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7455</div></div>
<div class="ttc" id="union__hw__enet__ieee__t__fdxfc_html"><div class="ttname"><a href="union__hw__enet__ieee__t__fdxfc.html">_hw_enet_ieee_t_fdxfc</a></div><div class="ttdoc">HW_ENET_IEEE_T_FDXFC - Flow Control Pause Frames Transmitted Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5268</div></div>
<div class="ttc" id="struct__hw__enet_html_a7ec398786236d6bcbfdbff2fd71b319c"><div class="ttname"><a href="struct__hw__enet.html#a7ec398786236d6bcbfdbff2fd71b319c">_hw_enet::GALR</a></div><div class="ttdeci">__IO hw_enet_galr_t GALR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7398</div></div>
<div class="ttc" id="struct__hw__enet__mrbr_1_1__hw__enet__mrbr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__mrbr_1_1__hw__enet__mrbr__bitfields.html">_hw_enet_mrbr::_hw_enet_mrbr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3200</div></div>
<div class="ttc" id="union__hw__enet__galr_html"><div class="ttname"><a href="union__hw__enet__galr.html">_hw_enet_galr</a></div><div class="ttdoc">HW_ENET_GALR - Descriptor Group Lower Address Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2895</div></div>
<div class="ttc" id="struct__hw__enet_html_a7dbb8720ab9339f8451b94930f09047e"><div class="ttname"><a href="struct__hw__enet.html#a7dbb8720ab9339f8451b94930f09047e">_hw_enet::RMON_T_OCTETS</a></div><div class="ttdeci">__I hw_enet_rmon_t_octets_t RMON_T_OCTETS</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7435</div></div>
<div class="ttc" id="struct__hw__enet_html_a3a3eb7c5d85feda435c205d805cb1599"><div class="ttname"><a href="struct__hw__enet.html#a3a3eb7c5d85feda435c205d805cb1599">_hw_enet::RMON_T_P128TO255</a></div><div class="ttdeci">__I hw_enet_rmon_t_p128to255_t RMON_T_P128TO255</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7430</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__p__gte2048_1_1__hw__enet__rmon__r__p__gte2048__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__p__gte2048_1_1__hw__enet__rmon__r__p__gte2048__bitfields.html">_hw_enet_rmon_r_p_gte2048::_hw_enet_rmon_r_p_gte2048_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5992</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__p64_1_1__hw__enet__rmon__r__p64__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__p64_1_1__hw__enet__rmon__r__p64__bitfields.html">_hw_enet_rmon_r_p64::_hw_enet_rmon_r_p64_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5722</div></div>
<div class="ttc" id="union__hw__enet__ieee__t__cserr_html"><div class="ttname"><a href="union__hw__enet__ieee__t__cserr.html">_hw_enet_ieee_t_cserr</a></div><div class="ttdoc">HW_ENET_IEEE_T_CSERR - Frames Transmitted with Carrier Sense Error Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5223</div></div>
<div class="ttc" id="struct__hw__enet__tdar_1_1__hw__enet__tdar__bitfields_html"><div class="ttname"><a href="struct__hw__enet__tdar_1_1__hw__enet__tdar__bitfields.html">_hw_enet_tdar::_hw_enet_tdar_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1140</div></div>
<div class="ttc" id="struct__hw__enet_html_ac9f9d6e95d9eb8bd04a8fc931a3a23ec"><div class="ttname"><a href="struct__hw__enet.html#ac9f9d6e95d9eb8bd04a8fc931a3a23ec">_hw_enet::ATVR</a></div><div class="ttdeci">__IO hw_enet_atvr_t ATVR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7475</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__p128to255_1_1__hw__enet__rmon__t__p128to255__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__p128to255_1_1__hw__enet__rmon__t__p128to255__bitfields.html">_hw_enet_rmon_t_p128to255::_hw_enet_rmon_t_p128to255_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4640</div></div>
<div class="ttc" id="union__hw__enet__rdar_html"><div class="ttname"><a href="union__hw__enet__rdar.html">_hw_enet_rdar</a></div><div class="ttdoc">HW_ENET_RDAR - Receive Descriptor Active Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1070</div></div>
<div class="ttc" id="struct__hw__enet__ieee__t__def_1_1__hw__enet__ieee__t__def__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__t__def_1_1__hw__enet__ieee__t__def__bitfields.html">_hw_enet_ieee_t_def::_hw_enet_ieee_t_def_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5046</div></div>
<div class="ttc" id="struct__hw__enet__atper_1_1__hw__enet__atper__bitfields_html"><div class="ttname"><a href="struct__hw__enet__atper_1_1__hw__enet__atper__bitfields.html">_hw_enet_atper::_hw_enet_atper_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6760</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a3f6f4aa1e4c0e2794b2d8b78a23e38f6"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a3f6f4aa1e4c0e2794b2d8b78a23e38f6">_hw_enet_eir::_hw_enet_eir_bitfields::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:228</div></div>
<div class="ttc" id="union__hw__enet__ftrl_html"><div class="ttname"><a href="union__hw__enet__ftrl.html">_hw_enet_ftrl</a></div><div class="ttdoc">HW_ENET_FTRL - Frame Truncation Length (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3784</div></div>
<div class="ttc" id="struct__hw__enet_html_a64b3059a162707024dfc93de023b8589"><div class="ttname"><a href="struct__hw__enet.html#a64b3059a162707024dfc93de023b8589">_hw_enet::MMFR</a></div><div class="ttdeci">__IO hw_enet_mmfr_t MMFR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7382</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__col_1_1__hw__enet__rmon__t__col__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__col_1_1__hw__enet__rmon__t__col__bitfields.html">_hw_enet_rmon_t_col::_hw_enet_rmon_t_col_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4503</div></div>
<div class="ttc" id="union__hw__enet__atper_html"><div class="ttname"><a href="union__hw__enet__atper.html">_hw_enet_atper</a></div><div class="ttdoc">HW_ENET_ATPER - Timer Period Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6757</div></div>
<div class="ttc" id="struct__hw__enet__ieee__t__1col_1_1__hw__enet__ieee__t__1col__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__t__1col_1_1__hw__enet__ieee__t__1col__bitfields.html">_hw_enet_ieee_t_1col::_hw_enet_ieee_t_1col_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4956</div></div>
<div class="ttc" id="struct__hw__enet__mmfr_1_1__hw__enet__mmfr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__mmfr_1_1__hw__enet__mmfr__bitfields.html">_hw_enet_mmfr::_hw_enet_mmfr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1462</div></div>
<div class="ttc" id="union__hw__enet__mmfr_html"><div class="ttname"><a href="union__hw__enet__mmfr.html">_hw_enet_mmfr</a></div><div class="ttdoc">HW_ENET_MMFR - MII Management Frame Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1459</div></div>
<div class="ttc" id="struct__hw__enet_html_ae8fadb1bc74d3e79e51307412c7da94d"><div class="ttname"><a href="struct__hw__enet.html#ae8fadb1bc74d3e79e51307412c7da94d">_hw_enet::MRBR</a></div><div class="ttdeci">__IO hw_enet_mrbr_t MRBR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7404</div></div>
<div class="ttc" id="struct__hw__enet_html_a65b22140bc5c3582f7a6f61c4a3a33ee"><div class="ttname"><a href="struct__hw__enet.html#a65b22140bc5c3582f7a6f61c4a3a33ee">_hw_enet::IEEE_T_CSERR</a></div><div class="ttdeci">__I hw_enet_ieee_t_cserr_t IEEE_T_CSERR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7444</div></div>
<div class="ttc" id="struct__hw__enet_html_a4153ebf1a9c3009db2b5cd0683d5825d"><div class="ttname"><a href="struct__hw__enet.html#a4153ebf1a9c3009db2b5cd0683d5825d">_hw_enet::EIR</a></div><div class="ttdeci">__IO hw_enet_eir_t EIR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7374</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a2e7e34896d53bd8d164a6c4515780c1f"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a2e7e34896d53bd8d164a6c4515780c1f">_hw_enet_eir::_hw_enet_eir_bitfields::UN</a></div><div class="ttdeci">uint32_t UN</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:216</div></div>
<div class="ttc" id="struct__hw__enet_html_a855e7a3efeb835e5e6ccee406b2e17a0"><div class="ttname"><a href="struct__hw__enet.html#a855e7a3efeb835e5e6ccee406b2e17a0">_hw_enet::IEEE_R_CRC</a></div><div class="ttdeci">__I hw_enet_ieee_r_crc_t IEEE_R_CRC</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7468</div></div>
<div class="ttc" id="union__hw__enet__paur_html"><div class="ttname"><a href="union__hw__enet__paur.html">_hw_enet_paur</a></div><div class="ttdoc">HW_ENET_PAUR - Physical Address Upper Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2553</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__col_html"><div class="ttname"><a href="union__hw__enet__rmon__t__col.html">_hw_enet_rmon_t_col</a></div><div class="ttdoc">HW_ENET_RMON_T_COL - Tx Collision Count Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4500</div></div>
<div class="ttc" id="struct__hw__enet_html_aff13d9609434a0c2dff18b3489831367"><div class="ttname"><a href="struct__hw__enet.html#aff13d9609434a0c2dff18b3489831367">_hw_enet::IEEE_T_DEF</a></div><div class="ttdeci">__I hw_enet_ieee_t_def_t IEEE_T_DEF</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7440</div></div>
<div class="ttc" id="struct__hw__enet__mscr_1_1__hw__enet__mscr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__mscr_1_1__hw__enet__mscr__bitfields.html">_hw_enet_mscr::_hw_enet_mscr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1645</div></div>
<div class="ttc" id="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__atcr_1_1__hw__enet__atcr__bitfields.html">_hw_enet_atcr::_hw_enet_atcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6404</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__p128to255_html"><div class="ttname"><a href="union__hw__enet__rmon__r__p128to255.html">_hw_enet_rmon_r_p128to255</a></div><div class="ttdoc">HW_ENET_RMON_R_P128TO255 - Rx 128- to 255-Byte Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5809</div></div>
<div class="ttc" id="struct__hw__enet__rafl_1_1__hw__enet__rafl__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rafl_1_1__hw__enet__rafl__bitfields.html">_hw_enet_rafl::_hw_enet_rafl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3473</div></div>
<div class="ttc" id="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_html"><div class="ttname"><a href="struct__hw__enet__racc_1_1__hw__enet__racc__bitfields.html">_hw_enet_racc::_hw_enet_racc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3970</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__jab_html"><div class="ttname"><a href="union__hw__enet__rmon__t__jab.html">_hw_enet_rmon_t_jab</a></div><div class="ttdoc">HW_ENET_RMON_T_JAB - Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4455</div></div>
<div class="ttc" id="struct__hw__enet_html_a2979771f272882919e214ed85cb1392c"><div class="ttname"><a href="struct__hw__enet.html#a2979771f272882919e214ed85cb1392c">_hw_enet::RAFL</a></div><div class="ttdeci">__IO hw_enet_rafl_t RAFL</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7409</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__p256to511_1_1__hw__enet__rmon__t__p256to511__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__p256to511_1_1__hw__enet__rmon__t__p256to511__bitfields.html">_hw_enet_rmon_t_p256to511::_hw_enet_rmon_t_p256to511_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4685</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html">_hw_enet_eir::_hw_enet_eir_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:209</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_ae5cd962e945b245999f72097833ed1cf"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#ae5cd962e945b245999f72097833ed1cf">_hw_enet_eir::_hw_enet_eir_bitfields::RXB</a></div><div class="ttdeci">uint32_t RXB</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:221</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__undersize_html"><div class="ttname"><a href="union__hw__enet__rmon__r__undersize.html">_hw_enet_rmon_r_undersize</a></div><div class="ttdoc">HW_ENET_RMON_R_UNDERSIZE - Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5539</div></div>
<div class="ttc" id="struct__hw__enet__mibc_1_1__hw__enet__mibc__bitfields_html"><div class="ttname"><a href="struct__hw__enet__mibc_1_1__hw__enet__mibc__bitfields.html">_hw_enet_mibc::_hw_enet_mibc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1766</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__undersize_1_1__hw__enet__rmon__r__undersize__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__undersize_1_1__hw__enet__rmon__r__undersize__bitfields.html">_hw_enet_rmon_r_undersize::_hw_enet_rmon_r_undersize_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5542</div></div>
<div class="ttc" id="struct__hw__enet_html_a6483b9379bb121d7983a9dccc4b28b09"><div class="ttname"><a href="struct__hw__enet.html#a6483b9379bb121d7983a9dccc4b28b09">_hw_enet::RMON_R_P128TO255</a></div><div class="ttdeci">__I hw_enet_rmon_r_p128to255_t RMON_R_P128TO255</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7460</div></div>
<div class="ttc" id="union__hw__enet__atvr_html"><div class="ttname"><a href="union__hw__enet__atvr.html">_hw_enet_atvr</a></div><div class="ttdoc">HW_ENET_ATVR - Timer Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6641</div></div>
<div class="ttc" id="union__hw__enet__tacc_html"><div class="ttname"><a href="union__hw__enet__tacc.html">_hw_enet_tacc</a></div><div class="ttdoc">HW_ENET_TACC - Transmit Accelerator Function Configuration (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3849</div></div>
<div class="ttc" id="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields.html">_hw_enet_rcr::_hw_enet_rcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1862</div></div>
<div class="ttc" id="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__eimr_1_1__hw__enet__eimr__bitfields.html">_hw_enet_eimr::_hw_enet_eimr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:612</div></div>
<div class="ttc" id="struct__hw__enet_html_a1d8342f193e4df2411cc774cc571ea2f"><div class="ttname"><a href="struct__hw__enet.html#a1d8342f193e4df2411cc774cc571ea2f">_hw_enet::IALR</a></div><div class="ttdeci">__IO hw_enet_ialr_t IALR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7396</div></div>
<div class="ttc" id="struct__hw__enet__ieee__t__frame__ok_1_1__hw__enet__ieee__t__frame__ok__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ieee__t__frame__ok_1_1__hw__enet__ieee__t__frame__ok__bitfields.html">_hw_enet_ieee_t_frame_ok::_hw_enet_ieee_t_frame_ok_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4911</div></div>
<div class="ttc" id="struct__hw__enet__taem_1_1__hw__enet__taem__bitfields_html"><div class="ttname"><a href="struct__hw__enet__taem_1_1__hw__enet__taem__bitfields.html">_hw_enet_taem::_hw_enet_taem_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3596</div></div>
<div class="ttc" id="struct__hw__enet__ialr_1_1__hw__enet__ialr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__ialr_1_1__hw__enet__ialr__bitfields.html">_hw_enet_ialr::_hw_enet_ialr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2774</div></div>
<div class="ttc" id="struct__hw__enet__tsem_1_1__hw__enet__tsem__bitfields_html"><div class="ttname"><a href="struct__hw__enet__tsem_1_1__hw__enet__tsem__bitfields.html">_hw_enet_tsem::_hw_enet_tsem_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3536</div></div>
<div class="ttc" id="struct__hw__enet_html_a4e09306c0ee1ab4050e2091d1f6e4e51"><div class="ttname"><a href="struct__hw__enet.html#a4e09306c0ee1ab4050e2091d1f6e4e51">_hw_enet::RMON_R_P_GTE2048</a></div><div class="ttdeci">__I hw_enet_rmon_r_p_gte2048_t RMON_R_P_GTE2048</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7464</div></div>
<div class="ttc" id="struct__hw__enet_html_a7a4a5372e7d34256b49ebdea5bd8989d"><div class="ttname"><a href="struct__hw__enet.html#a7a4a5372e7d34256b49ebdea5bd8989d">_hw_enet::RMON_T_P_GTE2048</a></div><div class="ttdeci">__I hw_enet_rmon_t_p_gte2048_t RMON_T_P_GTE2048</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7434</div></div>
<div class="ttc" id="union__hw__enet__mibc_html"><div class="ttname"><a href="union__hw__enet__mibc.html">_hw_enet_mibc</a></div><div class="ttdoc">HW_ENET_MIBC - MIB Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:1763</div></div>
<div class="ttc" id="union__hw__enet__eimr_html"><div class="ttname"><a href="union__hw__enet__eimr.html">_hw_enet_eimr</a></div><div class="ttdoc">HW_ENET_EIMR - Interrupt Mask Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:609</div></div>
<div class="ttc" id="struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields.html">_hw_enet_rdsr::_hw_enet_rdsr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3072</div></div>
<div class="ttc" id="struct__hw__enet_html_a278c9422bc5f9d54e565b1178c8a1791"><div class="ttname"><a href="struct__hw__enet.html#a278c9422bc5f9d54e565b1178c8a1791">_hw_enet::RMON_T_OVERSIZE</a></div><div class="ttdeci">__I hw_enet_rmon_t_oversize_t RMON_T_OVERSIZE</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7424</div></div>
<div class="ttc" id="struct__hw__enet_html_a25fa9a6dd7f944a119dbb63f7d51567d"><div class="ttname"><a href="struct__hw__enet.html#a25fa9a6dd7f944a119dbb63f7d51567d">_hw_enet::TSEM</a></div><div class="ttdeci">__IO hw_enet_tsem_t TSEM</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7410</div></div>
<div class="ttc" id="struct__hw__enet_html_a5b8bdaa740eace77903b7e078fe00b17"><div class="ttname"><a href="struct__hw__enet.html#a5b8bdaa740eace77903b7e078fe00b17">_hw_enet::RMON_R_JAB</a></div><div class="ttdeci">__I hw_enet_rmon_r_jab_t RMON_R_JAB</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7456</div></div>
<div class="ttc" id="union__hw__enet__racc_html"><div class="ttname"><a href="union__hw__enet__racc.html">_hw_enet_racc</a></div><div class="ttdoc">HW_ENET_RACC - Receive Accelerator Function Configuration (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3967</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__p512to1023_html"><div class="ttname"><a href="union__hw__enet__rmon__r__p512to1023.html">_hw_enet_rmon_r_p512to1023</a></div><div class="ttdoc">HW_ENET_RMON_R_P512TO1023 - Rx 512- to 1023-Byte Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5899</div></div>
<div class="ttc" id="union__hw__enet__eir_html"><div class="ttname"><a href="union__hw__enet__eir.html">_hw_enet_eir</a></div><div class="ttdoc">HW_ENET_EIR - Interrupt Event Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:206</div></div>
<div class="ttc" id="struct__hw__enet_html_ac204a963d9c7753edddb4e0d5031aefd"><div class="ttname"><a href="struct__hw__enet.html#ac204a963d9c7753edddb4e0d5031aefd">_hw_enet::ATCOR</a></div><div class="ttdeci">__IO hw_enet_atcor_t ATCOR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7478</div></div>
<div class="ttc" id="struct__hw__enet_html_a89424829f10197b4b03621cebaf32453"><div class="ttname"><a href="struct__hw__enet.html#a89424829f10197b4b03621cebaf32453">_hw_enet::RMON_R_OVERSIZE</a></div><div class="ttdeci">__I hw_enet_rmon_r_oversize_t RMON_R_OVERSIZE</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7454</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__packets_1_1__hw__enet__rmon__r__packets__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__packets_1_1__hw__enet__rmon__r__packets__bitfields.html">_hw_enet_rmon_r_packets::_hw_enet_rmon_r_packets_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5362</div></div>
<div class="ttc" id="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields_html_a2729cd74ef03c555b9034d09473f9b1d"><div class="ttname"><a href="struct__hw__enet__eir_1_1__hw__enet__eir__bitfields.html#a2729cd74ef03c555b9034d09473f9b1d">_hw_enet_eir::_hw_enet_eir_bitfields::TS_AVAIL</a></div><div class="ttdeci">uint32_t TS_AVAIL</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:213</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__p512to1023_html"><div class="ttname"><a href="union__hw__enet__rmon__t__p512to1023.html">_hw_enet_rmon_t_p512to1023</a></div><div class="ttdoc">HW_ENET_RMON_T_P512TO1023 - Tx 512- to 1023-byte Packets Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4729</div></div>
<div class="ttc" id="struct__hw__enet__paur_1_1__hw__enet__paur__bitfields_html"><div class="ttname"><a href="struct__hw__enet__paur_1_1__hw__enet__paur__bitfields.html">_hw_enet_paur::_hw_enet_paur_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2556</div></div>
<div class="ttc" id="struct__hw__enet_html_a18440fb0018cb8b5ed1bfaaad3eb6465"><div class="ttname"><a href="struct__hw__enet.html#a18440fb0018cb8b5ed1bfaaad3eb6465">_hw_enet::RSFL</a></div><div class="ttdeci">__IO hw_enet_rsfl_t RSFL</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7406</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__bc__pkt_1_1__hw__enet__rmon__r__bc__pkt__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__bc__pkt_1_1__hw__enet__rmon__r__bc__pkt__bitfields.html">_hw_enet_rmon_r_bc_pkt::_hw_enet_rmon_r_bc_pkt_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5407</div></div>
<div class="ttc" id="union__hw__enet__atstmp_html"><div class="ttname"><a href="union__hw__enet__atstmp.html">_hw_enet_atstmp</a></div><div class="ttdoc">HW_ENET_ATSTMP - Timestamp of Last Transmitted Frame (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6964</div></div>
<div class="ttc" id="struct__hw__enet_html_a6ffea4c3cb08e1b799de2f2678a7a734"><div class="ttname"><a href="struct__hw__enet.html#a6ffea4c3cb08e1b799de2f2678a7a734">_hw_enet::GAUR</a></div><div class="ttdeci">__IO hw_enet_gaur_t GAUR</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7397</div></div>
<div class="ttc" id="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields_html"><div class="ttname"><a href="struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields.html">_hw_enet_tcr::_hw_enet_tcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:2272</div></div>
<div class="ttc" id="union__hw__enet__mrbr_html"><div class="ttname"><a href="union__hw__enet__mrbr.html">_hw_enet_mrbr</a></div><div class="ttdoc">HW_ENET_MRBR - Maximum Receive Buffer Size Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:3197</div></div>
<div class="ttc" id="union__hw__enet__rmon__t__undersize_html"><div class="ttname"><a href="union__hw__enet__rmon__t__undersize.html">_hw_enet_rmon_t_undersize</a></div><div class="ttdoc">HW_ENET_RMON_T_UNDERSIZE - Tx Packets Less Than Bytes and Good CRC Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4318</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__frag_1_1__hw__enet__rmon__r__frag__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__frag_1_1__hw__enet__rmon__r__frag__bitfields.html">_hw_enet_rmon_r_frag::_hw_enet_rmon_r_frag_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5632</div></div>
<div class="ttc" id="struct__hw__enet__rmon__r__p256to511_1_1__hw__enet__rmon__r__p256to511__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__r__p256to511_1_1__hw__enet__rmon__r__p256to511__bitfields.html">_hw_enet_rmon_r_p256to511::_hw_enet_rmon_r_p256to511_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5857</div></div>
<div class="ttc" id="union__hw__enet__rmon__r__p1024to2047_html"><div class="ttname"><a href="union__hw__enet__rmon__r__p1024to2047.html">_hw_enet_rmon_r_p1024to2047</a></div><div class="ttdoc">HW_ENET_RMON_R_P1024TO2047 - Rx 1024- to 2047-Byte Packets Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5944</div></div>
<div class="ttc" id="struct__hw__enet__rmon__t__jab_1_1__hw__enet__rmon__t__jab__bitfields_html"><div class="ttname"><a href="struct__hw__enet__rmon__t__jab_1_1__hw__enet__rmon__t__jab__bitfields.html">_hw_enet_rmon_t_jab::_hw_enet_rmon_t_jab_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:4458</div></div>
<div class="ttc" id="union__hw__enet__ieee__t__def_html"><div class="ttname"><a href="union__hw__enet__ieee__t__def.html">_hw_enet_ieee_t_def</a></div><div class="ttdoc">HW_ENET_IEEE_T_DEF - Frames Transmitted after Deferral Delay Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5043</div></div>
<div class="ttc" id="union__hw__enet__ieee__t__lcol_html"><div class="ttname"><a href="union__hw__enet__ieee__t__lcol.html">_hw_enet_ieee_t_lcol</a></div><div class="ttdoc">HW_ENET_IEEE_T_LCOL - Frames Transmitted with Late Collision Statistic Register (RO) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:5088</div></div>
<div class="ttc" id="union__hw__enet__ieee__r__frame__ok_html"><div class="ttname"><a href="union__hw__enet__ieee__r__frame__ok.html">_hw_enet_ieee_r_frame_ok</a></div><div class="ttdoc">HW_ENET_IEEE_R_FRAME_OK - Frames Received OK Statistic Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:6127</div></div>
<div class="ttc" id="struct__hw__enet_html_a736659a4014abadb3067340a3f5cb85c"><div class="ttname"><a href="struct__hw__enet.html#a736659a4014abadb3067340a3f5cb85c">_hw_enet::RACC</a></div><div class="ttdeci">__IO hw_enet_racc_t RACC</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7417</div></div>
<div class="ttc" id="struct__hw__enet_html_afc13fdd860b7ac04bbfb44e429d6ea49"><div class="ttname"><a href="struct__hw__enet.html#afc13fdd860b7ac04bbfb44e429d6ea49">_hw_enet::TAEM</a></div><div class="ttdeci">__IO hw_enet_taem_t TAEM</div><div class="ttdef"><b>Definition:</b> MK64F12_enet.h:7411</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
