#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13d6440e0 .scope module, "comp_nat" "comp_nat" 2 65;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 1 "min";
    .port_info 3 /OUTPUT 1 "eq";
P_0x13d608110 .param/l "N" 0 2 70, +C4<00000000000000000000000000000010>;
o0x140040010 .functor BUFZ 2, C4<zz>; HiZ drive
v0x13d6562e0_0 .net "a", 1 0, o0x140040010;  0 drivers
o0x140040040 .functor BUFZ 2, C4<zz>; HiZ drive
v0x13d66cd00_0 .net "b", 1 0, o0x140040040;  0 drivers
v0x13d66cda0_0 .net "eq", 0 0, L_0x13d67a0c0;  1 drivers
v0x13d66ce50_0 .net "min", 0 0, L_0x13d67a020;  1 drivers
L_0x13d67a020 .cmp/gt 2, o0x140040040, o0x140040010;
L_0x13d67a0c0 .cmp/eq 2, o0x140040010, o0x140040040;
S_0x13d644810 .scope module, "diff" "diff" 2 24;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /INPUT 1 "b_in";
    .port_info 3 /OUTPUT 8 "d";
    .port_info 4 /OUTPUT 1 "b_out";
    .port_info 5 /OUTPUT 1 "ow";
P_0x13d61fa30 .param/l "N" 0 2 28, +C4<00000000000000000000000000001000>;
L_0x13d67ac60 .functor XNOR 1, L_0x13d67a9f0, L_0x13d67ab30, C4<0>, C4<0>;
L_0x13d67aeb0 .functor XNOR 1, L_0x13d67acd0, L_0x13d67ad70, C4<0>, C4<0>;
L_0x140078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d66cf40_0 .net *"_ivl_10", 0 0, L_0x140078058;  1 drivers
v0x13d66d000_0 .net *"_ivl_11", 8 0, L_0x13d67a5e0;  1 drivers
v0x13d66d0a0_0 .net *"_ivl_13", 8 0, L_0x13d67a750;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d66d150_0 .net *"_ivl_16", 7 0, L_0x1400780a0;  1 drivers
v0x13d66d200_0 .net *"_ivl_17", 8 0, L_0x13d67a830;  1 drivers
v0x13d66d2f0_0 .net *"_ivl_20", 0 0, L_0x13d67a9f0;  1 drivers
v0x13d66d3a0_0 .net *"_ivl_22", 0 0, L_0x13d67ab30;  1 drivers
v0x13d66d450_0 .net *"_ivl_23", 0 0, L_0x13d67ac60;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d66d4f0_0 .net/2s *"_ivl_25", 1 0, L_0x1400780e8;  1 drivers
v0x13d66d600_0 .net *"_ivl_28", 0 0, L_0x13d67acd0;  1 drivers
v0x13d66d6b0_0 .net *"_ivl_3", 8 0, L_0x13d67a360;  1 drivers
v0x13d66d760_0 .net *"_ivl_30", 0 0, L_0x13d67ad70;  1 drivers
v0x13d66d810_0 .net *"_ivl_31", 0 0, L_0x13d67aeb0;  1 drivers
L_0x140078130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d66d8b0_0 .net/2s *"_ivl_33", 1 0, L_0x140078130;  1 drivers
L_0x140078178 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13d66d960_0 .net/2s *"_ivl_35", 1 0, L_0x140078178;  1 drivers
v0x13d66da10_0 .net *"_ivl_37", 1 0, L_0x13d67afa0;  1 drivers
v0x13d66dac0_0 .net *"_ivl_39", 1 0, L_0x13d67b100;  1 drivers
L_0x140078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d66dc50_0 .net *"_ivl_6", 0 0, L_0x140078010;  1 drivers
v0x13d66dce0_0 .net *"_ivl_7", 8 0, L_0x13d67a4a0;  1 drivers
o0x140040520 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d66dd90_0 .net "b_in", 0 0, o0x140040520;  0 drivers
v0x13d66de30_0 .net "b_out", 0 0, L_0x13d67a1e0;  1 drivers
v0x13d66ded0_0 .net "d", 7 0, L_0x13d67a280;  1 drivers
v0x13d66df80_0 .net "ow", 0 0, L_0x13d67b290;  1 drivers
o0x1400405e0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13d66e020_0 .net "x", 7 0, o0x1400405e0;  0 drivers
o0x140040610 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13d66e0d0_0 .net "y", 7 0, o0x140040610;  0 drivers
L_0x13d67a1e0 .part L_0x13d67a830, 8, 1;
L_0x13d67a280 .part L_0x13d67a830, 0, 8;
L_0x13d67a360 .concat [ 8 1 0 0], o0x1400405e0, L_0x140078010;
L_0x13d67a4a0 .concat [ 8 1 0 0], o0x140040610, L_0x140078058;
L_0x13d67a5e0 .arith/sub 9, L_0x13d67a360, L_0x13d67a4a0;
L_0x13d67a750 .concat [ 1 8 0 0], o0x140040520, L_0x1400780a0;
L_0x13d67a830 .delay 9 (1,1,1) L_0x13d67a830/d;
L_0x13d67a830/d .arith/sub 9, L_0x13d67a5e0, L_0x13d67a750;
L_0x13d67a9f0 .part o0x1400405e0, 7, 1;
L_0x13d67ab30 .part o0x140040610, 7, 1;
L_0x13d67acd0 .part o0x1400405e0, 7, 1;
L_0x13d67ad70 .part L_0x13d67a280, 7, 1;
L_0x13d67afa0 .functor MUXZ 2, L_0x140078178, L_0x140078130, L_0x13d67aeb0, C4<>;
L_0x13d67b100 .functor MUXZ 2, L_0x13d67afa0, L_0x1400780e8, L_0x13d67ac60, C4<>;
L_0x13d67b290 .delay 1 (1,1,1) L_0x13d67b290/d;
L_0x13d67b290/d .part L_0x13d67b100, 0, 1;
S_0x13d6540f0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x13d6797a0_0 .net "clock", 0 0, L_0x13d67b3b0;  1 drivers
v0x13d6798c0_0 .net "dav_", 0 0, L_0x13d67b4f0;  1 drivers
v0x13d679950_0 .var "eocx", 0 0;
v0x13d679a20_0 .var "eocy", 0 0;
v0x13d679af0_0 .var "error", 0 0;
v0x13d679bc0_0 .net "q", 31 0, L_0x13d67b560;  1 drivers
v0x13d679c90_0 .var "reset_", 0 0;
v0x13d679d20_0 .var "rfd", 0 0;
v0x13d679df0_0 .net "soc", 0 0, L_0x13d67b420;  1 drivers
v0x13d679f00_0 .var "x", 7 0;
v0x13d679f90_0 .var "y", 7 0;
E_0x13d66d580 .event posedge, v0x13d679af0_0;
S_0x13d66e210 .scope module, "clk" "clock_generator" 3 5, 3 155 0, S_0x13d6540f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock";
P_0x13d66e3d0 .param/l "HALF_PERIOD" 0 3 160, +C4<00000000000000000000000000000101>;
L_0x13d67b3b0 .functor BUFZ 1, v0x13d66e4f0_0, C4<0>, C4<0>, C4<0>;
v0x13d66e4f0_0 .var "CLOCK", 0 0;
v0x13d66e590_0 .net "clock", 0 0, L_0x13d67b3b0;  alias, 1 drivers
S_0x13d66e630 .scope module, "dut" "ABC" 3 19, 4 1 0, S_0x13d6540f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "soc";
    .port_info 1 /INPUT 1 "eocx";
    .port_info 2 /INPUT 8 "x";
    .port_info 3 /INPUT 1 "eocy";
    .port_info 4 /INPUT 8 "y";
    .port_info 5 /OUTPUT 1 "dav_";
    .port_info 6 /INPUT 1 "rfd";
    .port_info 7 /OUTPUT 32 "q";
    .port_info 8 /INPUT 1 "clock";
    .port_info 9 /INPUT 1 "reset_";
v0x13d66fb80_0 .net "b0", 0 0, L_0x13d67f210;  1 drivers
v0x13d677530_0 .net "b1", 0 0, L_0x13d67f170;  1 drivers
v0x13d677600_0 .net "b2", 0 0, L_0x13d67f090;  1 drivers
v0x13d6776d0_0 .net "b3", 0 0, L_0x13d67eff0;  1 drivers
v0x13d677760_0 .net "c0", 0 0, L_0x13d67b6e0;  1 drivers
v0x13d677830_0 .net "c1", 0 0, L_0x13d67b7d0;  1 drivers
v0x13d677900_0 .net "c2", 0 0, L_0x13d67b940;  1 drivers
v0x13d6779d0_0 .net "clock", 0 0, L_0x13d67b3b0;  alias, 1 drivers
v0x13d677a60_0 .net "dav_", 0 0, L_0x13d67b4f0;  alias, 1 drivers
v0x13d677b70_0 .net "eocx", 0 0, v0x13d679950_0;  1 drivers
v0x13d677c00_0 .net "eocy", 0 0, v0x13d679a20_0;  1 drivers
v0x13d677c90_0 .net "q", 31 0, L_0x13d67b560;  alias, 1 drivers
v0x13d677d20_0 .net "reset_", 0 0, v0x13d679c90_0;  1 drivers
v0x13d677db0_0 .net "rfd", 0 0, v0x13d679d20_0;  1 drivers
v0x13d677e40_0 .net "soc", 0 0, L_0x13d67b420;  alias, 1 drivers
v0x13d677ed0_0 .net "x", 7 0, v0x13d679f00_0;  1 drivers
v0x13d677f60_0 .net "y", 7 0, v0x13d679f90_0;  1 drivers
S_0x13d66e8e0 .scope module, "pc" "PC" 4 28, 4 103 0, S_0x13d66e630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset_";
    .port_info 2 /OUTPUT 1 "b0";
    .port_info 3 /OUTPUT 1 "b1";
    .port_info 4 /OUTPUT 1 "b2";
    .port_info 5 /OUTPUT 1 "b3";
    .port_info 6 /INPUT 1 "c0";
    .port_info 7 /INPUT 1 "c1";
    .port_info 8 /INPUT 1 "c2";
P_0x13d66eaa0 .param/l "S0" 1 4 119, +C4<00000000000000000000000000000000>;
P_0x13d66eae0 .param/l "S1" 1 4 120, +C4<00000000000000000000000000000001>;
P_0x13d66eb20 .param/l "S2" 1 4 121, +C4<00000000000000000000000000000010>;
P_0x13d66eb60 .param/l "S3" 1 4 122, +C4<00000000000000000000000000000011>;
v0x13d66ef70_0 .var "STAR", 2 0;
v0x13d66f030_0 .net *"_ivl_11", 0 0, L_0x13d67f460;  1 drivers
L_0x140078880 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13d66f0d0_0 .net/2u *"_ivl_13", 3 0, L_0x140078880;  1 drivers
v0x13d66f160_0 .net *"_ivl_15", 31 0, L_0x13d67f580;  1 drivers
L_0x1400788c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d66f1f0_0 .net *"_ivl_18", 28 0, L_0x1400788c8;  1 drivers
L_0x140078910 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13d66f2c0_0 .net/2u *"_ivl_19", 31 0, L_0x140078910;  1 drivers
v0x13d66f360_0 .net *"_ivl_21", 0 0, L_0x13d67cdb0;  1 drivers
L_0x140078958 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x13d66f400_0 .net/2u *"_ivl_23", 3 0, L_0x140078958;  1 drivers
v0x13d66f4b0_0 .net *"_ivl_25", 31 0, L_0x13d67f940;  1 drivers
L_0x1400789a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d66f5c0_0 .net *"_ivl_28", 28 0, L_0x1400789a0;  1 drivers
L_0x1400789e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13d66f670_0 .net/2u *"_ivl_29", 31 0, L_0x1400789e8;  1 drivers
v0x13d66f720_0 .net *"_ivl_31", 0 0, L_0x13d67fa50;  1 drivers
L_0x140078a30 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x13d66f7c0_0 .net/2u *"_ivl_33", 3 0, L_0x140078a30;  1 drivers
L_0x140078a78 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x13d66f870_0 .net/2u *"_ivl_35", 3 0, L_0x140078a78;  1 drivers
v0x13d66f920_0 .net *"_ivl_37", 3 0, L_0x13d67fb70;  1 drivers
v0x13d66f9d0_0 .net *"_ivl_39", 3 0, L_0x13d67fd10;  1 drivers
v0x13d66fa80_0 .net *"_ivl_41", 3 0, L_0x13d67fe70;  1 drivers
v0x13d66fc10_0 .net *"_ivl_44", 31 0, L_0x13d67ffd0;  1 drivers
L_0x140078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d66fca0_0 .net *"_ivl_47", 30 0, L_0x140078ac0;  1 drivers
L_0x140078b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d66fd50_0 .net/2u *"_ivl_48", 31 0, L_0x140078b08;  1 drivers
v0x13d66fe00_0 .net *"_ivl_5", 31 0, L_0x13d67f330;  1 drivers
v0x13d66feb0_0 .net *"_ivl_50", 0 0, L_0x13d6800b0;  1 drivers
L_0x1400787f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d66ff50_0 .net *"_ivl_8", 28 0, L_0x1400787f0;  1 drivers
L_0x140078838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d670000_0 .net/2u *"_ivl_9", 31 0, L_0x140078838;  1 drivers
v0x13d6700b0_0 .net "b0", 0 0, L_0x13d67f210;  alias, 1 drivers
v0x13d670150_0 .net "b1", 0 0, L_0x13d67f170;  alias, 1 drivers
v0x13d6701f0_0 .net "b2", 0 0, L_0x13d67f090;  alias, 1 drivers
v0x13d670290_0 .net "b3", 0 0, L_0x13d67eff0;  alias, 1 drivers
v0x13d670330_0 .net "c0", 0 0, L_0x13d67b6e0;  alias, 1 drivers
v0x13d6703d0_0 .net "c1", 0 0, L_0x13d67b7d0;  alias, 1 drivers
v0x13d670470_0 .net "c2", 0 0, L_0x13d67b940;  alias, 1 drivers
v0x13d670510_0 .net "clock", 0 0, L_0x13d67b3b0;  alias, 1 drivers
v0x13d6705c0_0 .net "reset_", 0 0, v0x13d679c90_0;  alias, 1 drivers
E_0x13d66eed0 .event posedge, v0x13d66e590_0;
E_0x13d66ef20 .event anyedge, L_0x13d6800b0;
L_0x13d67eff0 .part L_0x13d67fe70, 3, 1;
L_0x13d67f090 .part L_0x13d67fe70, 2, 1;
L_0x13d67f170 .part L_0x13d67fe70, 1, 1;
L_0x13d67f210 .part L_0x13d67fe70, 0, 1;
L_0x13d67f330 .concat [ 3 29 0 0], v0x13d66ef70_0, L_0x1400787f0;
L_0x13d67f460 .cmp/eq 32, L_0x13d67f330, L_0x140078838;
L_0x13d67f580 .concat [ 3 29 0 0], v0x13d66ef70_0, L_0x1400788c8;
L_0x13d67cdb0 .cmp/eq 32, L_0x13d67f580, L_0x140078910;
L_0x13d67f940 .concat [ 3 29 0 0], v0x13d66ef70_0, L_0x1400789a0;
L_0x13d67fa50 .cmp/eq 32, L_0x13d67f940, L_0x1400789e8;
L_0x13d67fb70 .functor MUXZ 4, L_0x140078a78, L_0x140078a30, L_0x13d67fa50, C4<>;
L_0x13d67fd10 .functor MUXZ 4, L_0x13d67fb70, L_0x140078958, L_0x13d67cdb0, C4<>;
L_0x13d67fe70 .functor MUXZ 4, L_0x13d67fd10, L_0x140078880, L_0x13d67f460, C4<>;
L_0x13d67ffd0 .concat [ 1 31 0 0], v0x13d679c90_0, L_0x140078ac0;
L_0x13d6800b0 .cmp/eq 32, L_0x13d67ffd0, L_0x140078b08;
S_0x13d670850 .scope module, "po" "PO" 4 17, 4 36 0, S_0x13d66e630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "soc";
    .port_info 1 /INPUT 1 "eocx";
    .port_info 2 /INPUT 8 "x";
    .port_info 3 /INPUT 1 "eocy";
    .port_info 4 /INPUT 8 "y";
    .port_info 5 /OUTPUT 1 "dav_";
    .port_info 6 /INPUT 1 "rfd";
    .port_info 7 /OUTPUT 32 "q";
    .port_info 8 /INPUT 1 "clock";
    .port_info 9 /INPUT 1 "reset_";
    .port_info 10 /INPUT 1 "b0";
    .port_info 11 /INPUT 1 "b1";
    .port_info 12 /INPUT 1 "b2";
    .port_info 13 /INPUT 1 "b3";
    .port_info 14 /OUTPUT 1 "c0";
    .port_info 15 /OUTPUT 1 "c1";
    .port_info 16 /OUTPUT 1 "c2";
L_0x13d67b420 .functor BUFZ 1, v0x13d675b30_0, C4<0>, C4<0>, C4<0>;
L_0x13d67b4f0 .functor BUFZ 1, v0x13d6759e0_0, C4<0>, C4<0>, C4<0>;
L_0x13d67b560 .functor BUFZ 32, v0x13d675a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13d67b5d0 .functor NOT 1, v0x13d679950_0, C4<0>, C4<0>, C4<0>;
L_0x13d67b640 .functor NOT 1, v0x13d679a20_0, C4<0>, C4<0>, C4<0>;
L_0x13d67b6e0 .functor AND 1, L_0x13d67b5d0, L_0x13d67b640, C4<1>, C4<1>;
L_0x13d67b7d0 .functor AND 1, v0x13d679950_0, v0x13d679a20_0, C4<1>, C4<1>;
L_0x13d67b940 .functor NOT 1, v0x13d679d20_0, C4<0>, C4<0>, C4<0>;
v0x13d6759e0_0 .var "DAV_", 0 0;
v0x13d675a90_0 .var "Q", 31 0;
v0x13d675b30_0 .var "SOC", 0 0;
v0x13d675be0_0 .net *"_ivl_17", 31 0, L_0x13d67e8e0;  1 drivers
L_0x140078640 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d675c80_0 .net *"_ivl_20", 30 0, L_0x140078640;  1 drivers
L_0x140078688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d675d70_0 .net/2u *"_ivl_21", 31 0, L_0x140078688;  1 drivers
v0x13d675e20_0 .net *"_ivl_23", 0 0, L_0x13d67ea00;  1 drivers
v0x13d675ec0_0 .net *"_ivl_29", 31 0, L_0x13d67eb40;  1 drivers
L_0x1400786d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d675f70_0 .net *"_ivl_32", 30 0, L_0x1400786d0;  1 drivers
L_0x140078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d676080_0 .net/2u *"_ivl_33", 31 0, L_0x140078718;  1 drivers
v0x13d676130_0 .net *"_ivl_35", 0 0, L_0x13d67ec60;  1 drivers
v0x13d6761d0_0 .net *"_ivl_41", 31 0, L_0x13d67eda0;  1 drivers
L_0x140078760 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d676280_0 .net *"_ivl_44", 30 0, L_0x140078760;  1 drivers
L_0x1400787a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d676330_0 .net/2u *"_ivl_45", 31 0, L_0x1400787a8;  1 drivers
v0x13d6763e0_0 .net *"_ivl_47", 0 0, L_0x13d67eed0;  1 drivers
v0x13d676480_0 .net *"_ivl_6", 0 0, L_0x13d67b5d0;  1 drivers
v0x13d676530_0 .net *"_ivl_8", 0 0, L_0x13d67b640;  1 drivers
v0x13d6766c0_0 .net "b0", 0 0, L_0x13d67f210;  alias, 1 drivers
v0x13d676750_0 .net "b1", 0 0, L_0x13d67f170;  alias, 1 drivers
v0x13d6767e0_0 .net "b2", 0 0, L_0x13d67f090;  alias, 1 drivers
v0x13d676870_0 .net "b3", 0 0, L_0x13d67eff0;  alias, 1 drivers
v0x13d676900_0 .net "c0", 0 0, L_0x13d67b6e0;  alias, 1 drivers
v0x13d676990_0 .net "c1", 0 0, L_0x13d67b7d0;  alias, 1 drivers
v0x13d676a40_0 .net "c2", 0 0, L_0x13d67b940;  alias, 1 drivers
v0x13d676af0_0 .net "clock", 0 0, L_0x13d67b3b0;  alias, 1 drivers
v0x13d676bc0_0 .net "dav_", 0 0, L_0x13d67b4f0;  alias, 1 drivers
v0x13d676c50_0 .net "eocx", 0 0, v0x13d679950_0;  alias, 1 drivers
v0x13d676ce0_0 .net "eocy", 0 0, v0x13d679a20_0;  alias, 1 drivers
v0x13d676d70_0 .net "q", 31 0, L_0x13d67b560;  alias, 1 drivers
v0x13d676e00_0 .net "quadrato", 17 0, L_0x13d67e760;  1 drivers
v0x13d676e90_0 .net "reset_", 0 0, v0x13d679c90_0;  alias, 1 drivers
v0x13d676f40_0 .net "rfd", 0 0, v0x13d679d20_0;  alias, 1 drivers
v0x13d676fd0_0 .net "soc", 0 0, L_0x13d67b420;  alias, 1 drivers
v0x13d6765c0_0 .net "x", 7 0, v0x13d679f00_0;  alias, 1 drivers
v0x13d6772e0_0 .net "y", 7 0, v0x13d679f90_0;  alias, 1 drivers
E_0x13d670b60 .event anyedge, L_0x13d67eed0;
E_0x13d670bb0 .event anyedge, L_0x13d67ec60;
E_0x13d670c00 .event anyedge, L_0x13d67ea00;
L_0x13d67e8e0 .concat [ 1 31 0 0], v0x13d679c90_0, L_0x140078640;
L_0x13d67ea00 .cmp/eq 32, L_0x13d67e8e0, L_0x140078688;
L_0x13d67eb40 .concat [ 1 31 0 0], v0x13d679c90_0, L_0x1400786d0;
L_0x13d67ec60 .cmp/eq 32, L_0x13d67eb40, L_0x140078718;
L_0x13d67eda0 .concat [ 1 31 0 0], v0x13d679c90_0, L_0x140078760;
L_0x13d67eed0 .cmp/eq 32, L_0x13d67eda0, L_0x1400787a8;
S_0x13d670c60 .scope module, "qds" "QUADRATO_DELLA_SOMMA" 4 72, 4 136 0, S_0x13d670850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /OUTPUT 18 "quadrato";
L_0x140078448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d675300_0 .net/2u *"_ivl_6", 0 0, L_0x140078448;  1 drivers
v0x13d6753c0_0 .net "quadrato", 17 0, L_0x13d67e760;  alias, 1 drivers
v0x13d675460_0 .net "s1", 16 0, L_0x13d67d830;  1 drivers
v0x13d675530_0 .net "x", 7 0, v0x13d679f00_0;  alias, 1 drivers
v0x13d6755c0_0 .net "x_quadrato", 15 0, L_0x13d67bd30;  1 drivers
v0x13d6756d0_0 .net "xy", 15 0, L_0x13d67c7b0;  1 drivers
v0x13d675760_0 .net "xy2", 16 0, L_0x13d67c8f0;  1 drivers
v0x13d675810_0 .net "y", 7 0, v0x13d679f90_0;  alias, 1 drivers
v0x13d6758a0_0 .net "y_quadrato", 15 0, L_0x13d67c2d0;  1 drivers
L_0x13d67c8f0 .concat [ 1 16 0 0], L_0x140078448, L_0x13d67c7b0;
L_0x13d67d830 .concat8 [ 16 1 0 0], L_0x13d67cb10, L_0x13d67ca70;
L_0x13d67e760 .concat8 [ 17 1 0 0], L_0x13d67da50, L_0x13d67d9b0;
S_0x13d670ea0 .scope module, "a1" "add" 4 167, 2 4 0, S_0x13d670c60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x";
    .port_info 1 /INPUT 16 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 16 "s";
    .port_info 4 /OUTPUT 1 "c_out";
    .port_info 5 /OUTPUT 1 "ow";
P_0x13d671070 .param/l "N" 0 2 8, +C4<00000000000000000000000000010000>;
L_0x13d67d3d0 .functor XNOR 1, L_0x13d67d1f0, L_0x13d67d330, C4<0>, C4<0>;
L_0x13d67d610 .functor XOR 1, L_0x13d67d480, L_0x13d67d570, C4<0>, C4<0>;
L_0x13d67d700/d .functor AND 1, L_0x13d67d3d0, L_0x13d67d610, C4<1>, C4<1>;
L_0x13d67d700 .delay 1 (1,1,1) L_0x13d67d700/d;
L_0x1400784d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d671250_0 .net *"_ivl_10", 0 0, L_0x1400784d8;  1 drivers
v0x13d671310_0 .net *"_ivl_11", 16 0, L_0x13d67cf70;  1 drivers
L_0x140078c28 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d6713b0_0 .net *"_ivl_13", 16 0, L_0x140078c28;  1 drivers
v0x13d671440_0 .net *"_ivl_17", 16 0, L_0x13d67d0b0;  1 drivers
v0x13d6714d0_0 .net *"_ivl_20", 0 0, L_0x13d67d1f0;  1 drivers
v0x13d6715a0_0 .net *"_ivl_22", 0 0, L_0x13d67d330;  1 drivers
v0x13d671650_0 .net *"_ivl_23", 0 0, L_0x13d67d3d0;  1 drivers
v0x13d6716f0_0 .net *"_ivl_26", 0 0, L_0x13d67d480;  1 drivers
v0x13d6717a0_0 .net *"_ivl_28", 0 0, L_0x13d67d570;  1 drivers
v0x13d6718b0_0 .net *"_ivl_29", 0 0, L_0x13d67d610;  1 drivers
v0x13d671950_0 .net *"_ivl_3", 16 0, L_0x13d67cc10;  1 drivers
L_0x140078490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d671a00_0 .net *"_ivl_6", 0 0, L_0x140078490;  1 drivers
v0x13d671ab0_0 .net *"_ivl_7", 16 0, L_0x13d67ceb0;  1 drivers
L_0x140078520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d671b60_0 .net "c_in", 0 0, L_0x140078520;  1 drivers
v0x13d671c00_0 .net "c_out", 0 0, L_0x13d67ca70;  1 drivers
v0x13d671ca0_0 .net "ow", 0 0, L_0x13d67d700;  1 drivers
v0x13d671d40_0 .net "s", 15 0, L_0x13d67cb10;  1 drivers
v0x13d671ed0_0 .net "x", 15 0, L_0x13d67bd30;  alias, 1 drivers
v0x13d671f60_0 .net "y", 15 0, L_0x13d67c2d0;  alias, 1 drivers
L_0x13d67ca70 .part L_0x13d67d0b0, 16, 1;
L_0x13d67cb10 .part L_0x13d67d0b0, 0, 16;
L_0x13d67cc10 .concat [ 16 1 0 0], L_0x13d67bd30, L_0x140078490;
L_0x13d67ceb0 .concat [ 16 1 0 0], L_0x13d67c2d0, L_0x1400784d8;
L_0x13d67cf70 .arith/sum 17, L_0x13d67cc10, L_0x13d67ceb0;
L_0x13d67d0b0 .delay 17 (1,1,1) L_0x13d67d0b0/d;
L_0x13d67d0b0/d .arith/sum 17, L_0x13d67cf70, L_0x140078c28;
L_0x13d67d1f0 .part L_0x13d67bd30, 15, 1;
L_0x13d67d330 .part L_0x13d67c2d0, 15, 1;
L_0x13d67d480 .part L_0x13d67bd30, 15, 1;
L_0x13d67d570 .part L_0x13d67cb10, 15, 1;
S_0x13d6720a0 .scope module, "a2" "add" 4 173, 2 4 0, S_0x13d670c60;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "x";
    .port_info 1 /INPUT 17 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 17 "s";
    .port_info 4 /OUTPUT 1 "c_out";
    .port_info 5 /OUTPUT 1 "ow";
P_0x13d672210 .param/l "N" 0 2 8, +C4<00000000000000000000000000010001>;
L_0x13d67e340 .functor XNOR 1, L_0x13d67e060, L_0x13d67e220, C4<0>, C4<0>;
L_0x13d67e540 .functor XOR 1, L_0x13d67e3b0, L_0x13d67e4a0, C4<0>, C4<0>;
L_0x13d67e630/d .functor AND 1, L_0x13d67e340, L_0x13d67e540, C4<1>, C4<1>;
L_0x13d67e630 .delay 1 (1,1,1) L_0x13d67e630/d;
L_0x1400785b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d6723a0_0 .net *"_ivl_10", 0 0, L_0x1400785b0;  1 drivers
v0x13d672450_0 .net *"_ivl_11", 17 0, L_0x13d67ddb0;  1 drivers
L_0x140078c70 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d6724f0_0 .net *"_ivl_13", 17 0, L_0x140078c70;  1 drivers
v0x13d672580_0 .net *"_ivl_17", 17 0, L_0x13d67df20;  1 drivers
v0x13d672610_0 .net *"_ivl_20", 0 0, L_0x13d67e060;  1 drivers
v0x13d6726e0_0 .net *"_ivl_22", 0 0, L_0x13d67e220;  1 drivers
v0x13d672790_0 .net *"_ivl_23", 0 0, L_0x13d67e340;  1 drivers
v0x13d672830_0 .net *"_ivl_26", 0 0, L_0x13d67e3b0;  1 drivers
v0x13d6728e0_0 .net *"_ivl_28", 0 0, L_0x13d67e4a0;  1 drivers
v0x13d6729f0_0 .net *"_ivl_29", 0 0, L_0x13d67e540;  1 drivers
v0x13d672a90_0 .net *"_ivl_3", 17 0, L_0x13d67db50;  1 drivers
L_0x140078568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d672b40_0 .net *"_ivl_6", 0 0, L_0x140078568;  1 drivers
v0x13d672bf0_0 .net *"_ivl_7", 17 0, L_0x13d67dc90;  1 drivers
L_0x1400785f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d672ca0_0 .net "c_in", 0 0, L_0x1400785f8;  1 drivers
v0x13d672d40_0 .net "c_out", 0 0, L_0x13d67d9b0;  1 drivers
v0x13d672de0_0 .net "ow", 0 0, L_0x13d67e630;  1 drivers
v0x13d672e80_0 .net "s", 16 0, L_0x13d67da50;  1 drivers
v0x13d673010_0 .net "x", 16 0, L_0x13d67d830;  alias, 1 drivers
v0x13d6730a0_0 .net "y", 16 0, L_0x13d67c8f0;  alias, 1 drivers
L_0x13d67d9b0 .part L_0x13d67df20, 17, 1;
L_0x13d67da50 .part L_0x13d67df20, 0, 17;
L_0x13d67db50 .concat [ 17 1 0 0], L_0x13d67d830, L_0x140078568;
L_0x13d67dc90 .concat [ 17 1 0 0], L_0x13d67c8f0, L_0x1400785b0;
L_0x13d67ddb0 .arith/sum 18, L_0x13d67db50, L_0x13d67dc90;
L_0x13d67df20 .delay 18 (1,1,1) L_0x13d67df20/d;
L_0x13d67df20/d .arith/sum 18, L_0x13d67ddb0, L_0x140078c70;
L_0x13d67e060 .part L_0x13d67d830, 16, 1;
L_0x13d67e220 .part L_0x13d67c8f0, 16, 1;
L_0x13d67e3b0 .part L_0x13d67d830, 16, 1;
L_0x13d67e4a0 .part L_0x13d67da50, 16, 1;
S_0x13d6731e0 .scope module, "m1" "mul_add_nat" 4 145, 2 44 0, S_0x13d670c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /OUTPUT 16 "m";
P_0x13d673350 .param/l "M" 1 2 50, +C4<00000000000000000000000000001000>;
P_0x13d673390 .param/l "N" 1 2 49, +C4<00000000000000000000000000001000>;
v0x13d673570_0 .net *"_ivl_0", 15 0, L_0x13d67b9b0;  1 drivers
L_0x140078b50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d673600_0 .net *"_ivl_10", 15 0, L_0x140078b50;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d6736a0_0 .net *"_ivl_3", 7 0, L_0x1400781c0;  1 drivers
v0x13d673730_0 .net *"_ivl_4", 15 0, L_0x13d67ba90;  1 drivers
L_0x140078208 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d6737c0_0 .net *"_ivl_7", 7 0, L_0x140078208;  1 drivers
v0x13d673890_0 .net *"_ivl_9", 15 0, L_0x13d67bc50;  1 drivers
L_0x140078250 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d673940_0 .net "c", 7 0, L_0x140078250;  1 drivers
v0x13d6739f0_0 .net "m", 15 0, L_0x13d67bd30;  alias, 1 drivers
v0x13d673a90_0 .net "x", 7 0, v0x13d679f00_0;  alias, 1 drivers
v0x13d673bb0_0 .net "y", 7 0, v0x13d679f00_0;  alias, 1 drivers
L_0x13d67b9b0 .concat [ 8 8 0 0], v0x13d679f00_0, L_0x1400781c0;
L_0x13d67ba90 .concat [ 8 8 0 0], v0x13d679f00_0, L_0x140078208;
L_0x13d67bc50 .arith/mult 16, L_0x13d67b9b0, L_0x13d67ba90;
L_0x13d67bd30 .delay 16 (1,1,1) L_0x13d67bd30/d;
L_0x13d67bd30/d .arith/sum 16, L_0x13d67bc50, L_0x140078b50;
S_0x13d673c80 .scope module, "m2" "mul_add_nat" 4 151, 2 44 0, S_0x13d670c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /OUTPUT 16 "m";
P_0x13d673e40 .param/l "M" 1 2 50, +C4<00000000000000000000000000001000>;
P_0x13d673e80 .param/l "N" 1 2 49, +C4<00000000000000000000000000001000>;
v0x13d674060_0 .net *"_ivl_0", 15 0, L_0x13d67bfb0;  1 drivers
L_0x140078b98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d674120_0 .net *"_ivl_10", 15 0, L_0x140078b98;  1 drivers
L_0x140078298 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d6741c0_0 .net *"_ivl_3", 7 0, L_0x140078298;  1 drivers
v0x13d674250_0 .net *"_ivl_4", 15 0, L_0x13d67c050;  1 drivers
L_0x1400782e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d6742e0_0 .net *"_ivl_7", 7 0, L_0x1400782e0;  1 drivers
v0x13d6743b0_0 .net *"_ivl_9", 15 0, L_0x13d67c1f0;  1 drivers
L_0x140078328 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d674460_0 .net "c", 7 0, L_0x140078328;  1 drivers
v0x13d674510_0 .net "m", 15 0, L_0x13d67c2d0;  alias, 1 drivers
v0x13d6745b0_0 .net "x", 7 0, v0x13d679f90_0;  alias, 1 drivers
v0x13d6746d0_0 .net "y", 7 0, v0x13d679f90_0;  alias, 1 drivers
L_0x13d67bfb0 .concat [ 8 8 0 0], v0x13d679f90_0, L_0x140078298;
L_0x13d67c050 .concat [ 8 8 0 0], v0x13d679f90_0, L_0x1400782e0;
L_0x13d67c1f0 .arith/mult 16, L_0x13d67bfb0, L_0x13d67c050;
L_0x13d67c2d0 .delay 16 (1,1,1) L_0x13d67c2d0/d;
L_0x13d67c2d0/d .arith/sum 16, L_0x13d67c1f0, L_0x140078b98;
S_0x13d6747a0 .scope module, "m3" "mul_add_nat" 4 157, 2 44 0, S_0x13d670c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /OUTPUT 16 "m";
P_0x13d6749a0 .param/l "M" 1 2 50, +C4<00000000000000000000000000001000>;
P_0x13d6749e0 .param/l "N" 1 2 49, +C4<00000000000000000000000000001000>;
v0x13d674ba0_0 .net *"_ivl_0", 15 0, L_0x13d67c410;  1 drivers
L_0x140078be0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d674c60_0 .net *"_ivl_10", 15 0, L_0x140078be0;  1 drivers
L_0x140078370 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d674d00_0 .net *"_ivl_3", 7 0, L_0x140078370;  1 drivers
v0x13d674d90_0 .net *"_ivl_4", 15 0, L_0x13d67c590;  1 drivers
L_0x1400783b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d674e20_0 .net *"_ivl_7", 7 0, L_0x1400783b8;  1 drivers
v0x13d674ef0_0 .net *"_ivl_9", 15 0, L_0x13d67c690;  1 drivers
L_0x140078400 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d674fa0_0 .net "c", 7 0, L_0x140078400;  1 drivers
v0x13d675050_0 .net "m", 15 0, L_0x13d67c7b0;  alias, 1 drivers
v0x13d675100_0 .net "x", 7 0, v0x13d679f00_0;  alias, 1 drivers
v0x13d675210_0 .net "y", 7 0, v0x13d679f90_0;  alias, 1 drivers
L_0x13d67c410 .concat [ 8 8 0 0], v0x13d679f00_0, L_0x140078370;
L_0x13d67c590 .concat [ 8 8 0 0], v0x13d679f90_0, L_0x1400783b8;
L_0x13d67c690 .arith/mult 16, L_0x13d67c410, L_0x13d67c590;
L_0x13d67c7b0 .delay 16 (1,1,1) L_0x13d67c7b0/d;
L_0x13d67c7b0/d .arith/sum 16, L_0x13d67c690, L_0x140078be0;
S_0x13d6781b0 .scope fork, "f" "f" 3 31, 3 31 0, S_0x13d6540f0;
 .timescale 0 0;
S_0x13d678320 .scope begin, "consumer" "consumer" 3 94, 3 94 0, S_0x13d6781b0;
 .timescale 0 0;
v0x13d678530_0 .var "i", 4 0;
v0x13d6785f0_0 .var "q_c", 31 0;
v0x13d6786a0_0 .var "x_c", 7 0;
v0x13d678760_0 .var "y_c", 7 0;
E_0x13d678490 .event posedge, v0x13d676bc0_0;
E_0x13d6784e0 .event negedge, v0x13d676bc0_0;
S_0x13d678810 .scope begin, "producer_1" "producer_1" 3 56, 3 56 0, S_0x13d6781b0;
 .timescale 0 0;
v0x13d678a80_0 .var "i", 4 0;
v0x13d678b40_0 .var "q_p", 31 0;
v0x13d678bf0_0 .var "x_p", 7 0;
v0x13d678cb0_0 .var "y_p", 7 0;
E_0x13d6789e0 .event negedge, v0x13d676fd0_0;
E_0x13d678a30 .event posedge, v0x13d676fd0_0;
S_0x13d678d60 .scope begin, "producer_2" "producer_2" 3 75, 3 75 0, S_0x13d6781b0;
 .timescale 0 0;
v0x13d678f40_0 .var "i", 4 0;
v0x13d678ff0_0 .var "q_p", 31 0;
v0x13d6790a0_0 .var "x_p", 7 0;
v0x13d679160_0 .var "y_p", 7 0;
S_0x13d679210 .scope autofunction.vec4.s48, "get_testcase" "get_testcase" 3 129, 3 129 0, S_0x13d6540f0;
 .timescale 0 0;
; Variable get_testcase is vec4 return value of scope S_0x13d679210
v0x13d679490_0 .var "i", 5 0;
v0x13d679540_0 .var "q", 31 0;
v0x13d679600_0 .var "x", 7 0;
v0x13d6796b0_0 .var "y", 7 0;
TD_testbench.get_testcase ;
    %load/vec4 v0x13d679490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %load/vec4 v0x13d679490_0;
    %parti/s 4, 2, 3;
    %pad/u 8;
    %addi 1, 0, 8;
    %store/vec4 v0x13d679600_0, 0, 8;
    %load/vec4 v0x13d679490_0;
    %parti/s 2, 0, 2;
    %pad/u 8;
    %addi 4, 0, 8;
    %store/vec4 v0x13d6796b0_0, 0, 8;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13d679600_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13d6796b0_0, 0, 8;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %load/vec4 v0x13d679600_0;
    %pad/u 32;
    %load/vec4 v0x13d6796b0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x13d679600_0;
    %pad/u 32;
    %load/vec4 v0x13d6796b0_0;
    %pad/u 32;
    %add;
    %mul;
    %store/vec4 v0x13d679540_0, 0, 32;
    %load/vec4 v0x13d679600_0;
    %load/vec4 v0x13d6796b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d679540_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 48;  Assign to get_testcase (store_vec4_to_lval)
    %end;
    .scope S_0x13d66e210;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d66e4f0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x13d66e210;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x13d66e4f0_0;
    %inv;
    %assign/vec4 v0x13d66e4f0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13d670850;
T_3 ;
    %wait E_0x13d670c00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d675b30_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13d670850;
T_4 ;
    %wait E_0x13d66eed0;
    %load/vec4 v0x13d676e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x13d676750_0;
    %load/vec4 v0x13d6766c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d675b30_0, 0;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d675b30_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x13d675b30_0;
    %assign/vec4 v0x13d675b30_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13d670850;
T_5 ;
    %wait E_0x13d670bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d6759e0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13d670850;
T_6 ;
    %wait E_0x13d66eed0;
    %load/vec4 v0x13d676e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x13d676870_0;
    %load/vec4 v0x13d6767e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x13d6759e0_0;
    %assign/vec4 v0x13d6759e0_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d6759e0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d6759e0_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13d670850;
T_7 ;
    %wait E_0x13d670b60;
    %load/vec4 v0x13d675a90_0;
    %assign/vec4 v0x13d675a90_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13d670850;
T_8 ;
    %wait E_0x13d66eed0;
    %load/vec4 v0x13d676e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x13d6766c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x13d675a90_0;
    %assign/vec4 v0x13d675a90_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x13d676e00_0;
    %pad/u 32;
    %assign/vec4 v0x13d675a90_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13d66e8e0;
T_9 ;
    %wait E_0x13d66ef20;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13d66ef70_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13d66e8e0;
T_10 ;
    %wait E_0x13d66eed0;
    %load/vec4 v0x13d6705c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x13d66ef70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_10.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_10.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_10.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_10.5, 4;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x13d670330_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.8, 8;
T_10.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.8, 8;
 ; End of false expr.
    %blend;
T_10.8;
    %pad/s 3;
    %assign/vec4 v0x13d66ef70_0, 0;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x13d6703d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.9, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_10.10, 8;
T_10.9 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.10, 8;
 ; End of false expr.
    %blend;
T_10.10;
    %pad/s 3;
    %assign/vec4 v0x13d66ef70_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x13d670470_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_10.12, 8;
T_10.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_10.12, 8;
 ; End of false expr.
    %blend;
T_10.12;
    %pad/s 3;
    %assign/vec4 v0x13d66ef70_0, 0;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0x13d670470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_10.13, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.14, 8;
T_10.13 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_10.14, 8;
 ; End of false expr.
    %blend;
T_10.14;
    %pad/s 3;
    %assign/vec4 v0x13d66ef70_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13d6540f0;
T_11 ;
    %vpi_call 3 27 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 3 28 "$dumpvars" {0 0 0};
    %fork t_1, S_0x13d6781b0;
    %fork t_2, S_0x13d6781b0;
    %join;
    %join;
    %jmp t_0;
    .scope S_0x13d6781b0;
t_1 ;
    %delay 100000, 0;
    %vpi_call 3 34 "$display", "Timeout - waiting for signal failed" {0 0 0};
    %disable S_0x13d6781b0;
    %end;
t_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d679950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d679a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d679d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d679c90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d679c90_0, 0, 1;
    %load/vec4 v0x13d679df0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 6;
    %vpi_call 3 49 "$display", "soc is not 0 after reset" {0 0 0};
T_11.0 ;
    %load/vec4 v0x13d6798c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_11.2, 6;
    %vpi_call 3 52 "$display", "dav_ is not 1 after reset" {0 0 0};
T_11.2 ;
    %fork t_4, S_0x13d6781b0;
    %fork t_5, S_0x13d6781b0;
    %fork t_6, S_0x13d6781b0;
    %join;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %fork t_8, S_0x13d678810;
    %jmp t_7;
    .scope S_0x13d678810;
t_8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13d678a80_0, 0, 5;
T_11.4 ;
    %load/vec4 v0x13d678a80_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_11.5, 5;
    %alloc S_0x13d679210;
    %load/vec4 v0x13d678a80_0;
    %pad/u 6;
    %store/vec4 v0x13d679490_0, 0, 6;
    %callf/vec4 TD_testbench.get_testcase, S_0x13d679210;
    %free S_0x13d679210;
    %split/vec4 32;
    %store/vec4 v0x13d678b40_0, 0, 32;
    %split/vec4 8;
    %store/vec4 v0x13d678cb0_0, 0, 8;
    %store/vec4 v0x13d678bf0_0, 0, 8;
    %wait E_0x13d678a30;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d679950_0, 0, 1;
    %wait E_0x13d6789e0;
    %delay 10, 0;
    %load/vec4 v0x13d678bf0_0;
    %store/vec4 v0x13d679f00_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d679950_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13d678a80_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v0x13d678a80_0, 0, 5;
    %jmp T_11.4;
T_11.5 ;
    %end;
    .scope S_0x13d6781b0;
t_7 %join;
    %end;
t_5 ;
    %fork t_10, S_0x13d678d60;
    %jmp t_9;
    .scope S_0x13d678d60;
t_10 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13d678f40_0, 0, 5;
T_11.6 ;
    %load/vec4 v0x13d678f40_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_11.7, 5;
    %alloc S_0x13d679210;
    %load/vec4 v0x13d678f40_0;
    %pad/u 6;
    %store/vec4 v0x13d679490_0, 0, 6;
    %callf/vec4 TD_testbench.get_testcase, S_0x13d679210;
    %free S_0x13d679210;
    %split/vec4 32;
    %store/vec4 v0x13d678ff0_0, 0, 32;
    %split/vec4 8;
    %store/vec4 v0x13d679160_0, 0, 8;
    %store/vec4 v0x13d6790a0_0, 0, 8;
    %wait E_0x13d678a30;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d679a20_0, 0, 1;
    %wait E_0x13d6789e0;
    %delay 10, 0;
    %load/vec4 v0x13d679160_0;
    %store/vec4 v0x13d679f90_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d679a20_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13d678f40_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v0x13d678f40_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %end;
    .scope S_0x13d6781b0;
t_9 %join;
    %end;
t_6 ;
    %fork t_12, S_0x13d678320;
    %jmp t_11;
    .scope S_0x13d678320;
t_12 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13d678530_0, 0, 5;
T_11.8 ;
    %load/vec4 v0x13d678530_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_11.9, 5;
    %alloc S_0x13d679210;
    %load/vec4 v0x13d678530_0;
    %pad/u 6;
    %store/vec4 v0x13d679490_0, 0, 6;
    %callf/vec4 TD_testbench.get_testcase, S_0x13d679210;
    %free S_0x13d679210;
    %split/vec4 32;
    %store/vec4 v0x13d6785f0_0, 0, 32;
    %split/vec4 8;
    %store/vec4 v0x13d678760_0, 0, 8;
    %store/vec4 v0x13d6786a0_0, 0, 8;
    %wait E_0x13d6784e0;
    %load/vec4 v0x13d679bc0_0;
    %load/vec4 v0x13d6785f0_0;
    %cmp/ne;
    %jmp/0xz  T_11.10, 6;
    %vpi_call 3 104 "$display", "Test #%g failed, expected %g, got %g", v0x13d678530_0, v0x13d6785f0_0, v0x13d679bc0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d679af0_0, 0, 1;
T_11.10 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d679d20_0, 0, 1;
    %wait E_0x13d678490;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d679d20_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13d678530_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v0x13d678530_0, 0, 5;
    %jmp T_11.8;
T_11.9 ;
    %end;
    .scope S_0x13d6781b0;
t_11 %join;
    %end;
    .scope S_0x13d6781b0;
t_3 ;
    %disable S_0x13d6781b0;
    %end;
    .scope S_0x13d6540f0;
t_0 ;
    %vpi_call 3 120 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x13d6540f0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d679af0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x13d6540f0;
T_13 ;
    %wait E_0x13d66d580;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d679af0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "reti_standard.v";
    "testbench.v";
    "sintesi.v";
