Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Apr 12 09:11:28 2023
| Host         : Lenovo-EF001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    27          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: divizor_ceas_0/counter_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: divizor_ceas_0/counter_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: numarator_59_0/carry_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.365        0.000                      0                   27        0.092        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.365        0.000                      0                   27        0.092        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 divizor_ceas_0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 1.920ns (76.067%)  route 0.604ns (23.933%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  divizor_ceas_0/counter_reg[5]/Q
                         net (fo=1, routed)           0.603     6.388    divizor_ceas_0/counter_reg_n_0_[5]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.063    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  divizor_ceas_0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    divizor_ceas_0/counter_reg[16]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  divizor_ceas_0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    divizor_ceas_0/counter_reg[20]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.853 r  divizor_ceas_0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.853    divizor_ceas_0/counter_reg[24]_i_1_n_6
    SLICE_X3Y104         FDRE                                         r  divizor_ceas_0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589    15.011    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  divizor_ceas_0/counter_reg[25]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)        0.062    15.218    divizor_ceas_0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 divizor_ceas_0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.825ns (75.131%)  route 0.604ns (24.869%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  divizor_ceas_0/counter_reg[5]/Q
                         net (fo=1, routed)           0.603     6.388    divizor_ceas_0/counter_reg_n_0_[5]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.063    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  divizor_ceas_0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    divizor_ceas_0/counter_reg[16]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  divizor_ceas_0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    divizor_ceas_0/counter_reg[20]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.758 r  divizor_ceas_0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.758    divizor_ceas_0/counter_reg[24]_i_1_n_5
    SLICE_X3Y104         FDRE                                         r  divizor_ceas_0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589    15.011    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  divizor_ceas_0/counter_reg[26]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)        0.062    15.218    divizor_ceas_0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 divizor_ceas_0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.809ns (74.966%)  route 0.604ns (25.034%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  divizor_ceas_0/counter_reg[5]/Q
                         net (fo=1, routed)           0.603     6.388    divizor_ceas_0/counter_reg_n_0_[5]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.063    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  divizor_ceas_0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    divizor_ceas_0/counter_reg[16]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  divizor_ceas_0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    divizor_ceas_0/counter_reg[20]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.742 r  divizor_ceas_0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.742    divizor_ceas_0/counter_reg[24]_i_1_n_7
    SLICE_X3Y104         FDRE                                         r  divizor_ceas_0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589    15.011    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  divizor_ceas_0/counter_reg[24]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)        0.062    15.218    divizor_ceas_0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 divizor_ceas_0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.806ns (74.935%)  route 0.604ns (25.065%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  divizor_ceas_0/counter_reg[5]/Q
                         net (fo=1, routed)           0.603     6.388    divizor_ceas_0/counter_reg_n_0_[5]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.063    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  divizor_ceas_0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    divizor_ceas_0/counter_reg[16]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  divizor_ceas_0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.739    divizor_ceas_0/counter_reg[20]_i_1_n_6
    SLICE_X3Y103         FDRE                                         r  divizor_ceas_0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589    15.011    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  divizor_ceas_0/counter_reg[21]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.062    15.218    divizor_ceas_0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 divizor_ceas_0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.785ns (74.715%)  route 0.604ns (25.285%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  divizor_ceas_0/counter_reg[5]/Q
                         net (fo=1, routed)           0.603     6.388    divizor_ceas_0/counter_reg_n_0_[5]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.063    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  divizor_ceas_0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    divizor_ceas_0/counter_reg[16]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.718 r  divizor_ceas_0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.718    divizor_ceas_0/counter_reg[20]_i_1_n_4
    SLICE_X3Y103         FDRE                                         r  divizor_ceas_0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589    15.011    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  divizor_ceas_0/counter_reg[23]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.062    15.218    divizor_ceas_0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 divizor_ceas_0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.711ns (73.906%)  route 0.604ns (26.094%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  divizor_ceas_0/counter_reg[5]/Q
                         net (fo=1, routed)           0.603     6.388    divizor_ceas_0/counter_reg_n_0_[5]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.063    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  divizor_ceas_0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    divizor_ceas_0/counter_reg[16]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 r  divizor_ceas_0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.644    divizor_ceas_0/counter_reg[20]_i_1_n_5
    SLICE_X3Y103         FDRE                                         r  divizor_ceas_0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589    15.011    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  divizor_ceas_0/counter_reg[22]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.062    15.218    divizor_ceas_0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 divizor_ceas_0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.695ns (73.725%)  route 0.604ns (26.275%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  divizor_ceas_0/counter_reg[5]/Q
                         net (fo=1, routed)           0.603     6.388    divizor_ceas_0/counter_reg_n_0_[5]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.063    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  divizor_ceas_0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    divizor_ceas_0/counter_reg[16]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.628 r  divizor_ceas_0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.628    divizor_ceas_0/counter_reg[20]_i_1_n_7
    SLICE_X3Y103         FDRE                                         r  divizor_ceas_0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589    15.011    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  divizor_ceas_0/counter_reg[20]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.062    15.218    divizor_ceas_0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 divizor_ceas_0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 1.692ns (73.691%)  route 0.604ns (26.309%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  divizor_ceas_0/counter_reg[5]/Q
                         net (fo=1, routed)           0.603     6.388    divizor_ceas_0/counter_reg_n_0_[5]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.063    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.625 r  divizor_ceas_0/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.625    divizor_ceas_0/counter_reg[16]_i_1_n_6
    SLICE_X3Y102         FDRE                                         r  divizor_ceas_0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  divizor_ceas_0/counter_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    divizor_ceas_0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 divizor_ceas_0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 1.671ns (73.448%)  route 0.604ns (26.552%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  divizor_ceas_0/counter_reg[5]/Q
                         net (fo=1, routed)           0.603     6.388    divizor_ceas_0/counter_reg_n_0_[5]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.063    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.604 r  divizor_ceas_0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.604    divizor_ceas_0/counter_reg[16]_i_1_n_4
    SLICE_X3Y102         FDRE                                         r  divizor_ceas_0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  divizor_ceas_0/counter_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    divizor_ceas_0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 divizor_ceas_0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.597ns (72.555%)  route 0.604ns (27.445%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  divizor_ceas_0/counter_reg[5]/Q
                         net (fo=1, routed)           0.603     6.388    divizor_ceas_0/counter_reg_n_0_[5]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.062 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.063    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.177    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.530 r  divizor_ceas_0/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.530    divizor_ceas_0/counter_reg[16]_i_1_n_5
    SLICE_X3Y102         FDRE                                         r  divizor_ceas_0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590    15.012    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  divizor_ceas_0/counter_reg[18]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    divizor_ceas_0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 divizor_ceas_0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divizor_ceas_0/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    divizor_ceas_0/counter_reg_n_0_[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  divizor_ceas_0/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    divizor_ceas_0/counter_reg[8]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    divizor_ceas_0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 divizor_ceas_0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divizor_ceas_0/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    divizor_ceas_0/counter_reg_n_0_[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  divizor_ceas_0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    divizor_ceas_0/counter_reg[8]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    divizor_ceas_0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 divizor_ceas_0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divizor_ceas_0/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    divizor_ceas_0/counter_reg_n_0_[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  divizor_ceas_0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    divizor_ceas_0/counter_reg[8]_i_1_n_4
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    divizor_ceas_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 divizor_ceas_0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divizor_ceas_0/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    divizor_ceas_0/counter_reg_n_0_[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  divizor_ceas_0/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.024    divizor_ceas_0/counter_reg[8]_i_1_n_6
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    divizor_ceas_0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 divizor_ceas_0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divizor_ceas_0/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    divizor_ceas_0/counter_reg_n_0_[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  divizor_ceas_0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    divizor_ceas_0/counter_reg[12]_i_1_n_7
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    divizor_ceas_0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 divizor_ceas_0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divizor_ceas_0/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    divizor_ceas_0/counter_reg_n_0_[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  divizor_ceas_0/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    divizor_ceas_0/counter_reg[12]_i_1_n_5
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    divizor_ceas_0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 divizor_ceas_0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divizor_ceas_0/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    divizor_ceas_0/counter_reg_n_0_[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  divizor_ceas_0/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    divizor_ceas_0/counter_reg[12]_i_1_n_6
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    divizor_ceas_0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 divizor_ceas_0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divizor_ceas_0/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    divizor_ceas_0/counter_reg_n_0_[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.063 r  divizor_ceas_0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    divizor_ceas_0/counter_reg[12]_i_1_n_4
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    divizor_ceas_0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 divizor_ceas_0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divizor_ceas_0/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    divizor_ceas_0/counter_reg_n_0_[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.066 r  divizor_ceas_0/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.066    divizor_ceas_0/counter_reg[16]_i_1_n_7
    SLICE_X3Y102         FDRE                                         r  divizor_ceas_0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  divizor_ceas_0/counter_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    divizor_ceas_0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 divizor_ceas_0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divizor_ceas_0/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  divizor_ceas_0/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    divizor_ceas_0/counter_reg_n_0_[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  divizor_ceas_0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    divizor_ceas_0/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  divizor_ceas_0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    divizor_ceas_0/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  divizor_ceas_0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    divizor_ceas_0/counter_reg[12]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.077 r  divizor_ceas_0/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.077    divizor_ceas_0/counter_reg[16]_i_1_n_5
    SLICE_X3Y102         FDRE                                         r  divizor_ceas_0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  divizor_ceas_0/counter_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    divizor_ceas_0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_in_0_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     divizor_ceas_0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    divizor_ceas_0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    divizor_ceas_0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    divizor_ceas_0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    divizor_ceas_0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    divizor_ceas_0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    divizor_ceas_0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    divizor_ceas_0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    divizor_ceas_0/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     divizor_ceas_0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     divizor_ceas_0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    divizor_ceas_0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    divizor_ceas_0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    divizor_ceas_0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    divizor_ceas_0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    divizor_ceas_0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    divizor_ceas_0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    divizor_ceas_0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    divizor_ceas_0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     divizor_ceas_0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     divizor_ceas_0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    divizor_ceas_0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    divizor_ceas_0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    divizor_ceas_0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    divizor_ceas_0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    divizor_ceas_0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    divizor_ceas_0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    divizor_ceas_0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    divizor_ceas_0/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 afisare_7seg_0/An_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            An_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.233ns  (logic 4.030ns (55.721%)  route 3.203ns (44.279%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE                         0.000     0.000 r  afisare_7seg_0/An_reg[2]/C
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  afisare_7seg_0/An_reg[2]/Q
                         net (fo=1, routed)           3.203     3.659    An_0_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.233 r  An_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.233    An_0[2]
    T9                                                                r  An_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisare_7seg_0/Seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.213ns  (logic 4.011ns (55.617%)  route 3.201ns (44.383%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  afisare_7seg_0/Seg_reg[5]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  afisare_7seg_0/Seg_reg[5]/Q
                         net (fo=1, routed)           3.201     3.657    Seg_0_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.213 r  Seg_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.213    Seg_0[5]
    R10                                                               r  Seg_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisare_7seg_0/Seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 4.169ns (59.559%)  route 2.831ns (40.441%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  afisare_7seg_0/Seg_reg[6]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  afisare_7seg_0/Seg_reg[6]/Q
                         net (fo=1, routed)           2.831     3.250    Seg_0_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.750     7.000 r  Seg_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.000    Seg_0[6]
    T10                                                               r  Seg_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisare_7seg_0/Seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 4.017ns (57.836%)  route 2.928ns (42.164%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  afisare_7seg_0/Seg_reg[1]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  afisare_7seg_0/Seg_reg[1]/Q
                         net (fo=1, routed)           2.928     3.384    Seg_0_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.945 r  Seg_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.945    Seg_0[1]
    T11                                                               r  Seg_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisare_7seg_0/Seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.577ns  (logic 3.990ns (60.659%)  route 2.587ns (39.341%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  afisare_7seg_0/Seg_reg[2]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  afisare_7seg_0/Seg_reg[2]/Q
                         net (fo=1, routed)           2.587     3.043    Seg_0_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.577 r  Seg_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.577    Seg_0[2]
    P15                                                               r  Seg_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisare_7seg_0/Seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.422ns  (logic 4.141ns (64.488%)  route 2.281ns (35.512%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  afisare_7seg_0/Seg_reg[3]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  afisare_7seg_0/Seg_reg[3]/Q
                         net (fo=1, routed)           2.281     2.700    Seg_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722     6.422 r  Seg_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.422    Seg_0[3]
    K13                                                               r  Seg_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisare_7seg_0/DP_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 3.995ns (66.087%)  route 2.050ns (33.913%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE                         0.000     0.000 r  afisare_7seg_0/DP_reg/C
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  afisare_7seg_0/DP_reg/Q
                         net (fo=1, routed)           2.050     2.506    DP_0_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539     6.045 r  DP_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.045    DP_0
    H15                                                               r  DP_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisare_7seg_0/An_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            An_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 4.008ns (67.577%)  route 1.923ns (32.423%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE                         0.000     0.000 r  afisare_7seg_0/An_reg[3]/C
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  afisare_7seg_0/An_reg[3]/Q
                         net (fo=1, routed)           1.923     2.379    An_0_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     5.931 r  An_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.931    An_0[3]
    J14                                                               r  An_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisare_7seg_0/An_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            An_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.860ns  (logic 3.992ns (68.112%)  route 1.869ns (31.888%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDSE                         0.000     0.000 r  afisare_7seg_0/An_reg[0]/C
    SLICE_X0Y99          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  afisare_7seg_0/An_reg[0]/Q
                         net (fo=1, routed)           1.869     2.325    An_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     5.860 r  An_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.860    An_0[0]
    J17                                                               r  An_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisare_7seg_0/Seg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 4.087ns (70.883%)  route 1.679ns (29.117%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  afisare_7seg_0/Seg_reg[4]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  afisare_7seg_0/Seg_reg[4]/Q
                         net (fo=1, routed)           1.679     2.098    Seg_0_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.668     5.766 r  Seg_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.766    Seg_0[4]
    K16                                                               r  Seg_0[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numarator_59_1/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numarator_59_1/valoare_bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.209ns (58.754%)  route 0.147ns (41.246%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  numarator_59_1/valoare_bin_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numarator_59_1/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.147     0.311    numarator_59_1/valoare_bin_reg[1]
    SLICE_X2Y98          LUT6 (Prop_lut6_I1_O)        0.045     0.356 r  numarator_59_1/valoare_bin[5]_i_2__0/O
                         net (fo=1, routed)           0.000     0.356    numarator_59_1/valoare_bin[5]_i_2__0_n_0
    SLICE_X2Y98          FDRE                                         r  numarator_59_1/valoare_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numarator_59_0/valoare_bin_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numarator_59_0/valoare_bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE                         0.000     0.000 r  numarator_59_0/valoare_bin_reg[5]/C
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numarator_59_0/valoare_bin_reg[5]/Q
                         net (fo=8, routed)           0.149     0.313    numarator_59_0/valoare_bin_reg_n_0_[5]
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  numarator_59_0/valoare_bin[5]_i_3__0/O
                         net (fo=1, routed)           0.000     0.358    numarator_59_0/valoare_bin[5]_i_3__0_n_0
    SLICE_X2Y101         FDRE                                         r  numarator_59_0/valoare_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisare_7seg_0/S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            afisare_7seg_0/S_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  afisare_7seg_0/S_reg[1]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  afisare_7seg_0/S_reg[1]/Q
                         net (fo=6, routed)           0.196     0.337    afisare_7seg_0/S_reg_n_0_[1]
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.042     0.379 r  afisare_7seg_0/S[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    afisare_7seg_0/S[1]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  afisare_7seg_0/S_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numarator_59_0/carry_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            numarator_59_0/carry_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE                         0.000     0.000 r  numarator_59_0/carry_out_reg/C
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numarator_59_0/carry_out_reg/Q
                         net (fo=7, routed)           0.175     0.339    numarator_59_0/CLK
    SLICE_X2Y100         LUT4 (Prop_lut4_I0_O)        0.045     0.384 r  numarator_59_0/carry_out_i_1/O
                         net (fo=1, routed)           0.000     0.384    numarator_59_0/carry_out_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  numarator_59_0/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisare_7seg_0/S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            afisare_7seg_0/An_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.124%)  route 0.209ns (52.876%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  afisare_7seg_0/S_reg[1]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  afisare_7seg_0/S_reg[1]/Q
                         net (fo=6, routed)           0.209     0.350    afisare_7seg_0/S_reg_n_0_[1]
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  afisare_7seg_0/An[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    afisare_7seg_0/An[0]_i_1_n_0
    SLICE_X0Y99          FDSE                                         r  afisare_7seg_0/An_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numarator_59_0/valoare_bin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numarator_59_0/valoare_bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.209ns (52.223%)  route 0.191ns (47.777%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE                         0.000     0.000 r  numarator_59_0/valoare_bin_reg[0]/C
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numarator_59_0/valoare_bin_reg[0]/Q
                         net (fo=8, routed)           0.191     0.355    numarator_59_0/valoare_bin_reg_n_0_[0]
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.045     0.400 r  numarator_59_0/valoare_bin[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.400    numarator_59_0/valoare_bin[3]_i_1__0_n_0
    SLICE_X2Y101         FDRE                                         r  numarator_59_0/valoare_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numarator_59_0/valoare_bin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numarator_59_0/valoare_bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.212ns (52.579%)  route 0.191ns (47.421%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE                         0.000     0.000 r  numarator_59_0/valoare_bin_reg[0]/C
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numarator_59_0/valoare_bin_reg[0]/Q
                         net (fo=8, routed)           0.191     0.355    numarator_59_0/valoare_bin_reg_n_0_[0]
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.048     0.403 r  numarator_59_0/valoare_bin[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.403    numarator_59_0/valoare_bin[4]_i_1__0_n_0
    SLICE_X2Y101         FDRE                                         r  numarator_59_0/valoare_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numarator_59_1/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numarator_59_1/valoare_bin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  numarator_59_1/valoare_bin_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numarator_59_1/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.197     0.361    numarator_59_1/valoare_bin_reg[1]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.043     0.404 r  numarator_59_1/valoare_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    numarator_59_1/valoare_bin[2]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  numarator_59_1/valoare_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numarator_59_1/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numarator_59_1/valoare_bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  numarator_59_1/valoare_bin_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numarator_59_1/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.197     0.361    numarator_59_1/valoare_bin_reg[1]
    SLICE_X2Y98          LUT5 (Prop_lut5_I2_O)        0.043     0.404 r  numarator_59_1/valoare_bin[4]_i_1/O
                         net (fo=1, routed)           0.000     0.404    numarator_59_1/valoare_bin[4]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  numarator_59_1/valoare_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numarator_59_1/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numarator_59_1/valoare_bin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  numarator_59_1/valoare_bin_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numarator_59_1/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.197     0.361    numarator_59_1/valoare_bin_reg[1]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.045     0.406 r  numarator_59_1/valoare_bin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.406    numarator_59_1/p_0_in__1[1]
    SLICE_X2Y98          FDRE                                         r  numarator_59_1/valoare_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divizor_ceas_0/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.945ns  (logic 3.976ns (66.885%)  route 1.969ns (33.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.709     5.311    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  divizor_ceas_0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  divizor_ceas_0/counter_reg[26]/Q
                         net (fo=9, routed)           1.969     7.736    clk_out_led_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.256 r  clk_out_led_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.256    clk_out_led_0
    H17                                                               r  clk_out_led_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divizor_ceas_0/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.362ns (73.480%)  route 0.492ns (26.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.598     1.517    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  divizor_ceas_0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  divizor_ceas_0/counter_reg[26]/Q
                         net (fo=9, routed)           0.492     2.150    clk_out_led_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.371 r  clk_out_led_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.371    clk_out_led_0
    H17                                                               r  clk_out_led_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 1.604ns (32.796%)  route 3.286ns (67.204%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=38, routed)          2.058     3.538    divizor_ceas_0/reset_0_IBUF
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     3.662 r  divizor_ceas_0/counter[0]_i_1/O
                         net (fo=27, routed)          1.228     4.889    divizor_ceas_0/clear
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606     5.029    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 1.604ns (32.796%)  route 3.286ns (67.204%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=38, routed)          2.058     3.538    divizor_ceas_0/reset_0_IBUF
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     3.662 r  divizor_ceas_0/counter[0]_i_1/O
                         net (fo=27, routed)          1.228     4.889    divizor_ceas_0/clear
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606     5.029    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 1.604ns (32.796%)  route 3.286ns (67.204%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=38, routed)          2.058     3.538    divizor_ceas_0/reset_0_IBUF
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     3.662 r  divizor_ceas_0/counter[0]_i_1/O
                         net (fo=27, routed)          1.228     4.889    divizor_ceas_0/clear
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606     5.029    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 1.604ns (32.796%)  route 3.286ns (67.204%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=38, routed)          2.058     3.538    divizor_ceas_0/reset_0_IBUF
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     3.662 r  divizor_ceas_0/counter[0]_i_1/O
                         net (fo=27, routed)          1.228     4.889    divizor_ceas_0/clear
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606     5.029    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.610ns  (logic 1.604ns (34.785%)  route 3.006ns (65.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=38, routed)          2.058     3.538    divizor_ceas_0/reset_0_IBUF
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     3.662 r  divizor_ceas_0/counter[0]_i_1/O
                         net (fo=27, routed)          0.948     4.610    divizor_ceas_0/clear
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606     5.029    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.610ns  (logic 1.604ns (34.785%)  route 3.006ns (65.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=38, routed)          2.058     3.538    divizor_ceas_0/reset_0_IBUF
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     3.662 r  divizor_ceas_0/counter[0]_i_1/O
                         net (fo=27, routed)          0.948     4.610    divizor_ceas_0/clear
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606     5.029    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.610ns  (logic 1.604ns (34.785%)  route 3.006ns (65.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=38, routed)          2.058     3.538    divizor_ceas_0/reset_0_IBUF
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     3.662 r  divizor_ceas_0/counter[0]_i_1/O
                         net (fo=27, routed)          0.948     4.610    divizor_ceas_0/clear
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606     5.029    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.610ns  (logic 1.604ns (34.785%)  route 3.006ns (65.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=38, routed)          2.058     3.538    divizor_ceas_0/reset_0_IBUF
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     3.662 r  divizor_ceas_0/counter[0]_i_1/O
                         net (fo=27, routed)          0.948     4.610    divizor_ceas_0/clear
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606     5.029    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.596ns  (logic 1.604ns (34.893%)  route 2.992ns (65.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=38, routed)          2.058     3.538    divizor_ceas_0/reset_0_IBUF
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     3.662 r  divizor_ceas_0/counter[0]_i_1/O
                         net (fo=27, routed)          0.934     4.596    divizor_ceas_0/clear
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.596ns  (logic 1.604ns (34.893%)  route 2.992ns (65.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=38, routed)          2.058     3.538    divizor_ceas_0/reset_0_IBUF
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     3.662 r  divizor_ceas_0/counter[0]_i_1/O
                         net (fo=27, routed)          0.934     4.596    divizor_ceas_0/clear
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.590     5.012    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  divizor_ceas_0/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.247ns (33.342%)  route 0.495ns (66.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=38, routed)          0.495     0.742    divizor_ceas_0/reset_0_IBUF
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.247ns (33.342%)  route 0.495ns (66.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=38, routed)          0.495     0.742    divizor_ceas_0/reset_0_IBUF
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.247ns (33.342%)  route 0.495ns (66.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=38, routed)          0.495     0.742    divizor_ceas_0/reset_0_IBUF
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.247ns (33.342%)  route 0.495ns (66.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=38, routed)          0.495     0.742    divizor_ceas_0/reset_0_IBUF
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  divizor_ceas_0/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.247ns (31.124%)  route 0.548ns (68.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=38, routed)          0.548     0.795    divizor_ceas_0/reset_0_IBUF
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.247ns (31.124%)  route 0.548ns (68.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=38, routed)          0.548     0.795    divizor_ceas_0/reset_0_IBUF
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.247ns (31.124%)  route 0.548ns (68.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=38, routed)          0.548     0.795    divizor_ceas_0/reset_0_IBUF
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.247ns (31.124%)  route 0.548ns (68.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=38, routed)          0.548     0.795    divizor_ceas_0/reset_0_IBUF
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  divizor_ceas_0/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.247ns (27.208%)  route 0.662ns (72.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=38, routed)          0.662     0.909    divizor_ceas_0/reset_0_IBUF
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            divizor_ceas_0/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.247ns (27.208%)  route 0.662ns (72.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=38, routed)          0.662     0.909    divizor_ceas_0/reset_0_IBUF
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_0_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    divizor_ceas_0/clk_in_0_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  divizor_ceas_0/counter_reg[13]/C





