<stg><name>conv1_Pipeline_RELU8</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bw_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bw_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %trunc_ln22_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln22

]]></Node>
<StgValue><ssdm name="trunc_ln22_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:3 %sub_ln155_4_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln155_4

]]></Node>
<StgValue><ssdm name="sub_ln155_4_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 0, i8 %bw_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body8.1.i80

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.1.i80:0 %bw = load i8 %bw_3

]]></Node>
<StgValue><ssdm name="bw"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.1.i80:1 %icmp_ln152 = icmp_eq  i8 %bw, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.1.i80:2 %add_ln152 = add i8 %bw, i8 1

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.1.i80:3 %br_ln152 = br i1 %icmp_ln152, void %for.body8.1.i80.split, void %for.end.1.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="8">
<![CDATA[
for.body8.1.i80.split:0 %zext_ln155 = zext i8 %bw

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body8.1.i80.split:1 %add_ln155 = add i14 %sub_ln155_4_read, i14 %zext_ln155

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="14">
<![CDATA[
for.body8.1.i80.split:2 %zext_ln155_1 = zext i14 %add_ln155

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.1.i80.split:3 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.1.i80.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="14">
<![CDATA[
for.body8.1.i80.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="14">
<![CDATA[
for.body8.1.i80.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.1.i80.split:12 %br_ln155 = br i1 %trunc_ln22_read, void %arrayidx12412.1.i.case.0, void %arrayidx12412.1.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.1.i83:0 %store_ln152 = store i8 %add_ln152, i8 %bw_3

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.i83:1 %br_ln152 = br void %for.body8.1.i80

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="14">
<![CDATA[
for.body8.1.i80.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="14">
<![CDATA[
for.body8.1.i80.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body8.1.i80.split:10 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i1 %trunc_ln22_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.1.i80.split:11 %add15_1_i = fadd i32 %tmp_s, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_1_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="35" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.1.i80.split:11 %add15_1_i = fadd i32 %tmp_s, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_1_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="36" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.1.i80.split:11 %add15_1_i = fadd i32 %tmp_s, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_1_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.1.i80.split:5 %specpipeline_ln153 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln153"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.1.i80.split:6 %speclooptripcount_ln152 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln152"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.1.i80.split:7 %specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln152"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.1.i80.split:11 %add15_1_i = fadd i32 %tmp_s, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_1_i"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
for.end.1.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="41" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx12412.1.i.case.0:0 %store_ln155 = store i32 %add15_1_i, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.i.case.0:1 %br_ln155 = br void %arrayidx12412.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx12412.1.i.case.1:0 %store_ln155 = store i32 %add15_1_i, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.i.case.1:1 %br_ln155 = br void %arrayidx12412.1.i.exit

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
arrayidx12412.1.i.exit:0 %bitcast_ln157 = bitcast i32 %add15_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln157"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx12412.1.i.exit:1 %tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln157, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="23" op_0_bw="32">
<![CDATA[
arrayidx12412.1.i.exit:2 %trunc_ln157 = trunc i32 %bitcast_ln157

]]></Node>
<StgValue><ssdm name="trunc_ln157"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx12412.1.i.exit:3 %icmp_ln157 = icmp_ne  i8 %tmp_33, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayidx12412.1.i.exit:4 %icmp_ln157_1 = icmp_eq  i23 %trunc_ln157, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln157_1"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx12412.1.i.exit:6 %tmp_34 = fcmp_olt  i32 %add15_1_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="51" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx12412.1.i.exit:5 %or_ln157 = or i1 %icmp_ln157_1, i1 %icmp_ln157

]]></Node>
<StgValue><ssdm name="or_ln157"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx12412.1.i.exit:6 %tmp_34 = fcmp_olt  i32 %add15_1_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx12412.1.i.exit:7 %and_ln157 = and i1 %or_ln157, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln157"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx12412.1.i.exit:8 %br_ln157 = br i1 %and_ln157, void %for.inc.1.i83, void %if.then.1.i

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.1.i:0 %br_ln158 = br i1 %trunc_ln22_read, void %arrayidx12412.1.i.case.0915, void %arrayidx12412.1.i.case.1916

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22_read" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.1.i.case.0915:0 %store_ln158 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22_read" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.i.case.0915:1 %br_ln158 = br void %arrayidx12412.1.i.exit914

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22_read" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.1.i.case.1916:0 %store_ln158 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22_read" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.i.case.1916:1 %br_ln158 = br void %arrayidx12412.1.i.exit914

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.1.i.exit914:0 %br_ln159 = br void %for.inc.1.i83

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
