module syncdetector_tb();
reg clk, reset , X;
wire Y; 

seq_detector uut(Y,X,clk,reset) ; 

initial begin 
clk = 0;
forever #10 clk=~clk ; 
end 

initial begin 
reset = 1; X=0;
#15 ;  reset = 0; 

X = 1; #20;  
X = 0; #20;  
X = 1; #20;   
X = 1; #20;   

X = 0; #20;   
X = 1; #20;
X = 1; #20;   
X = 0; #20;
X = 0; #20;
#20; $finish; 
end

initial begin 
$monitor ("Time=%0t ns | X=%b | Y=%b", $time, X, Y);
end

endmodule
