[06/17 20:30:03     0s] 
[06/17 20:30:03     0s] Cadence Innovus(TM) Implementation System.
[06/17 20:30:03     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/17 20:30:03     0s] 
[06/17 20:30:03     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[06/17 20:30:03     0s] Options:	-common_ui 
[06/17 20:30:03     0s] Date:		Tue Jun 17 20:30:03 2025
[06/17 20:30:03     0s] Host:		pgmicro01.ufrgs.br (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[06/17 20:30:03     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[06/17 20:30:03     0s] 
[06/17 20:30:03     0s] License:
[06/17 20:30:03     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[06/17 20:30:03     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/17 20:30:23    13s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[06/17 20:30:23    13s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[06/17 20:30:23    13s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[06/17 20:30:23    13s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[06/17 20:30:23    13s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[06/17 20:30:23    13s] @(#)CDS: CPE v15.20-p002
[06/17 20:30:23    13s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[06/17 20:30:23    13s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[06/17 20:30:23    13s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/17 20:30:23    13s] @(#)CDS: RCDB 11.6
[06/17 20:30:23    13s] --- Running on pgmicro01.ufrgs.br (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[06/17 20:30:23    13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_29700_pgmicro01.ufrgs.br_luis.mendes_hCtW86.

[06/17 20:30:23    13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_29700_pgmicro01.ufrgs.br_luis.mendes_hCtW86.
[06/17 20:30:23    13s] 
[06/17 20:30:25    14s] 
[06/17 20:30:25    14s] **INFO:  MMMC transition support version v31-84 
[06/17 20:30:25    14s] 
[06/17 20:30:35    16s] [DEV]innovus 1> source ../scripts/innovus_modif.tcl 
Project Initialization
[06/17 20:30:55    19s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[06/17 20:30:55    19s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/17 20:30:55    19s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[06/17 20:30:55    19s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/17 20:30:55    19s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/17 20:30:55    19s] Updating process node dependent CCOpt properties for the 180nm process node.
[06/17 20:30:55    19s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[06/17 20:30:55    19s] 
[06/17 20:30:55    19s] Threads Configured:8
[06/17 20:30:56    26s] Reading best_libset timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_fast_1_98V_m40C.lib.
[06/17 20:30:56    26s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[06/17 20:30:56    26s] Read 811 cells in  D_CELLS_MOSST_fast_1_98V_m40C.
[06/17 20:30:56    26s] Reading best_libset timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS3ST/IO_CELLS_3V_MOS3ST_fast_1_98V_3_30V_m40C.lib.
[06/17 20:30:56    26s] Read 414 cells in  IO_CELLS_3V_MOS3ST_fast_1_98V_3_30V_m40C.
[06/17 20:30:56    26s] Library reading multithread flow ended.
[06/17 20:30:56    27s] 
[06/17 20:30:56    27s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[06/17 20:30:56    27s] 
[06/17 20:30:56    27s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_F5V.lef ...
[06/17 20:30:56    27s] Set DBUPerIGU to M2 pitch 630.
[06/17 20:30:57    27s] 
[06/17 20:30:57    27s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNACELL10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNACELL2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNACELL25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNACELL5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNACELLN10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNACELLN2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNACELLN25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNACELLN5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHCX12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHCX16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHCX20' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHCX4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHCX6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHCX8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHX0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHX12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHX16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-200):	Pin 'Q' in macro 'BTHX20' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-200' for more detail.
[06/17 20:30:57    28s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/17 20:30:57    28s] To increase the message display limit, refer to the product command reference manual.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8F' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4F' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2F' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24F' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1F' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16F' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8F' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SF' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/17 20:30:57    28s] Type 'man IMPLF-201' for more detail.
[06/17 20:30:57    28s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[06/17 20:30:57    28s] To increase the message display limit, refer to the product command reference manual.
[06/17 20:30:57    28s] 
[06/17 20:30:57    28s] viaInitial starts at Tue Jun 17 20:30:57 2025
[06/17 20:30:57    28s] viaInitial ends at Tue Jun 17 20:30:57 2025
[06/17 20:30:57    28s] *** Begin netlist parsing (mem=619.6M) ***
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[06/17 20:30:57    28s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/17 20:30:57    28s] To increase the message display limit, refer to the product command reference manual.
[06/17 20:30:57    28s] Created 1225 new cells from 2 timing libraries.
[06/17 20:30:57    28s] Reading netlist ...
[06/17 20:30:57    28s] Backslashed names will retain backslash and a trailing blank character.
[06/17 20:30:58    28s] Reading verilog netlist '../innovus_core_limited/USFFT64_2B.v'
[06/17 20:30:59    29s] 
[06/17 20:30:59    29s] *** Memory Usage v#1 (Current mem = 630.680M, initial mem = 173.871M) ***
[06/17 20:30:59    29s] *** End netlist parsing (cpu=0:00:01.1, real=0:00:02.0, mem=630.7M) ***
[06/17 20:30:59    29s] Top level cell is USFFT64_2B_TOP.
[06/17 20:30:59    29s] ** Removed 415 unused lib cells.
[06/17 20:30:59    29s] Hooked 810 DB cells to tlib cells.
[06/17 20:30:59    29s] Starting recursive module instantiation check.
[06/17 20:30:59    29s] No recursion found.
[06/17 20:30:59    29s] Building hierarchical netlist for Cell USFFT64_2B_TOP ...
[06/17 20:30:59    30s] *** Netlist is unique.
[06/17 20:30:59    30s] ** info: there are 1254 modules.
[06/17 20:30:59    30s] ** info: there are 53445 stdCell insts.
[06/17 20:30:59    30s] ** info: there are 110 Pad insts.
[06/17 20:30:59    30s] 
[06/17 20:30:59    30s] *** Memory Usage v#1 (Current mem = 679.680M, initial mem = 173.871M) ***
[06/17 20:30:59    30s] Set Default Net Delay as 1000 ps.
[06/17 20:30:59    30s] Set Default Net Load as 0.5 pF. 
[06/17 20:30:59    30s] Set Default Input Pin Transition as 0.1 ps.
[06/17 20:30:59    30s] Pre-connect netlist-defined P/G connections...
[06/17 20:30:59    30s] Pin 'GNDO' of instance 'u_ring/PAD_CLK' is a GROUND type pin, but it is connected to a signal net 'u_ring/GNDO'.  The type of this net will be changed to GROUND net.
[06/17 20:30:59    30s] Pin 'GNDR' of instance 'u_ring/PAD_CLK' is a GROUND type pin, but it is connected to a signal net 'u_ring/GNDR'.  The type of this net will be changed to GROUND net.
[06/17 20:30:59    30s] **WARN: (IMPDB-1256):	Pin VDD of instance 'u_ring/PAD_CLK' is a POWER type pin, but it is connected to a signal net 'u_ring/VDD'. The type of this net will be changed to POWER net.
[06/17 20:30:59    30s] **WARN: (IMPDB-1256):	Pin VDDO of instance 'u_ring/PAD_CLK' is a POWER type pin, but it is connected to a signal net 'u_ring/VDDO'. The type of this net will be changed to POWER net.
[06/17 20:30:59    30s] **WARN: (IMPDB-1256):	Pin VDDR of instance 'u_ring/PAD_CLK' is a POWER type pin, but it is connected to a signal net 'u_ring/VDDR'. The type of this net will be changed to POWER net.
[06/17 20:30:59    30s]   Updated 110 instances.
[06/17 20:30:59    30s] Initializing I/O assignment ...
[06/17 20:30:59    30s] Adjusting Core to Left to: 0.0200. Core to Bottom to: 0.4300.
[06/17 20:30:59    30s] **WARN: (IMPFP-3961):	The techSite 'io_site_F5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/17 20:30:59    30s] Type 'man IMPFP-3961' for more detail.
[06/17 20:31:00    30s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/17 20:31:00    30s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/17 20:31:00    30s] Type 'man IMPEXT-2773' for more detail.
[06/17 20:31:00    30s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/17 20:31:00    30s] Type 'man IMPEXT-2776' for more detail.
[06/17 20:31:00    30s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/17 20:31:00    30s] Type 'man IMPEXT-2776' for more detail.
[06/17 20:31:00    30s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/17 20:31:00    30s] Type 'man IMPEXT-2776' for more detail.
[06/17 20:31:00    30s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/17 20:31:00    30s] Type 'man IMPEXT-2776' for more detail.
[06/17 20:31:00    30s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 13 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/17 20:31:00    30s] Type 'man IMPEXT-2776' for more detail.
[06/17 20:31:00    30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.112 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/17 20:31:00    30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/17 20:31:00    30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/17 20:31:00    30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/17 20:31:00    30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/17 20:31:00    30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.052 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/17 20:31:00    30s] Summary of Active RC-Corners : 
[06/17 20:31:00    30s]  
[06/17 20:31:00    30s]  Analysis View: best_view
[06/17 20:31:00    30s]     RC-Corner Name        : default_emulate_rc_corner
[06/17 20:31:00    30s]     RC-Corner Index       : 0
[06/17 20:31:00    30s]     RC-Corner Temperature : 25 Celsius
[06/17 20:31:00    30s]     RC-Corner Cap Table   : ''
[06/17 20:31:00    30s]     RC-Corner PreRoute Res Factor         : 1
[06/17 20:31:00    30s]     RC-Corner PreRoute Cap Factor         : 1
[06/17 20:31:00    30s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/17 20:31:00    30s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/17 20:31:00    30s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/17 20:31:00    30s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/17 20:31:00    30s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/17 20:31:00    30s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[06/17 20:31:00    30s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[06/17 20:31:00    30s] *Info: initialize multi-corner CTS.
[06/17 20:31:00    30s] Reading timing constraints file '../innovus_core_limited//USFFT64_2B.default_constraints.sdc' ...
[06/17 20:31:00    30s] Current (total cpu=0:00:30.7, real=0:00:57.0, peak res=358.4M, current mem=786.0M)
[06/17 20:31:00    31s] **WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File ../innovus_core_limited//USFFT64_2B.default_constraints.sdc, Line 13).
[06/17 20:31:00    31s] 
[06/17 20:31:00    31s] USFFT64_2B_TOP
[06/17 20:31:00    31s] INFO (CTE): Reading of timing constraints file ../innovus_core_limited//USFFT64_2B.default_constraints.sdc completed, with 1 WARNING
[06/17 20:31:00    31s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=375.3M, current mem=802.2M)
[06/17 20:31:00    31s] Current (total cpu=0:00:30.9, real=0:00:57.0, peak res=375.3M, current mem=802.2M)
[06/17 20:31:00    31s] Summary for sequential cells idenfication: 
[06/17 20:31:00    31s] Identified SBFF number: 128
[06/17 20:31:00    31s] Identified MBFF number: 0
[06/17 20:31:00    31s] Not identified SBFF number: 0
[06/17 20:31:00    31s] Not identified MBFF number: 0
[06/17 20:31:00    31s] Number of sequential cells which are not FFs: 106
[06/17 20:31:00    31s] 
[06/17 20:31:00    31s] Total number of combinational cells: 511
[06/17 20:31:00    31s] Total number of sequential cells: 234
[06/17 20:31:00    31s] Total number of tristate cells: 64
[06/17 20:31:00    31s] Total number of level shifter cells: 0
[06/17 20:31:00    31s] Total number of power gating cells: 0
[06/17 20:31:00    31s] Total number of isolation cells: 0
[06/17 20:31:00    31s] Total number of power switch cells: 0
[06/17 20:31:00    31s] Total number of pulse generator cells: 0
[06/17 20:31:00    31s] Total number of always on buffers: 0
[06/17 20:31:00    31s] Total number of retention cells: 0
[06/17 20:31:00    31s] List of usable buffers: BUCX4 BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[06/17 20:31:00    31s] Total number of usable buffers: 11
[06/17 20:31:00    31s] List of unusable buffers:
[06/17 20:31:00    31s] Total number of unusable buffers: 0
[06/17 20:31:00    31s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[06/17 20:31:00    31s] Total number of usable inverters: 13
[06/17 20:31:00    31s] List of unusable inverters:
[06/17 20:31:00    31s] Total number of unusable inverters: 0
[06/17 20:31:00    31s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[06/17 20:31:00    31s] Total number of identified usable delay cells: 13
[06/17 20:31:00    31s] List of identified unusable delay cells:
[06/17 20:31:00    31s] Total number of identified unusable delay cells: 0
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_004_0'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_005_0'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_006_0'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_006_1'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_007_0'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_007_1'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_008_0'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_008_1'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_008_2'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_009_0'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_009_1'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_009_2'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_010_0'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_010_1'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_010_2'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_010_3'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_011_0'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_011_1'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_011_2'.
[06/17 20:31:01    31s] **WARN: (IMPOPT-3184):	Can not find inst 'U_MPU_mul_107_19/cdnfadd_011_3'.
[06/17 20:31:01    31s] **WARN: (EMS-27):	Message (IMPOPT-3184) has exceeded the current message display limit of 20.
[06/17 20:31:01    31s] To increase the message display limit, refer to the product command reference manual.
[06/17 20:31:01    31s] *info: Added size_only attribute to 0 instances
[06/17 20:31:01    31s] done
[06/17 20:31:01    31s] Reading IO file
[06/17 20:31:01    31s] Reading IO assignment file "../io_core_limited/USFFT64_2B_MOD.save.io" ...
[06/17 20:31:01    31s] done
[06/17 20:31:01    31s] Saving project
[06/17 20:31:01    31s] done
[06/17 20:31:01    31s] Implementing Floorplan
[06/17 20:31:01    31s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :30.24
[06/17 20:31:01    31s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :30.5
[06/17 20:31:01    31s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :30.24
[06/17 20:31:01    31s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :30.5
[06/17 20:31:01    31s] Adjusting core size to PlacementGrid : width :1590.75 height : 1586
[06/17 20:31:01    31s] Adjusting Core to Left to: 30.2600. Core to Bottom to: 30.9300.
[06/17 20:31:01    31s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/17 20:31:01    31s] resizeFP value x after snapping 1.890
[06/17 20:31:01    31s] resizeFP value y after snapping 1.830
[06/17 20:31:01    31s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(190.260 , 190.930) (2399.650 , 2310.680)} to {(190.260 , 190.930) (2399.670 , 2310.680)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/17 20:31:01    31s] **WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.000 , 0.000) (2589.930 , 2506.080)} to {(0.000 , 0.000) (2589.930 , 2505.880)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/17 20:31:01    31s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(160.000 , 160.000) (2429.890 , 2345.830)} to {(160.020 , 159.820) (2429.910 , 2346.060)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/17 20:31:01    31s] **WARN: (IMPFP-317):	After shiftBased resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
[06/17 20:31:01    31s] After resizeFP, 0.1730% core area expanded
[06/17 20:31:03    32s] done - Floorplan
[06/17 20:31:03    32s] Saving project
[06/17 20:31:03    32s] done - Save_2
[06/17 20:31:03    32s] Chek Design
[06/17 20:31:03    32s] #spOpts: N=180 
[06/17 20:31:04    32s] Core basic site is core
[06/17 20:31:04    32s] Estimated cell power/ground rail width = 0.610 um
[06/17 20:31:04    32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 20:31:04    32s] Begin checking placement ... (start mem=995.9M, init mem=1010.9M)
[06/17 20:31:04    32s] *info: Recommended don't use cell = 0           
[06/17 20:31:04    32s] *info: Placed = 0             
[06/17 20:31:04    32s] *info: Unplaced = 53445       
[06/17 20:31:04    32s] Placement Density:37.73%(1765649/4679354)
[06/17 20:31:04    32s] Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.0; mem=1010.9M)
[06/17 20:31:04    32s] ############################################################################
[06/17 20:31:04    32s] # Innovus Netlist Design Rule Check
[06/17 20:31:04    32s] # Tue Jun 17 20:31:04 2025
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] ############################################################################
[06/17 20:31:04    32s] Design: USFFT64_2B_TOP
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] ------ Design Summary:
[06/17 20:31:04    32s] Total Standard Cell Number   (cells) : 53445
[06/17 20:31:04    32s] Total Block Cell Number      (cells) : 0
[06/17 20:31:04    32s] Total I/O Pad Cell Number    (cells) : 110
[06/17 20:31:04    32s] Total Standard Cell Area     ( um^2) : 1765649.44
[06/17 20:31:04    32s] Total Block Cell Area        ( um^2) : 0.00
[06/17 20:31:04    32s] Total I/O Pad Cell Area      ( um^2) : 1527040.00
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] ------ Design Statistics:
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] Number of Instances            : 53555
[06/17 20:31:04    32s] Number of Nets                 : 54743
[06/17 20:31:04    32s] Average number of Pins per Net : 4.27
[06/17 20:31:04    32s] Maximum number of Pins in Net  : 15993
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] ------ I/O Port summary
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] Number of Primary I/O Ports    : 92
[06/17 20:31:04    32s] Number of Input Ports          : 43
[06/17 20:31:04    32s] Number of Output Ports         : 49
[06/17 20:31:04    32s] Number of Bidirectional Ports  : 0
[06/17 20:31:04    32s] Number of Power/Ground Ports   : 0
[06/17 20:31:04    32s] Number of Floating Ports                     *: 6
[06/17 20:31:04    32s] Number of Ports Connected to Multiple Pads   *: 0
[06/17 20:31:04    32s] Number of Ports Connected to Core Instances   : 0
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] ------ Design Rule Checking:
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] Number of Output Pins connect to Power/Ground *: 0
[06/17 20:31:04    32s] Number of Insts with Input Pins tied together ?: 12
[06/17 20:31:04    32s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'RN' of  instance 'u_dft/U_FFT2/UMR_DO_reg[17]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'u_dft/U_FFT2/UMR_DO_reg[17]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'RN' of  instance 'u_dft/U_FFT2/UMI_DO_reg[17]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'u_dft/U_FFT2/UMI_DO_reg[17]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_17' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_16' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_15' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_14' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_13' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_12' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_11' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_10' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_9' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_8' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_6' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_5' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_4' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_3' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (IMPDB-2136):	Input term 'EN' of Io  instance 'u_ring/PAD_DOI_2' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[06/17 20:31:04    32s] **WARN: (EMS-27):	Message (IMPDB-2136) has exceeded the current message display limit of 20.
[06/17 20:31:04    32s] To increase the message display limit, refer to the product command reference manual.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DFT_SCAN_INPUT_2.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DFT_SCAN_INPUT_1.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DFT_SHIFT_ENABLE.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_14.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_13.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_12.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_11.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_10.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_9.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_8.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_7.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_6.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_5.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_4.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_3.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_2.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_1.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DI_0.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DR_14.
[06/17 20:31:04    32s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst u_ring/PAD_DR_13.
[06/17 20:31:04    32s] **WARN: (EMS-27):	Message (IMPDB-2137) has exceeded the current message display limit of 20.
[06/17 20:31:04    32s] To increase the message display limit, refer to the product command reference manual.
[06/17 20:31:04    32s] Number of Input/InOut Floating Pins            : 90
[06/17 20:31:04    32s] Number of Output Floating Pins                 : 40
[06/17 20:31:04    32s] Number of Output Term Marked TieHi/Lo         *: 0
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] Number of nets with tri-state drivers          : 0
[06/17 20:31:04    32s] Number of nets with parallel drivers           : 0
[06/17 20:31:04    32s] Number of nets with multiple drivers           : 0
[06/17 20:31:04    32s] Number of nets with no driver (No FanIn)       : 6
[06/17 20:31:04    32s] Number of Output Floating nets (No FanOut)     : 288
[06/17 20:31:04    32s] Number of High Fanout nets (>50)               : 161
[06/17 20:31:04    32s] Checking routing tracks.....
[06/17 20:31:04    32s] Checking other grids.....
[06/17 20:31:04    32s] Checking FINFET Grid is on Manufacture Grid.....
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] Checking core/die box is on Grid.....
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] Checking snap rule ......
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] Checking Row is on grid......
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] Checking AreaIO row.....
[06/17 20:31:04    32s] Checking routing blockage.....
[06/17 20:31:04    32s] Checking components.....
[06/17 20:31:04    32s] Checking IO Pins.....
[06/17 20:31:04    32s] Unplaced Io Pins = 6 
[06/17 20:31:04    32s] Floating/Unconnected IO Pins = 6 
[06/17 20:31:04    32s] Checking constraints (guide/region/fence).....
[06/17 20:31:04    32s] Checking groups.....
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] Checking Ptn Pins .....
[06/17 20:31:04    32s] Checking Ptn Core Box.....
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] Checking Preroutes.....
[06/17 20:31:04    32s] No. of regular pre-routes not on tracks : 0 
[06/17 20:31:04    32s]  Design check done.
[06/17 20:31:04    32s] Report saved in file checkDesign/USFFT64_2B_TOP.main.htm.ascii.
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] *** Summary of all messages that are not suppressed in this session:
[06/17 20:31:04    32s] Severity  ID               Count  Summary                                  
[06/17 20:31:04    32s] WARNING   IMPDB-2136          90  %s term '%s' of %s instance '%s' does no...
[06/17 20:31:04    32s] WARNING   IMPDB-2137          40  Floating %s term %s of %sinst %s.        
[06/17 20:31:04    32s] *** Message Summary: 130 warning(s), 0 error(s)
[06/17 20:31:04    32s] 
[06/17 20:31:04    32s] done - Check Design
[06/17 20:31:04    32s] Starting Power Planning
[06/17 20:31:04    32s] Pre-connect netlist-defined P/G connections...
[06/17 20:31:04    32s]   Updated 110 instances.
[06/17 20:31:04    32s] 4 new tie-hi connections were made to global net 'padring/VDD'.
[06/17 20:31:04    32s] 4 new tie-hi connections were made to global net 'padring/VDDR'.
[06/17 20:31:04    32s] 4 new tie-hi connections were made to global net 'padring/VDDO'.
[06/17 20:31:04    32s] 46 new tie-lo connections were made to global net 'padring/GNDR'.
[06/17 20:31:04    32s] 46 new tie-lo connections were made to global net 'padring/GNDO'.
[06/17 20:31:04    32s] 46 new tie-lo connections were made to global net 'gnd!'.
[06/17 20:31:04    32s] 4 new tie-hi connections were made to global net 'vdd!'.
[06/17 20:31:04    32s] 0 new pwr-pin connection was made to global net 'padring/VDD'.
[06/17 20:31:04    32s] 53445 new pwr-pin connections were made to global net 'vdd!'.
[06/17 20:31:04    33s] 10 new pwr-pin connections were made to global net 'vdd!'.
[06/17 20:31:04    33s] 0 new pwr-pin connection was made to global net 'padring/VDDR'.
[06/17 20:31:04    33s] 0 new pwr-pin connection was made to global net 'padring/VDDO'.
[06/17 20:31:04    33s] 0 new gnd-pin connection was made to global net 'padring/GNDR'.
[06/17 20:31:04    33s] 0 new gnd-pin connection was made to global net 'padring/GNDO'.
[06/17 20:31:04    33s] 53445 new gnd-pin connections were made to global net 'gnd!'.
[06/17 20:31:04    33s] 10 new gnd-pin connections were made to global net 'gnd!'.
[06/17 20:31:04    33s] done - Power Planning
[06/17 20:31:04    33s] Scan_chain
[06/17 20:31:04    33s] Setting -ignore_viarule_enclosure to 0. ViaGen will use enclosures defined in VIARULE GENERATE with precedence.
[06/17 20:31:04    33s] done
[06/17 20:31:04    33s] Power Ring Definition
[06/17 20:31:04    33s] 
[06/17 20:31:04    33s] The power planner created 8 wires.
[06/17 20:31:04    33s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1010.9M) ***
[06/17 20:31:05    33s] done - Power Rings
[06/17 20:31:05    33s] Adding stripes
[06/17 20:31:05    33s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[06/17 20:31:05    33s] 
[06/17 20:31:05    33s] Starting stripe generation ...
[06/17 20:31:05    33s] Non-Default setAddStripeOption Settings :
[06/17 20:31:05    33s]   NONE
[06/17 20:31:05    33s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[06/17 20:31:05    33s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 192.76 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[06/17 20:31:05    33s] Stripe generation is complete; vias are now being generated.
[06/17 20:31:05    33s] The power planner created 22 wires.
[06/17 20:31:05    33s] *** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1012.9M) ***
[06/17 20:31:05    33s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[06/17 20:31:05    33s] 
[06/17 20:31:05    33s] Starting stripe generation ...
[06/17 20:31:05    33s] Non-Default setAddStripeOption Settings :
[06/17 20:31:05    33s]   NONE
[06/17 20:31:05    33s] The core ring for gnd! is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[06/17 20:31:05    33s] The core ring for vdd! is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[06/17 20:31:05    33s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[06/17 20:31:05    33s] Stripe generation is complete; vias are now being generated.
[06/17 20:31:05    33s] The power planner created 22 wires.
[06/17 20:31:05    33s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1012.9M) ***
[06/17 20:31:06    33s] done - Power Stripes
[06/17 20:31:06    33s] Power routing
[06/17 20:31:07    34s] *** Begin SPECIAL ROUTE on Tue Jun 17 20:31:07 2025 ***
[06/17 20:31:07    34s] SPECIAL ROUTE ran on directory: /home/inf01194/luis.mendes/fft64/innovus_core_limited
[06/17 20:31:07    34s] SPECIAL ROUTE ran on machine: pgmicro01.ufrgs.br (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 1.70Ghz)
[06/17 20:31:07    34s] 
[06/17 20:31:07    34s] Begin option processing ...
[06/17 20:31:07    34s] srouteConnectPowerBump set to false
[06/17 20:31:07    34s] routeSelectNet set to "padring/VDD padring/VDDR padring/VDDO padring/GNDO padring/GNDR gnd! vdd!"
[06/17 20:31:07    34s] routeSpecial set to true
[06/17 20:31:07    34s] srouteBlockPin set to "allPins"
[06/17 20:31:07    34s] srouteBottomLayerLimit set to 1
[06/17 20:31:07    34s] srouteBottomTargetLayerLimit set to 1
[06/17 20:31:07    34s] srouteConnectConverterPin set to false
[06/17 20:31:07    34s] srouteCrossoverViaBottomLayer set to 1
[06/17 20:31:07    34s] srouteCrossoverViaTopLayer set to 6
[06/17 20:31:07    34s] srouteFollowCorePinEnd set to 3
[06/17 20:31:07    34s] srouteJogControl set to "preferWithChanges differentLayer"
[06/17 20:31:07    34s] sroutePadPinAllPorts set to true
[06/17 20:31:07    34s] sroutePadRingLayer set to "1 6"
[06/17 20:31:07    34s] sroutePreserveExistingRoutes set to true
[06/17 20:31:07    34s] srouteRoutePowerBarPortOnBothDir set to true
[06/17 20:31:07    34s] srouteStopBlockPin set to "nearestTarget"
[06/17 20:31:07    34s] srouteStraightPadBlockpinRoute set to true
[06/17 20:31:07    34s] srouteTopLayerLimit set to 6
[06/17 20:31:07    34s] srouteTopTargetLayerLimit set to 6
[06/17 20:31:07    34s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1596.00 megs.
[06/17 20:31:07    34s] 
[06/17 20:31:07    34s] Reading DB technology information...
[06/17 20:31:07    34s] Finished reading DB technology information.
[06/17 20:31:07    34s] Reading floorplan and netlist information...
[06/17 20:31:08    34s] Finished reading floorplan and netlist information.
[06/17 20:31:08    34s] Read in 12 layers, 6 routing layers, 1 overlap layer
[06/17 20:31:08    34s] Read in 830 macros, 151 used
[06/17 20:31:08    34s] Read in 248 components
[06/17 20:31:08    34s]   138 core components: 138 unplaced, 0 placed, 0 fixed
[06/17 20:31:08    34s]   110 pad components: 0 unplaced, 0 placed, 110 fixed
[06/17 20:31:08    34s] Read in 92 logical pins
[06/17 20:31:08    34s] Read in 92 nets
[06/17 20:31:08    34s] Read in 12 special nets, 2 routed
[06/17 20:31:08    34s] Read in 846 terminals
[06/17 20:31:08    34s] 7 nets selected.
[06/17 20:31:08    34s] 
[06/17 20:31:08    34s] Begin power routing ...
[06/17 20:31:08    34s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net padring\/VDD.
[06/17 20:31:08    34s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[06/17 20:31:08    34s] **WARN: (IMPSR-1254):	Cannot find any block pin of net padring\/VDD. Check netlist, or change option to include the pin.
[06/17 20:31:08    34s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net padring\/VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/17 20:31:08    34s] Type 'man IMPSR-1256' for more detail.
[06/17 20:31:08    34s] Cannot find any AREAIO class pad pin of net padring\/VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/17 20:31:08    34s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net padring\/VDDO.
[06/17 20:31:08    34s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[06/17 20:31:08    34s] **WARN: (IMPSR-1254):	Cannot find any block pin of net padring\/VDDO. Check netlist, or change option to include the pin.
[06/17 20:31:08    34s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net padring\/VDDO. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/17 20:31:08    34s] Type 'man IMPSR-1256' for more detail.
[06/17 20:31:08    34s] Cannot find any AREAIO class pad pin of net padring\/VDDO. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/17 20:31:08    34s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net padring\/VDDR.
[06/17 20:31:08    34s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[06/17 20:31:08    34s] **WARN: (IMPSR-1254):	Cannot find any block pin of net padring\/VDDR. Check netlist, or change option to include the pin.
[06/17 20:31:08    34s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net padring\/VDDR. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/17 20:31:08    34s] Type 'man IMPSR-1256' for more detail.
[06/17 20:31:08    34s] Cannot find any AREAIO class pad pin of net padring\/VDDR. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/17 20:31:08    34s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
[06/17 20:31:08    34s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
[06/17 20:31:08    34s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net padring\/GNDO.
[06/17 20:31:08    34s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[06/17 20:31:08    34s] **WARN: (IMPSR-1254):	Cannot find any block pin of net padring\/GNDO. Check netlist, or change option to include the pin.
[06/17 20:31:08    34s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net padring\/GNDO. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/17 20:31:08    34s] Type 'man IMPSR-1256' for more detail.
[06/17 20:31:08    34s] Cannot find any AREAIO class pad pin of net padring\/GNDO. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/17 20:31:08    34s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net padring\/GNDR.
[06/17 20:31:08    34s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[06/17 20:31:08    34s] **WARN: (IMPSR-1254):	Cannot find any block pin of net padring\/GNDR. Check netlist, or change option to include the pin.
[06/17 20:31:08    34s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net padring\/GNDR. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/17 20:31:08    34s] Type 'man IMPSR-1256' for more detail.
[06/17 20:31:08    34s] Cannot find any AREAIO class pad pin of net padring\/GNDR. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/17 20:31:08    34s] CPU time for FollowPin 0 seconds
[06/17 20:31:08    34s] CPU time for FollowPin 0 seconds
[06/17 20:31:08    35s]   Number of IO ports routed: 220
[06/17 20:31:08    35s]   Number of Block ports routed: 0
[06/17 20:31:08    35s]   Number of Stripe ports routed: 0
[06/17 20:31:08    35s]   Number of Core ports routed: 870
[06/17 20:31:08    35s]   Number of Pad ports routed: 0
[06/17 20:31:08    35s]   Number of Power Bump ports routed: 0
[06/17 20:31:08    35s]   Number of Followpin connections: 435
[06/17 20:31:08    35s] End power routing: cpu: 0:00:01, real: 0:00:00, peak: 1616.00 megs.
[06/17 20:31:08    35s] 
[06/17 20:31:08    35s] 
[06/17 20:31:08    35s] 
[06/17 20:31:08    35s]  Begin updating DB with routing results ...
[06/17 20:31:08    35s]  Updating DB with 71 via definition ...Extracting standard cell pins and blockage ...... 
[06/17 20:31:08    35s] Pin and blockage extraction finished
[06/17 20:31:08    35s] 
[06/17 20:31:08    35s] 
[06/17 20:31:08    35s] sroute post-processing starts at Tue Jun 17 20:31:08 2025
[06/17 20:31:08    35s] The viaGen is rebuilding shadow vias for net gnd!.
[06/17 20:31:09    35s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (391.26, 410.13) (394.26, 410.65)
[06/17 20:31:09    35s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (391.26, 810.29) (394.26, 810.65)
[06/17 20:31:09    35s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (391.26, 1210.45) (394.26, 1210.65)
[06/17 20:31:09    35s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET5 at (391.26, 1610.61) (394.26, 1610.65)
[06/17 20:31:09    35s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET4 at (394.26, 2010.77) (394.26, 2011.57)
[06/17 20:31:09    35s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (591.26, 410.13) (594.26, 410.65)
[06/17 20:31:09    35s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (591.26, 810.29) (594.26, 810.65)
[06/17 20:31:09    35s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (591.26, 1210.45) (594.26, 1210.65)
[06/17 20:31:09    35s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET5 at (591.26, 1610.61) (594.26, 1610.65)
[06/17 20:31:09    35s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET4 at (594.26, 2010.77) (594.26, 2011.57)
[06/17 20:31:09    36s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (791.26, 410.13) (794.26, 410.65)
[06/17 20:31:09    36s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (791.26, 810.29) (794.26, 810.65)
[06/17 20:31:09    36s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (791.26, 1210.45) (794.26, 1210.65)
[06/17 20:31:09    36s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET5 at (791.26, 1610.61) (794.26, 1610.65)
[06/17 20:31:09    36s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET4 at (794.26, 2010.77) (794.26, 2011.57)
[06/17 20:31:09    36s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (991.26, 410.13) (994.26, 410.65)
[06/17 20:31:09    36s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (991.26, 810.29) (994.26, 810.65)
[06/17 20:31:09    36s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIATP at (991.26, 1210.45) (994.26, 1210.65)
[06/17 20:31:09    36s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET5 at (991.26, 1610.61) (994.26, 1610.65)
[06/17 20:31:09    36s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET4 at (994.26, 2010.77) (994.26, 2011.57)
[06/17 20:31:09    36s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[06/17 20:31:09    36s] To increase the message display limit, refer to the product command reference manual.
[06/17 20:31:09    36s] sroute post-processing ends at Tue Jun 17 20:31:09 2025
[06/17 20:31:09    36s] 
[06/17 20:31:09    36s] sroute post-processing starts at Tue Jun 17 20:31:09 2025
[06/17 20:31:09    36s] The viaGen is rebuilding shadow vias for net vdd!.
[06/17 20:31:10    37s] sroute post-processing ends at Tue Jun 17 20:31:10 2025
[06/17 20:31:10    37s] sroute: Total CPU time used = 0:0:3
[06/17 20:31:10    37s] sroute: Total Real time used = 0:0:3
[06/17 20:31:10    37s] sroute: Total Memory used = 46.96 megs
[06/17 20:31:10    37s] sroute: Total Peak Memory used = 1057.82 megs
[06/17 20:31:10    37s] done - Power Routing
[06/17 20:31:10    37s] Placement
[06/17 20:31:10    37s] Summary for sequential cells idenfication: 
[06/17 20:31:10    37s] Identified SBFF number: 128
[06/17 20:31:10    37s] Identified MBFF number: 0
[06/17 20:31:10    37s] Not identified SBFF number: 0
[06/17 20:31:10    37s] Not identified MBFF number: 0
[06/17 20:31:10    37s] Number of sequential cells which are not FFs: 106
[06/17 20:31:10    37s] 
[06/17 20:31:10    37s] **WARN: (IMPSC-1001):	Unable to trace scan chain "chan1". Check the information during tracing.
[06/17 20:31:10    37s] Type 'man IMPSC-1001' for more detail.
[06/17 20:31:10    37s] *** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
[06/17 20:31:10    37s] Successfully traced 1 scan chain  (total 7996 scan bits).
[06/17 20:31:10    37s] *** Scan Sanity Check Summary:
[06/17 20:31:10    37s] *** 1 scan chain  passed sanity check.
[06/17 20:31:11    37s] *scInfo: scPctBadScanCell = 50.00%
[06/17 20:31:11    37s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[06/17 20:31:11    37s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[06/17 20:31:15    42s] Topological Sorting (CPU = 0:00:00.2, MEM = 1267.6M, InitMEM = 1258.4M)
[06/17 20:31:17    44s] *** Starting place_design default flow ***
[06/17 20:31:17    44s] **INFO: Enable pre-place timing setting for timing analysis
[06/17 20:31:17    44s] Set Using Default Delay Limit as 101.
[06/17 20:31:17    44s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/17 20:31:17    44s] Set Default Net Delay as 0 ps.
[06/17 20:31:17    44s] Set Default Net Load as 0 pF. 
[06/17 20:31:17    44s] **INFO: Analyzing IO path groups for slack adjustment
[06/17 20:31:17    44s] Multithreaded Timing Analysis is initialized with 8 threads
[06/17 20:31:17    44s] 
[06/17 20:31:17    44s] Effort level <high> specified for reg2reg_tmp.29700 path_group
[06/17 20:31:17    44s] #################################################################################
[06/17 20:31:17    44s] # Design Stage: PreRoute
[06/17 20:31:17    44s] # Design Name: USFFT64_2B_TOP
[06/17 20:31:17    44s] # Design Mode: 180nm
[06/17 20:31:17    44s] # Analysis Mode: MMMC Non-OCV 
[06/17 20:31:17    44s] # Parasitics Mode: No SPEF/RCDB
[06/17 20:31:17    44s] # Signoff Settings: SI Off 
[06/17 20:31:17    44s] #################################################################################
[06/17 20:31:17    44s] Calculate delays in Single mode...
[06/17 20:31:17    44s] siFlow : Timing analysis mode is single, using late cdB files
[06/17 20:31:19    60s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:00.0)
[06/17 20:31:19    60s] End delay calculation. (MEM=1887.48 CPU=0:00:17.0 REAL=0:00:03.0)
[06/17 20:31:19    60s] *** CDM Built up (cpu=0:00:19.1  real=0:00:04.0  mem= 1887.5M) ***
[06/17 20:31:23    65s] *** Start delete_buffer_trees ***
[06/17 20:31:24    65s] Info: Detect buffers to remove automatically.
[06/17 20:31:24    65s] Analyzing netlist ...
[06/17 20:31:24    65s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[06/17 20:31:26    67s] Updating netlist
[06/17 20:31:26    68s] 
[06/17 20:31:27    68s] *summary: 105 instances (buffers/inverters) removed
[06/17 20:31:27    68s] *** Finish delete_buffer_trees (0:00:03.1) ***
[06/17 20:31:27    68s] **INFO: Disable pre-place timing setting for timing analysis
[06/17 20:31:27    68s] Set Using Default Delay Limit as 1000.
[06/17 20:31:27    68s] Set Default Net Delay as 1000 ps.
[06/17 20:31:27    68s] Set Default Net Load as 0.5 pF. 
[06/17 20:31:27    68s] Deleted 0 physical inst  (cell - / prefix -).
[06/17 20:31:27    68s] *** Starting "NanoPlace(TM) placement v#2 (mem=1879.4M)" ...
[06/17 20:31:27    69s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[06/17 20:31:27    69s] Type 'man IMPTS-403' for more detail.
[06/17 20:31:33    75s] *** Build Buffered Sizing Timing Model
[06/17 20:31:33    75s] (cpu=0:00:06.3 mem=1879.6M) ***
[06/17 20:31:34    76s] *** Build Virtual Sizing Timing Model
[06/17 20:31:34    76s] (cpu=0:00:07.3 mem=1879.7M) ***
[06/17 20:31:34    76s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/17 20:31:34    76s] Summary for sequential cells idenfication: 
[06/17 20:31:34    76s] Identified SBFF number: 128
[06/17 20:31:34    76s] Identified MBFF number: 0
[06/17 20:31:34    76s] Not identified SBFF number: 0
[06/17 20:31:34    76s] Not identified MBFF number: 0
[06/17 20:31:34    76s] Number of sequential cells which are not FFs: 106
[06/17 20:31:34    76s] 
[06/17 20:31:34    76s] **WARN: (IMPSC-1001):	Unable to trace scan chain "chan1". Check the information during tracing.
[06/17 20:31:34    76s] Type 'man IMPSC-1001' for more detail.
[06/17 20:31:34    76s] *** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
[06/17 20:31:34    76s] Successfully traced 1 scan chain  (total 7996 scan bits).
[06/17 20:31:34    76s] *** Scan Sanity Check Summary:
[06/17 20:31:34    76s] *** 1 scan chain  passed sanity check.
[06/17 20:31:34    76s] #spOpts: N=180 
[06/17 20:31:35    76s] #std cell=53354 (0 fixed + 53354 movable) #block=0 (0 floating + 0 preplaced)
[06/17 20:31:35    76s] #ioInst=110 #net=54326 #term=225715 #term/net=4.15, #fixedIo=110, #floatIo=0, #fixedPin=86, #floatPin=0
[06/17 20:31:35    76s] stdCell: 53354 single + 0 double + 0 multi
[06/17 20:31:35    76s] Total standard cell length = 361.4915 (mm), area = 1.7641 (mm^2)
[06/17 20:31:35    76s] Core basic site is core
[06/17 20:31:35    76s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 20:31:35    77s] Apply auto density screen in pre-place stage.
[06/17 20:31:35    77s] Auto density screen increases utilization from 0.377 to 0.377
[06/17 20:31:35    77s] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 2071.7M
[06/17 20:31:35    77s] Average module density = 0.377.
[06/17 20:31:35    77s] Density for the design = 0.377.
[06/17 20:31:35    77s]        = stdcell_area 573796 sites (1764078 um^2) / alloc_area 1520358 sites (4674187 um^2).
[06/17 20:31:35    77s] Pin Density = 0.1483.
[06/17 20:31:35    77s]             = total # of pins 225715 / total area 1522038.
[06/17 20:31:36    77s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[06/17 20:31:36    77s] === lastAutoLevel = 10 
[06/17 20:31:47    94s] Clock gating cells determined by native netlist tracing.
[06/17 20:31:47    94s] Effort level <high> specified for reg2reg path_group
[06/17 20:31:52   103s] Iteration  1: Total net bbox = 3.543e+05 (1.69e+05 1.85e+05)
[06/17 20:31:52   103s]               Est.  stn bbox = 4.645e+05 (2.25e+05 2.40e+05)
[06/17 20:31:52   103s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 2135.9M
[06/17 20:31:52   103s] Iteration  2: Total net bbox = 3.543e+05 (1.69e+05 1.85e+05)
[06/17 20:31:52   103s]               Est.  stn bbox = 4.645e+05 (2.25e+05 2.40e+05)
[06/17 20:31:52   103s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2135.9M
[06/17 20:31:55   118s] Iteration  3: Total net bbox = 3.622e+05 (1.83e+05 1.79e+05)
[06/17 20:31:55   118s]               Est.  stn bbox = 5.763e+05 (2.83e+05 2.94e+05)
[06/17 20:31:55   118s]               cpu = 0:00:15.2 real = 0:00:03.0 mem = 2135.9M
[06/17 20:31:55   118s] Total number of setup views is 1.
[06/17 20:31:55   118s] Total number of active setup views is 1.
[06/17 20:31:59   134s] Iteration  4: Total net bbox = 5.503e+05 (3.01e+05 2.49e+05)
[06/17 20:31:59   134s]               Est.  stn bbox = 8.056e+05 (4.36e+05 3.69e+05)
[06/17 20:31:59   134s]               cpu = 0:00:16.2 real = 0:00:04.0 mem = 2135.9M
[06/17 20:32:07   168s] Iteration  5: Total net bbox = 1.229e+06 (7.40e+05 4.89e+05)
[06/17 20:32:07   168s]               Est.  stn bbox = 1.850e+06 (1.11e+06 7.41e+05)
[06/17 20:32:07   168s]               cpu = 0:00:34.2 real = 0:00:08.0 mem = 2135.9M
[06/17 20:32:21   235s] Iteration  6: Total net bbox = 1.837e+06 (8.85e+05 9.52e+05)
[06/17 20:32:21   235s]               Est.  stn bbox = 2.648e+06 (1.31e+06 1.34e+06)
[06/17 20:32:21   235s]               cpu = 0:01:06 real = 0:00:13.0 mem = 2167.9M
[06/17 20:32:21   236s] 
[06/17 20:32:21   236s] Iteration  7: Total net bbox = 1.986e+06 (1.03e+06 9.55e+05)
[06/17 20:32:21   236s]               Est.  stn bbox = 2.800e+06 (1.46e+06 1.34e+06)
[06/17 20:32:21   236s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2167.9M
[06/17 20:32:35   256s] nrCritNet: 0.00% ( 0 / 54326 ) cutoffSlk: 214748364.7ps stdDelay: 26.3ps
[06/17 20:32:48   276s] nrCritNet: 0.00% ( 0 / 54326 ) cutoffSlk: 214748364.7ps stdDelay: 26.3ps
[06/17 20:32:48   276s] Iteration  8: Total net bbox = 1.986e+06 (1.03e+06 9.55e+05)
[06/17 20:32:48   276s]               Est.  stn bbox = 2.800e+06 (1.46e+06 1.34e+06)
[06/17 20:32:48   276s]               cpu = 0:00:40.1 real = 0:00:27.0 mem = 2167.9M
[06/17 20:33:02   345s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[06/17 20:33:02   345s] enableMT= 3 (onDemand)
[06/17 20:33:02   345s] useHNameCompare= 3 (lazy mode)
[06/17 20:33:02   345s] doMTMainInit= 1
[06/17 20:33:02   345s] doMTFlushLazyWireDelete= 1
[06/17 20:33:02   345s] useFastLRoute= 0
[06/17 20:33:02   345s] useFastCRoute= 1
[06/17 20:33:02   345s] doMTNetInitAdjWires= 1
[06/17 20:33:02   345s] wireMPoolNoThreadCheck= 1
[06/17 20:33:02   345s] allMPoolNoThreadCheck= 1
[06/17 20:33:02   345s] doNotUseMPoolInCRoute= 1
[06/17 20:33:02   345s] doMTSprFixZeroViaCodes= 1
[06/17 20:33:02   345s] doMTDtrRoute1CleanupA= 1
[06/17 20:33:02   345s] doMTDtrRoute1CleanupB= 1
[06/17 20:33:02   345s] doMTWireLenCalc= 0
[06/17 20:33:02   345s] doSkipQALenRecalc= 1
[06/17 20:33:02   345s] doMTMainCleanup= 1
[06/17 20:33:02   345s] doMTMoveCellTermsToMSLayer= 1
[06/17 20:33:02   345s] doMTConvertWiresToNewViaCode= 1
[06/17 20:33:02   345s] doMTRemoveAntenna= 1
[06/17 20:33:02   345s] doMTCheckConnectivity= 1
[06/17 20:33:02   345s] enableRuntimeLog= 0
[06/17 20:33:03   345s] Congestion driven padding in post-place stage.
[06/17 20:33:03   345s] Congestion driven padding increases utilization from 0.531 to 0.531
[06/17 20:33:03   345s] Congestion driven padding runtime: cpu = 0:00:00.4 real = 0:00:00.0 mem = 2167.9M
[06/17 20:33:06   353s] Iteration  9: Total net bbox = 2.178e+06 (1.18e+06 9.93e+05)
[06/17 20:33:06   353s]               Est.  stn bbox = 3.083e+06 (1.67e+06 1.41e+06)
[06/17 20:33:06   353s]               cpu = 0:01:18 real = 0:00:18.0 mem = 2167.9M
[06/17 20:33:19   374s] nrCritNet: 0.00% ( 0 / 54326 ) cutoffSlk: 214748364.7ps stdDelay: 26.3ps
[06/17 20:33:32   394s] nrCritNet: 0.00% ( 0 / 54326 ) cutoffSlk: 214748364.7ps stdDelay: 26.3ps
[06/17 20:33:32   394s] Iteration 10: Total net bbox = 2.178e+06 (1.18e+06 9.93e+05)
[06/17 20:33:32   394s]               Est.  stn bbox = 3.083e+06 (1.67e+06 1.41e+06)
[06/17 20:33:32   394s]               cpu = 0:00:40.6 real = 0:00:26.0 mem = 2167.9M
[06/17 20:33:44   452s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[06/17 20:33:45   452s] Congestion driven padding in post-place stage.
[06/17 20:33:45   453s] Congestion driven padding increases utilization from 0.531 to 0.531
[06/17 20:33:45   453s] Congestion driven padding runtime: cpu = 0:00:00.4 real = 0:00:00.0 mem = 2167.9M
[06/17 20:33:48   460s] Iteration 11: Total net bbox = 2.245e+06 (1.20e+06 1.05e+06)
[06/17 20:33:48   460s]               Est.  stn bbox = 3.170e+06 (1.69e+06 1.48e+06)
[06/17 20:33:48   460s]               cpu = 0:01:06 real = 0:00:16.0 mem = 2167.9M
[06/17 20:34:01   480s] nrCritNet: 0.00% ( 0 / 54326 ) cutoffSlk: 214748364.7ps stdDelay: 26.3ps
[06/17 20:34:15   501s] nrCritNet: 0.00% ( 0 / 54326 ) cutoffSlk: 214748364.7ps stdDelay: 26.3ps
[06/17 20:34:15   502s] Iteration 12: Total net bbox = 2.245e+06 (1.20e+06 1.05e+06)
[06/17 20:34:15   502s]               Est.  stn bbox = 3.170e+06 (1.69e+06 1.48e+06)
[06/17 20:34:15   502s]               cpu = 0:00:41.8 real = 0:00:27.0 mem = 2167.9M
[06/17 20:34:28   555s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[06/17 20:34:29   557s] Congestion driven padding in post-place stage.
[06/17 20:34:30   557s] Congestion driven padding increases utilization from 0.531 to 0.531
[06/17 20:34:30   557s] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:01.0 mem = 2167.9M
[06/17 20:34:31   560s] Iteration 13: Total net bbox = 2.258e+06 (1.21e+06 1.04e+06)
[06/17 20:34:31   560s]               Est.  stn bbox = 3.186e+06 (1.71e+06 1.48e+06)
[06/17 20:34:31   560s]               cpu = 0:00:58.3 real = 0:00:16.0 mem = 2167.9M
[06/17 20:34:31   560s] Iteration 14: Total net bbox = 2.258e+06 (1.21e+06 1.04e+06)
[06/17 20:34:31   560s]               Est.  stn bbox = 3.186e+06 (1.71e+06 1.48e+06)
[06/17 20:34:31   560s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2167.9M
[06/17 20:34:56   664s] Iteration 15: Total net bbox = 2.415e+06 (1.26e+06 1.16e+06)
[06/17 20:34:56   664s]               Est.  stn bbox = 3.330e+06 (1.75e+06 1.58e+06)
[06/17 20:34:56   664s]               cpu = 0:01:44 real = 0:00:25.0 mem = 2167.9M
[06/17 20:34:56   664s] Iteration 16: Total net bbox = 2.415e+06 (1.26e+06 1.16e+06)
[06/17 20:34:56   664s]               Est.  stn bbox = 3.330e+06 (1.75e+06 1.58e+06)
[06/17 20:34:56   664s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2167.9M
[06/17 20:34:56   664s] *** cost = 2.415e+06 (1.26e+06 1.16e+06) (cpu for global=0:09:30) real=0:03:09***
[06/17 20:34:56   664s] Placement multithread real runtime: 0:03:09 with 8 threads.
[06/17 20:34:56   664s] Info: 0 clock gating cells identified, 0 (on average) moved
[06/17 20:34:58   666s] USFFT64_2B_TOP
[06/17 20:34:58   666s] Core Placement runtime cpu: 0:07:13 real: 0:01:40
[06/17 20:34:58   666s] **WARN: (IMPSC-1001):	Unable to trace scan chain "chan1". Check the information during tracing.
[06/17 20:34:58   666s] Type 'man IMPSC-1001' for more detail.
[06/17 20:34:58   666s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[06/17 20:34:58   666s] Successfully traced 1 scan chain  (total 7996 scan bits).
[06/17 20:34:58   666s] *** Scan Sanity Check Summary:
[06/17 20:34:58   666s] *** 1 scan chain  passed sanity check.
[06/17 20:34:58   666s] INFO: Medium effort scan reorder.
[06/17 20:34:58   666s] **WARN: (IMPSC-1117):	Skip reordering scan chain "chan1" because tracing did not succeed.
[06/17 20:35:14   682s] *** Summary: Scan Reorder within scan chain
[06/17 20:35:14   682s]         Total scan reorder time: cpu: 0:00:16.2 , real: 0:00:16.0
[06/17 20:35:14   682s] Successfully reordered 1 scan chain .
[06/17 20:35:14   682s] **WARN: (IMPSC-1253):	Unable to reorder 1 scan chain .
[06/17 20:35:14   682s] Initial total scan wire length:  1198727.223
[06/17 20:35:14   682s] Final   total scan wire length:   129911.007
[06/17 20:35:14   682s] Improvement:  1068816.216   percent 89.16
[06/17 20:35:14   682s] *** End of ScanReorder (cpu=0:00:16.3, real=0:00:16.0, mem=1716.3M) ***
[06/17 20:35:14   682s] Total net length = 2.416e+06 (1.257e+06 1.159e+06) (ext = 0.000e+00)
[06/17 20:35:14   682s] #spOpts: N=180 mergeVia=F 
[06/17 20:35:14   682s] Core basic site is core
[06/17 20:35:14   683s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 20:35:15   683s] *** Starting refinePlace (0:11:23 mem=1716.3M) ***
[06/17 20:35:15   683s] Total net length = 2.416e+06 (1.257e+06 1.159e+06) (ext = 0.000e+00)
[06/17 20:35:15   683s] Starting refinePlace ...
[06/17 20:35:15   683s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/17 20:35:15   683s] default core: bins with density >  0.75 =    0 % ( 0 / 2024 )
[06/17 20:35:15   683s] Density distribution unevenness ratio = 33.485%
[06/17 20:35:16   687s]   Spread Effort: high, pre-route mode, useDDP on.
[06/17 20:35:16   687s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.4, real=0:00:01.0, mem=1716.5MB) @(0:11:23 - 0:11:27).
[06/17 20:35:16   687s] Move report: preRPlace moves 53354 insts, mean move: 1.45 um, max move: 10.04 um
[06/17 20:35:16   687s] 	Max move on inst (u_dft/U_MPU_mul_108_17/cdnfadd_015_3): (1073.57, 1589.30) --> (1076.04, 1581.73)
[06/17 20:35:16   687s] 	Length: 24 sites, height: 1 rows, site name: core, cell type: FAX4
[06/17 20:35:16   687s] wireLenOptFixPriorityInst 0 inst fixed
[06/17 20:35:16   687s] tweakage running in 8 threads.
[06/17 20:35:16   687s] Placement tweakage begins.
[06/17 20:35:17   688s] wire length = 3.619e+06
[06/17 20:35:27   706s] wire length = 3.434e+06
[06/17 20:35:27   707s] Placement tweakage ends.
[06/17 20:35:27   707s] Move report: tweak moves 5670 insts, mean move: 9.53 um, max move: 47.88 um
[06/17 20:35:27   707s] 	Max move on inst (u_dft/U_MPU_mul_109_17/g20791): (1063.44, 1196.21) --> (1111.32, 1196.21)
[06/17 20:35:27   707s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:19.9, real=0:00:11.0, mem=1716.5MB) @(0:11:27 - 0:11:47).
[06/17 20:35:28   708s] Move report: legalization moves 2 insts, mean move: 6.54 um, max move: 8.19 um
[06/17 20:35:28   708s] 	Max move on inst (u_dft/U_MPU_mul_109_17/g20791): (1111.32, 1196.21) --> (1119.51, 1196.21)
[06/17 20:35:28   708s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=1716.5MB) @(0:11:47 - 0:11:48).
[06/17 20:35:28   708s] Move report: Detail placement moves 53354 insts, mean move: 2.34 um, max move: 56.76 um
[06/17 20:35:28   708s] 	Max move on inst (u_dft/U_MPU_mul_109_17/g20791): (1063.32, 1195.64) --> (1119.51, 1196.21)
[06/17 20:35:28   708s] 	Runtime: CPU: 0:00:24.4 REAL: 0:00:13.0 MEM: 1716.5MB
[06/17 20:35:28   708s] Statistics of distance of Instance movement in refine placement:
[06/17 20:35:28   708s]   maximum (X+Y) =        56.76 um
[06/17 20:35:28   708s]   inst (u_dft/U_MPU_mul_109_17/g20791) with max move: (1063.32, 1195.64) -> (1119.51, 1196.21)
[06/17 20:35:28   708s]   mean    (X+Y) =         2.34 um
[06/17 20:35:28   708s] Total instances flipped for WireLenOpt: 4006
[06/17 20:35:28   708s] Total instances moved : 53354
[06/17 20:35:28   708s] Summary Report:
[06/17 20:35:28   708s] Instances move: 53354 (out of 53354 movable)
[06/17 20:35:28   708s] Mean displacement: 2.34 um
[06/17 20:35:28   708s] Max displacement: 56.76 um (Instance: u_dft/U_MPU_mul_109_17/g20791) (1063.32, 1195.64) -> (1119.51, 1196.21)
[06/17 20:35:28   708s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INX1
[06/17 20:35:28   708s] Total net length = 2.353e+06 (1.154e+06 1.199e+06) (ext = 0.0[06/17 20:35:28   708s] [CPU] RefinePlace/total (cpu=0:00:24.4, real=0:00:13.0, mem=1716.5MB) @(0:11:23 - 0:11:48).
00e+00)
[06/17 20:35:28   708s] Runtime: CPU: 0:00:24.4 REAL: 0:00:13.0 MEM: 1716.5MB
[06/17 20:35:28   708s] *** Finished refinePlace (0:11:48 mem=1716.5M) ***
[06/17 20:35:28   708s] Total net length = 2.349e+06 (1.147e+06 1.201e+06) (ext = 0.000e+00)
[06/17 20:35:28   708s] *** End of Placement (cpu=0:10:40, real=0:04:01, mem=1716.5M) ***
[06/17 20:35:28   708s] #spOpts: N=180 mergeVia=F 
[06/17 20:35:28   708s] Core basic site is core
[06/17 20:35:29   708s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 20:35:29   709s] default core: bins with density >  0.75 =    0 % ( 0 / 2024 )
[06/17 20:35:29   709s] Density distribution unevenness ratio = 33.495%
[06/17 20:35:29   709s] *** Free Virtual Timing Model ...(mem=1716.5M)
[06/17 20:35:29   709s] Starting IO pin assignment...
[06/17 20:35:29   709s] The design is not routed. Using flight-line based method for pin assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.63% of possible pin-positions on layer [2] on the top side of partition [USFFT64_2B_TOP] from (159.71, 2505.88) to (244.12, 2505.88) are blocked due to nearby instance [u_ring/PAD_CLK]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.63% of possible pin-positions on layer [4] on the top side of partition [USFFT64_2B_TOP] from (159.71, 2505.88) to (244.12, 2505.88) are blocked due to nearby instance [u_ring/PAD_CLK]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.63% of possible pin-positions on layer [2] on the top side of partition [USFFT64_2B_TOP] from (244.12, 2505.88) to (328.55, 2505.88) are blocked due to nearby instance [u_ring/PAD_RST]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.63% of possible pin-positions on layer [4] on the top side of partition [USFFT64_2B_TOP] from (244.12, 2505.88) to (328.55, 2505.88) are blocked due to nearby instance [u_ring/PAD_RST]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.86% of possible pin-positions on layer [3] on the right side of partition [USFFT64_2B_TOP] from (2589.93, 1505.48) to (2589.93, 1589.05) are blocked due to nearby instance [u_ring/PAD_ED]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.86% of possible pin-positions on layer [5] on the right side of partition [USFFT64_2B_TOP] from (2589.93, 1505.48) to (2589.93, 1589.05) are blocked due to nearby instance [u_ring/PAD_ED]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.63% of possible pin-positions on layer [2] on the top side of partition [USFFT64_2B_TOP] from (328.55, 2505.88) to (412.97, 2505.88) are blocked due to nearby instance [u_ring/PAD_START]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.63% of possible pin-positions on layer [4] on the top side of partition [USFFT64_2B_TOP] from (328.55, 2505.88) to (412.97, 2505.88) are blocked due to nearby instance [u_ring/PAD_START]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.55% of possible pin-positions on layer [2] on the top side of partition [USFFT64_2B_TOP] from (412.97, 2505.88) to (496.75, 2505.88) are blocked due to nearby instance [u_ring/PAD_SHIFT_0]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.55% of possible pin-positions on layer [4] on the top side of partition [USFFT64_2B_TOP] from (412.97, 2505.88) to (496.75, 2505.88) are blocked due to nearby instance [u_ring/PAD_SHIFT_0]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.63% of possible pin-positions on layer [2] on the top side of partition [USFFT64_2B_TOP] from (496.75, 2505.88) to (581.18, 2505.88) are blocked due to nearby instance [u_ring/PAD_SHIFT_1]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.63% of possible pin-positions on layer [4] on the top side of partition [USFFT64_2B_TOP] from (496.75, 2505.88) to (581.18, 2505.88) are blocked due to nearby instance [u_ring/PAD_SHIFT_1]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.55% of possible pin-positions on layer [2] on the top side of partition [USFFT64_2B_TOP] from (581.18, 2505.88) to (664.97, 2505.88) are blocked due to nearby instance [u_ring/PAD_SHIFT_2]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.55% of possible pin-positions on layer [4] on the top side of partition [USFFT64_2B_TOP] from (581.18, 2505.88) to (664.97, 2505.88) are blocked due to nearby instance [u_ring/PAD_SHIFT_2]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.55% of possible pin-positions on layer [2] on the top side of partition [USFFT64_2B_TOP] from (664.97, 2505.88) to (748.75, 2505.88) are blocked due to nearby instance [u_ring/PAD_DR_0]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.55% of possible pin-positions on layer [4] on the top side of partition [USFFT64_2B_TOP] from (664.97, 2505.88) to (748.75, 2505.88) are blocked due to nearby instance [u_ring/PAD_DR_0]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.63% of possible pin-positions on layer [2] on the top side of partition [USFFT64_2B_TOP] from (748.75, 2505.88) to (833.18, 2505.88) are blocked due to nearby instance [u_ring/PAD_DR_1]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.63% of possible pin-positions on layer [4] on the top side of partition [USFFT64_2B_TOP] from (748.75, 2505.88) to (833.18, 2505.88) are blocked due to nearby instance [u_ring/PAD_DR_1]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.55% of possible pin-positions on layer [2] on the top side of partition [USFFT64_2B_TOP] from (833.18, 2505.88) to (916.97, 2505.88) are blocked due to nearby instance [u_ring/PAD_DR_2]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (IMPPTN-1754):	89.55% of possible pin-positions on layer [4] on the top side of partition [USFFT64_2B_TOP] from (833.18, 2505.88) to (916.97, 2505.88) are blocked due to nearby instance [u_ring/PAD_DR_2]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[06/17 20:35:29   709s] **WARN: (EMS-27):	Message (IMPPTN-1754) has exceeded the current message display limit of 20.
[06/17 20:35:29   709s] To increase the message display limit, refer to the product command reference manual.
[06/17 20:35:30   709s] **WARN: (IMPPTN-233):	No legal free slots available for ADDR[5] of partition USFFT64_2B_TOP. Create additional slots using create_partition command or by removing blockage before pin assignment.
[06/17 20:35:30   709s] **WARN: (IMPPTN-233):	No legal free slots available for DI[15] of partition USFFT64_2B_TOP. Create additional slots using create_partition command or by removing blockage before pin assignment.
[06/17 20:35:30   709s] **WARN: (IMPPTN-233):	No legal free slots available for DOI[18] of partition USFFT64_2B_TOP. Create additional slots using create_partition command or by removing blockage before pin assignment.
[06/17 20:35:30   709s] **WARN: (IMPPTN-233):	No legal free slots available for DOR[18] of partition USFFT64_2B_TOP. Create additional slots using create_partition command or by removing blockage before pin assignment.
[06/17 20:35:30   709s] **WARN: (IMPPTN-233):	No legal free slots available for DR[15] of partition USFFT64_2B_TOP. Create additional slots using create_partition command or by removing blockage before pin assignment.
[06/17 20:35:30   709s] **WARN: (IMPPTN-233):	No legal free slots available for SHIFT[3] of partition USFFT64_2B_TOP. Create additional slots using create_partition command or by removing blockage before pin assignment.
[06/17 20:35:30   709s] Completed IO pin assignment.
[06/17 20:35:30   709s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/17 20:35:30   709s] UM:                                                                   final
[06/17 20:35:30   709s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/17 20:35:30   709s] UM:                                                                   global_place
[06/17 20:35:30   709s] congRepair running 8 threads
[06/17 20:35:30   709s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/17 20:35:30   709s] Starting congestion repair ...
[06/17 20:35:30   709s] (I)       Reading DB...
[06/17 20:35:31   710s] (I)       congestionReportName   : 
[06/17 20:35:31   710s] [NR-eagl] buildTerm2TermWires    : 1
[06/17 20:35:31   710s] [NR-eagl] doTrackAssignment      : 1
[06/17 20:35:31   710s] (I)       dumpBookshelfFiles     : 0
[06/17 20:35:31   710s] [NR-eagl] numThreads             : 1
[06/17 20:35:31   710s] [NR-eagl] honorMsvRouteConstraint: false
[06/17 20:35:31   710s] (I)       honorPin               : false
[06/17 20:35:31   710s] (I)       honorPinGuide          : true
[06/17 20:35:31   710s] (I)       honorPartition         : false
[06/17 20:35:31   710s] (I)       allowPartitionCrossover: false
[06/17 20:35:31   710s] (I)       honorSingleEntry       : true
[06/17 20:35:31   710s] (I)       honorSingleEntryStrong : true
[06/17 20:35:31   710s] (I)       handleViaSpacingRule   : false
[06/17 20:35:31   710s] (I)       PDConstraint           : none
[06/17 20:35:31   710s] [NR-eagl] honorClockSpecNDR      : 0
[06/17 20:35:31   710s] (I)       routingEffortLevel     : 3
[06/17 20:35:31   710s] [NR-eagl] minRouteLayer          : 2
[06/17 20:35:31   710s] [NR-eagl] maxRouteLayer          : 2147483647
[06/17 20:35:31   710s] (I)       numRowsPerGCell        : 1
[06/17 20:35:31   710s] (I)       speedUpLargeDesign     : 0
[06/17 20:35:31   710s] (I)       speedUpBlkViolationClean: 0
[06/17 20:35:31   710s] (I)       autoGCellMerging       : 1
[06/17 20:35:31   710s] (I)       multiThreadingTA       : 0
[06/17 20:35:31   710s] (I)       punchThroughDistance   : -1
[06/17 20:35:31   710s] (I)       blockedPinEscape       : 0
[06/17 20:35:31   710s] (I)       blkAwareLayerSwitching : 0
[06/17 20:35:31   710s] (I)       betterClockWireModeling: 0
[06/17 20:35:31   710s] (I)       scenicBound            : 1.15
[06/17 20:35:31   710s] (I)       maxScenicToAvoidBlk    : 100.00
[06/17 20:35:31   710s] (I)       source-to-sink ratio   : 0.00
[06/17 20:35:31   710s] (I)       targetCongestionRatio  : 1.00
[06/17 20:35:31   710s] (I)       layerCongestionRatio   : 0.70
[06/17 20:35:31   710s] (I)       m1CongestionRatio      : 0.10
[06/17 20:35:31   710s] (I)       m2m3CongestionRatio    : 0.70
[06/17 20:35:31   710s] (I)       pinAccessEffort        : 0.10
[06/17 20:35:31   710s] (I)       localRouteEffort       : 1.00
[06/17 20:35:31   710s] (I)       numSitesBlockedByOneVia: 8.00
[06/17 20:35:31   710s] (I)       supplyScaleFactorH     : 1.00
[06/17 20:35:31   710s] (I)       supplyScaleFactorV     : 1.00
[06/17 20:35:31   710s] (I)       highlight3DOverflowFactor: 0.00
[06/17 20:35:31   710s] (I)       skipTrackCommand             : 
[06/17 20:35:31   710s] (I)       readTROption           : true
[06/17 20:35:31   710s] (I)       extraSpacingBothSide   : false
[06/17 20:35:31   710s] [NR-eagl] numTracksPerClockWire  : 0
[06/17 20:35:31   710s] (I)       routeSelectedNetsOnly  : false
[06/17 20:35:31   710s] (I)       before initializing RouteDB syMemory usage = 1716.5 MB
[06/17 20:35:31   710s] (I)       starting read tracks
[06/17 20:35:31   710s] (I)       build grid graph
[06/17 20:35:31   710s] (I)       build grid graph start
[06/17 20:35:31   710s] (I)       build grid graph end
[06/17 20:35:31   710s] [NR-eagl] Layer1 has no routable track
[06/17 20:35:31   710s] [NR-eagl] Layer2 has single uniform track structure
[06/17 20:35:31   710s] [NR-eagl] Layer3 has single uniform track structure
[06/17 20:35:31   710s] [NR-eagl] Layer4 has single uniform track structure
[06/17 20:35:31   710s] [NR-eagl] Layer5 has single uniform track structure
[06/17 20:35:31   710s] [NR-eagl] Layer6 has single uniform track structure
[06/17 20:35:31   710s] (I)       Layer1   numNetMinLayer=54349
[06/17 20:35:31   710s] (I)       Layer2   numNetMinLayer=0
[06/17 20:35:31   710s] (I)       Layer3   numNetMinLayer=0
[06/17 20:35:31   710s] (I)       Layer4   numNetMinLayer=0
[06/17 20:35:31   710s] (I)       Layer5   numNetMinLayer=0
[06/17 20:35:31   710s] (I)       Layer6   numNetMinLayer=0
[06/17 20:35:31   710s] [NR-eagl] numViaLayers=5
[06/17 20:35:31   710s] (I)       end build via table
[06/17 20:35:31   710s] [NR-eagl] numRoutingBlks=0 numInstBlks=9350 numPGBlocks=28853 numBumpBlks=0 numBoundaryFakeBlks=0
[06/17 20:35:31   710s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[06/17 20:35:31   710s] (I)       num ignored nets =42
[06/17 20:35:31   710s] (I)       readDataFromPlaceDB
[06/17 20:35:31   710s] (I)       Read net information..
[06/17 20:35:31   710s] [NR-eagl] Read numTotalNets=54349  numIgnoredNets=0
[06/17 20:35:31   710s] (I)       Read testcase time = 0.040 seconds
[06/17 20:35:31   710s] 
[06/17 20:35:31   710s] (I)       totalGlobalPin=231752, totalPins=233562
[06/17 20:35:31   710s] (I)       Model blockage into capacity
[06/17 20:35:31   710s] (I)       Read numBlocks=41145  numPreroutedWires=0  numCapScreens=0
[06/17 20:35:31   710s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/17 20:35:31   710s] (I)       blocked area on Layer2 : 1886316275400  (29.06%)
[06/17 20:35:31   710s] (I)       blocked area on Layer3 : 1851928961200  (28.53%)
[06/17 20:35:31   710s] (I)       blocked area on Layer4 : 1848343216200  (28.48%)
[06/17 20:35:31   710s] (I)       blocked area on Layer5 : 2139116999200  (32.96%)
[06/17 20:35:31   710s] (I)       blocked area on Layer6 : 2214178369600  (34.12%)
[06/17 20:35:31   710s] (I)       Modeling time = 0.180 seconds
[06/17 20:35:31   710s] 
[06/17 20:35:31   710s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1716.5 MB
[06/17 20:35:31   710s] (I)       Layer1  viaCost=200.00
[06/17 20:35:31   710s] (I)       Layer2  viaCost=100.00
[06/17 20:35:31   710s] (I)       Layer3  viaCost=100.00
[06/17 20:35:31   710s] (I)       Layer4  viaCost=100.00
[06/17 20:35:31   710s] (I)       Layer5  viaCost=200.00
[06/17 20:35:31   710s] (I)       ---------------------Grid Graph Info--------------------
[06/17 20:35:31   710s] (I)       routing area        :  (0, 0) - (2589930, 2505880)
[06/17 20:35:31   710s] (I)       core area           :  (190260, 190930) - (2399670, 2310680)
[06/17 20:35:31   710s] (I)       Site Width          :   630  (dbu)
[06/17 20:35:31   710s] (I)       Row Height          :  4880  (dbu)
[06/17 20:35:31   710s] (I)       GCell Width         :  4880  (dbu)
[06/17 20:35:31   710s] (I)       GCell Height        :  4880  (dbu)
[06/17 20:35:31   710s] (I)       grid                :   530   514     6
[06/17 20:35:31   710s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[06/17 20:35:31   710s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[06/17 20:35:31   710s] (I)       Default wire width  :   230   280   280   280   280   440
[06/17 20:35:31   710s] (I)       Default wire space  :   230   280   280   280   280   460
[06/17 20:35:31   710s] (I)       Default pitch size  :   460   630   610   630   610  1260
[06/17 20:35:31   710s] (I)       First Track Coord   :     0   315   610   315   610  1575
[06/17 20:35:31   710s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[06/17 20:35:31   710s] (I)       Total num of tracks :     0  4111  4107  4111  4107  2055
[06/17 20:35:31   710s] (I)       Num of masks        :     1     1     1     1     1     1
[06/17 20:35:31   710s] (I)       --------------------------------------------------------
[06/17 20:35:31   710s] 
[06/17 20:35:31   710s] (I)       After initializing earlyGlobalRoute syMemory usage = 1716.5 MB
[06/17 20:35:31   710s] (I)       Loading and dumping file time : 0.97 seconds
[06/17 20:35:31   710s] (I)       ============= Initialization =============
[06/17 20:35:31   711s] [NR-eagl] EstWL : 670317
[06/17 20:35:31   711s] 
[06/17 20:35:31   711s] (I)       total 2D Cap : 7074774 = (3177457 H, 3897317 V)
[06/17 20:35:31   711s] (I)       botLay=Layer1  topLay=Layer6  numSeg=177702
[06/17 20:35:31   711s] (I)       ============  Phase 1a Route ============
[06/17 20:35:32   711s] (I)       Phase 1a runs 0.34 seconds
[06/17 20:35:32   711s] (I)       blkAvoiding Routing :  time=0.07  numBlkSegs=0
[06/17 20:35:32   711s] [NR-eagl] Usage: 670310 = (328918 H, 341392 V) = (10.35% H, 10.74% V) = (1.605e+06um H, 1.666e+06um V)
[06/17 20:35:32   711s] [NR-eagl] 
[06/17 20:35:32   711s] (I)       ============  Phase 1b Route ============
[06/17 20:35:32   711s] (I)       Phase 1b runs 0.10 seconds
[06/17 20:35:32   711s] [NR-eagl] Usage: 670299 = (328920 H, 341379 V) = (10.35% H, 10.74% V) = (1.605e+06um H, 1.666e+06um V)
[06/17 20:35:32   711s] [NR-eagl] 
[06/17 20:35:32   711s] (I)       ============  Phase 1c Route ============
[06/17 20:35:32   711s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/17 20:35:32   711s] 
[06/17 20:35:32   711s] (I)       Level2 Grid: 106 x 103
[06/17 20:35:32   711s] (I)       Phase 1c runs 0.04 seconds
[06/17 20:35:32   711s] [NR-eagl] Usage: 670299 = (328920 H, 341379 V) = (10.35% H, 10.74% V) = (1.605e+06um H, 1.666e+06um V)
[06/17 20:35:32   711s] [NR-eagl] 
[06/17 20:35:32   711s] (I)       ============  Phase 1d Route ============
[06/17 20:35:32   711s] (I)       Phase 1d runs 0.18 seconds
[06/17 20:35:32   711s] [NR-eagl] Usage: 670304 = (328923 H, 341381 V) = (10.35% H, 10.74% V) = (1.605e+06um H, 1.666e+06um V)
[06/17 20:35:32   711s] [NR-eagl] 
[06/17 20:35:32   711s] (I)       ============  Phase 1e Route ============
[06/17 20:35:32   712s] (I)       Phase 1e runs 0.03 seconds
[06/17 20:35:32   712s] [NR-eagl] Usage: 670304 = (328923 H, 341381 V) = (10.35% H, 10.74% V) = (1.605e+06um H, 1.666e+06um V)
[06/17 20:35:32   712s] [NR-eagl] 
[06/17 20:35:32   712s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/17 20:35:32   712s] 
[06/17 20:35:32   712s] (I)       ============  Phase 1l Route ============
[06/17 20:35:33   712s] (I)       dpBasedLA: time=0.24  totalOF=1453918  totalVia=459455  totalWL=670303  total(Via+WL)=1129758 
[06/17 20:35:33   712s] (I)       Total Global Routing Runtime: 1.59 seconds
[06/17 20:35:33   712s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/17 20:35:33   712s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/17 20:35:33   712s] 
[06/17 20:35:33   712s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/17 20:35:33   712s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/17 20:35:33   712s] 
[06/17 20:35:33   712s] ** np local hotspot detection info verbose **
[06/17 20:35:33   712s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/17 20:35:33   712s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[06/17 20:35:33   712s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[06/17 20:35:33   712s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[06/17 20:35:33   712s] 
[06/17 20:35:33   712s] describeCongestion: hCong = 0.00 vCong = 0.00
[06/17 20:35:33   712s] Skipped repairing congestion.
[06/17 20:35:33   712s] (I)       ============= track Assignment ============
[06/17 20:35:33   712s] (I)       extract Global 3D Wires
[06/17 20:35:33   712s] (I)       Extract Global WL : time=0.04
[06/17 20:35:33   712s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/17 20:35:33   712s] (I)       track assignment initialization runtime=60103 millisecond
[06/17 20:35:33   712s] (I)       #threads=1 for track assignment
[06/17 20:35:35   714s] (I)       track assignment kernel runtime=1791227 millisecond
[06/17 20:35:35   714s] (I)       End Greedy Track Assignment
[06/17 20:35:35   714s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 233562
[06/17 20:35:35   714s] [NR-eagl] Layer2(MET2)(V) length: 1.240950e+06um, number of vias: 345092
[06/17 20:35:35   714s] [NR-eagl] Layer3(MET3)(H) length: 1.445661e+06um, number of vias: 18843
[06/17 20:35:35   714s] [NR-eagl] Layer4(MET4)(V) length: 4.754080e+05um, number of vias: 3405
[06/17 20:35:35   714s] [NR-eagl] Layer5(MET5)(H) length: 2.048841e+05um, number of vias: 91
[06/17 20:35:35   714s] [NR-eagl] Layer6(METTP)(V) length: 7.183358e+03um, number of vias: 0
[06/17 20:35:35   714s] [NR-eagl] Total length: 3.374087e+06um, number of vias: 600993
[06/17 20:35:35   715s] End of congRepair (cpu=0:00:05.4, real=0:00:05.0)
[06/17 20:35:35   715s] *** Finishing place_design default flow ***
[06/17 20:35:35   715s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[06/17 20:35:35   715s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[06/17 20:35:35   715s] ***** Total cpu  0:11:18
[06/17 20:35:35   715s] ***** Total real time  0:4:25
[06/17 20:35:35   715s] **place_design ... cpu = 0:11:18, real = 0: 4:25, mem = 1549.0M **
[06/17 20:35:35   715s] 
[06/17 20:35:35   715s] *** Summary of all messages that are not suppressed in this session:
[06/17 20:35:35   715s] Severity  ID               Count  Summary                                  
[06/17 20:35:35   715s] WARNING   IMPPTN-1754        232  %.2f%% of possible pin-positions on laye...
[06/17 20:35:35   715s] WARNING   IMPPTN-233           6  No legal free slots available for %s of ...
[06/17 20:35:35   715s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[06/17 20:35:35   715s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[06/17 20:35:35   715s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[06/17 20:35:35   715s] WARNING   IMPSC-1253           1  Unable to reorder %d scan chain%c.       
[06/17 20:35:35   715s] WARNING   IMPSC-1001           3  Unable to trace scan chain "%s". Check t...
[06/17 20:35:35   715s] WARNING   IMPSC-1117           1  Skip reordering scan chain "%s" because ...
[06/17 20:35:35   715s] *** Message Summary: 245 warning(s), 2 error(s)
[06/17 20:35:35   715s] 
[06/17 20:35:36   715s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/17 20:35:36   715s] UM:                                                                   final
[06/17 20:35:36   716s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[06/17 20:35:36   716s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/17 20:35:36   716s] UM:        684.94            275                                      place_design
[06/17 20:35:37   716s] done - Placement
[06/17 20:35:37   717s] #################################################################################
[06/17 20:35:37   717s] # Design Stage: PreRoute
[06/17 20:35:37   717s] # Design Name: USFFT64_2B_TOP
[06/17 20:35:37   717s] # Design Mode: 180nm
[06/17 20:35:37   717s] # Analysis Mode: MMMC Non-OCV 
[06/17 20:35:37   717s] # Parasitics Mode: No SPEF/RCDB
[06/17 20:35:37   717s] # Signoff Settings: SI Off 
[06/17 20:35:37   717s] #################################################################################
[06/17 20:35:37   717s] Extraction called for design 'USFFT64_2B_TOP' of instances=53464 and nets=54698 using extraction engine 'preRoute' .
[06/17 20:35:37   717s] PreRoute RC Extraction called for design USFFT64_2B_TOP.
[06/17 20:35:37   717s] RC Extraction called in multi-corner(1) mode.
[06/17 20:35:37   717s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/17 20:35:37   717s] Type 'man IMPEXT-6197' for more detail.
[06/17 20:35:37   717s] RCMode: PreRoute
[06/17 20:35:37   717s]       RC Corner Indexes            0   
[06/17 20:35:37   717s] Capacitance Scaling Factor   : 1.00000 
[06/17 20:35:37   717s] Resistance Scaling Factor    : 1.00000 
[06/17 20:35:37   717s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 20:35:37   717s] Clock Res. Scaling Factor    : 1.00000 
[06/17 20:35:37   717s] Shrink Factor                : 1.00000
[06/17 20:35:37   717s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/17 20:35:38   717s] Updating RC grid for preRoute extraction ...
[06/17 20:35:38   717s] Initializing multi-corner resistance tables ...
[06/17 20:35:38   717s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1558.469M)
[06/17 20:35:40   721s] Calculate delays in Single mode...
[06/17 20:35:40   722s] Topological Sorting (CPU = 0:00:00.2, MEM = 1747.2M, InitMEM = 1739.0M)
[06/17 20:35:43   745s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:00.0)
[06/17 20:35:43   745s] End delay calculation. (MEM=2284.35 CPU=0:00:22.7 REAL=0:00:03.0)
[06/17 20:35:43   745s] *** CDM Built up (cpu=0:00:28.3  real=0:00:06.0  mem= 2284.3M) ***
[06/17 20:35:44   749s] #spOpts: N=180 mergeVia=F 
[06/17 20:35:44   749s] Core basic site is core
[06/17 20:35:45   749s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 20:35:45   750s] #spOpts: N=180 mergeVia=F 
[06/17 20:35:46   750s] Info: 8 threads available for lower-level modules during optimization.
[06/17 20:35:49   754s] Summary for sequential cells idenfication: 
[06/17 20:35:49   754s] Identified SBFF number: 128
[06/17 20:35:49   754s] Identified MBFF number: 0
[06/17 20:35:49   754s] Not identified SBFF number: 0
[06/17 20:35:49   754s] Not identified MBFF number: 0
[06/17 20:35:49   754s] Number of sequential cells which are not FFs: 106
[06/17 20:35:49   754s] 
[06/17 20:35:49   754s] Using hname+ instead name for net compare
[06/17 20:35:49   754s] Activating lazyNetListOrdering
[06/17 20:35:50   754s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[06/17 20:35:52   760s] Topological Sorting (CPU = 0:00:00.2, MEM = 1757.7M, InitMEM = 1749.5M)
[06/17 20:35:56   782s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:00.0)
[06/17 20:35:59   788s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:35:59   788s] #spOpts: N=180 mergeVia=F 
[06/17 20:35:59   788s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:35:59   788s] #spOpts: N=180 mergeVia=F 
[06/17 20:36:00   789s] Summary for sequential cells idenfication: 
[06/17 20:36:00   789s] Identified SBFF number: 128
[06/17 20:36:00   789s] Identified MBFF number: 0
[06/17 20:36:00   789s] Not identified SBFF number: 0
[06/17 20:36:00   789s] Not identified MBFF number: 0
[06/17 20:36:00   789s] Number of sequential cells which are not FFs: 106
[06/17 20:36:00   789s] 
[06/17 20:36:03   792s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:36:03   792s] #spOpts: N=180 
[06/17 20:36:12   802s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:36:12   802s] #spOpts: N=180 mergeVia=F 
[06/17 20:36:21   810s] DEBUG: @coeDRVCandCache::init.
[06/17 20:36:21   810s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/17 20:36:21   810s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/17 20:36:21   810s] Info: violation cost 60.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 60.000000, glitch 0.000000)
[06/17 20:36:28   833s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/17 20:36:28   833s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/17 20:36:28   833s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 20:36:28   833s] 
[06/17 20:36:28   833s] ###############################################################################
[06/17 20:36:28   833s] #
[06/17 20:36:28   833s] #  Large fanout net report:  
[06/17 20:36:28   833s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[06/17 20:36:28   833s] #     - current density: 37.86
[06/17 20:36:28   833s] #
[06/17 20:36:28   833s] #  List of high fanout nets:
[06/17 20:36:28   833s] #        Net(1):  u_dft/U_FFT2/n_331: (fanouts = 126)
[06/17 20:36:28   833s] #
[06/17 20:36:28   833s] ###############################################################################
[06/17 20:36:28   833s] DEBUG: @coeDRVCandCache::cleanup.
[06/17 20:36:29   833s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[06/17 20:36:29   834s] PhyDesignGrid: maxLocalDensity 3.00
[06/17 20:36:29   834s] #spOpts: N=180 mergeVia=F 
[06/17 20:36:33   838s] DEBUG: @coeDRVCandCache::init.
[06/17 20:36:33   838s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/17 20:36:33   839s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/17 20:36:33   839s] Info: violation cost 6325.642578 (cap = 77.039238, tran = 6248.607910, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 20:36:42   880s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/17 20:36:42   880s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/17 20:36:42   880s] Info: violation cost 1.371263 (cap = 0.035250, tran = 1.336012, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 20:36:42   880s] DEBUG: @coeDRVCandCache::cleanup.
[06/17 20:36:42   881s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/17 20:36:42   881s] PhyDesignGrid: maxLocalDensity 1.20
[06/17 20:36:42   881s] #spOpts: N=180 mergeVia=F 
[06/17 20:37:03   902s] **INFO: Flow update: Design is easy to close.
[06/17 20:37:04   902s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:37:04   902s] #spOpts: N=180 
[06/17 20:37:04   903s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[06/17 20:37:04   903s] (I)       Reading DB...
[06/17 20:37:05   904s] (I)       congestionReportName   : 
[06/17 20:37:05   904s] [NR-eagl] buildTerm2TermWires    : 0
[06/17 20:37:05   904s] [NR-eagl] doTrackAssignment      : 1
[06/17 20:37:05   904s] (I)       dumpBookshelfFiles     : 0
[06/17 20:37:05   904s] [NR-eagl] numThreads             : 1
[06/17 20:37:05   904s] [NR-eagl] honorMsvRouteConstraint: false
[06/17 20:37:05   904s] (I)       honorPin               : false
[06/17 20:37:05   904s] (I)       honorPinGuide          : true
[06/17 20:37:05   904s] (I)       honorPartition         : false
[06/17 20:37:05   904s] (I)       allowPartitionCrossover: false
[06/17 20:37:05   904s] (I)       honorSingleEntry       : true
[06/17 20:37:05   904s] (I)       honorSingleEntryStrong : true
[06/17 20:37:05   904s] (I)       handleViaSpacingRule   : false
[06/17 20:37:05   904s] (I)       PDConstraint           : none
[06/17 20:37:05   904s] [NR-eagl] honorClockSpecNDR      : 0
[06/17 20:37:05   904s] (I)       routingEffortLevel     : 3
[06/17 20:37:05   904s] [NR-eagl] minRouteLayer          : 2
[06/17 20:37:05   904s] [NR-eagl] maxRouteLayer          : 2147483647
[06/17 20:37:05   904s] (I)       numRowsPerGCell        : 1
[06/17 20:37:05   904s] (I)       speedUpLargeDesign     : 0
[06/17 20:37:05   904s] (I)       speedUpBlkViolationClean: 0
[06/17 20:37:05   904s] (I)       autoGCellMerging       : 1
[06/17 20:37:05   904s] (I)       multiThreadingTA       : 0
[06/17 20:37:05   904s] (I)       punchThroughDistance   : -1
[06/17 20:37:05   904s] (I)       blockedPinEscape       : 0
[06/17 20:37:05   904s] (I)       blkAwareLayerSwitching : 0
[06/17 20:37:05   904s] (I)       betterClockWireModeling: 0
[06/17 20:37:05   904s] (I)       scenicBound            : 1.15
[06/17 20:37:05   904s] (I)       maxScenicToAvoidBlk    : 100.00
[06/17 20:37:05   904s] (I)       source-to-sink ratio   : 0.00
[06/17 20:37:05   904s] (I)       targetCongestionRatio  : 1.00
[06/17 20:37:05   904s] (I)       layerCongestionRatio   : 0.70
[06/17 20:37:05   904s] (I)       m1CongestionRatio      : 0.10
[06/17 20:37:05   904s] (I)       m2m3CongestionRatio    : 0.70
[06/17 20:37:05   904s] (I)       pinAccessEffort        : 0.10
[06/17 20:37:05   904s] (I)       localRouteEffort       : 1.00
[06/17 20:37:05   904s] (I)       numSitesBlockedByOneVia: 8.00
[06/17 20:37:05   904s] (I)       supplyScaleFactorH     : 1.00
[06/17 20:37:05   904s] (I)       supplyScaleFactorV     : 1.00
[06/17 20:37:05   904s] (I)       highlight3DOverflowFactor: 0.00
[06/17 20:37:05   904s] (I)       skipTrackCommand             : 
[06/17 20:37:05   904s] (I)       readTROption           : true
[06/17 20:37:05   904s] (I)       extraSpacingBothSide   : false
[06/17 20:37:05   904s] [NR-eagl] numTracksPerClockWire  : 0
[06/17 20:37:05   904s] (I)       routeSelectedNetsOnly  : false
[06/17 20:37:05   904s] (I)       before initializing RouteDB syMemory usage = 2020.8 MB
[06/17 20:37:05   904s] (I)       starting read tracks
[06/17 20:37:05   904s] (I)       build grid graph
[06/17 20:37:05   904s] (I)       build grid graph start
[06/17 20:37:05   904s] (I)       build grid graph end
[06/17 20:37:05   904s] (I)       Layer1   numNetMinLayer=55248
[06/17 20:37:05   904s] (I)       Layer2   numNetMinLayer=0
[06/17 20:37:05   904s] (I)       Layer3   numNetMinLayer=0
[06/17 20:37:05   904s] (I)       Layer4   numNetMinLayer=0
[06/17 20:37:05   904s] (I)       Layer5   numNetMinLayer=0
[06/17 20:37:05   904s] (I)       Layer6   numNetMinLayer=0
[06/17 20:37:05   904s] [NR-eagl] numViaLayers=5
[06/17 20:37:05   904s] (I)       end build via table
[06/17 20:37:05   904s] [NR-eagl] numRoutingBlks=0 numInstBlks=9350 numPGBlocks=28853 numBumpBlks=0 numBoundaryFakeBlks=0
[06/17 20:37:05   904s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[06/17 20:37:05   904s] (I)       num ignored nets =86
[06/17 20:37:05   904s] (I)       readDataFromPlaceDB
[06/17 20:37:05   904s] (I)       Read net information..
[06/17 20:37:05   904s] [NR-eagl] Read numTotalNets=55248  numIgnoredNets=0
[06/17 20:37:05   904s] (I)       Read testcase time = 0.030 seconds
[06/17 20:37:05   904s] 
[06/17 20:37:05   904s] (I)       totalGlobalPin=232879, totalPins=234848
[06/17 20:37:05   904s] (I)       Model blockage into capacity
[06/17 20:37:05   904s] (I)       Read numBlocks=41145  numPreroutedWires=0  numCapScreens=0
[06/17 20:37:05   904s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/17 20:37:05   904s] (I)       blocked area on Layer2 : 1886316275400  (29.06%)
[06/17 20:37:05   904s] (I)       blocked area on Layer3 : 1851928961200  (28.53%)
[06/17 20:37:05   904s] (I)       blocked area on Layer4 : 1848343216200  (28.48%)
[06/17 20:37:05   904s] (I)       blocked area on Layer5 : 2139116999200  (32.96%)
[06/17 20:37:05   904s] (I)       blocked area on Layer6 : 2214178369600  (34.12%)
[06/17 20:37:05   904s] (I)       Modeling time = 0.200 seconds
[06/17 20:37:05   904s] 
[06/17 20:37:05   904s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2029.7 MB
[06/17 20:37:05   904s] (I)       Layer1  viaCost=200.00
[06/17 20:37:05   904s] (I)       Layer2  viaCost=100.00
[06/17 20:37:05   904s] (I)       Layer3  viaCost=100.00
[06/17 20:37:05   904s] (I)       Layer4  viaCost=100.00
[06/17 20:37:05   904s] (I)       Layer5  viaCost=200.00
[06/17 20:37:05   904s] (I)       ---------------------Grid Graph Info--------------------
[06/17 20:37:05   904s] (I)       routing area        :  (0, 0) - (2589930, 2505880)
[06/17 20:37:05   904s] (I)       core area           :  (190260, 190930) - (2399670, 2310680)
[06/17 20:37:05   904s] (I)       Site Width          :   630  (dbu)
[06/17 20:37:05   904s] (I)       Row Height          :  4880  (dbu)
[06/17 20:37:05   904s] (I)       GCell Width         :  4880  (dbu)
[06/17 20:37:05   904s] (I)       GCell Height        :  4880  (dbu)
[06/17 20:37:05   904s] (I)       grid                :   530   514     6
[06/17 20:37:05   904s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[06/17 20:37:05   904s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[06/17 20:37:05   904s] (I)       Default wire width  :   230   280   280   280   280   440
[06/17 20:37:05   904s] (I)       Default wire space  :   230   280   280   280   280   460
[06/17 20:37:05   904s] (I)       Default pitch size  :   460   630   610   630   610  1260
[06/17 20:37:05   904s] (I)       First Track Coord   :     0   315   610   315   610  1575
[06/17 20:37:05   904s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[06/17 20:37:05   904s] (I)       Total num of tracks :     0  4111  4107  4111  4107  2055
[06/17 20:37:05   904s] (I)       Num of masks        :     1     1     1     1     1     1
[06/17 20:37:05   904s] (I)       --------------------------------------------------------
[06/17 20:37:05   904s] 
[06/17 20:37:05   904s] (I)       After initializing earlyGlobalRoute syMemory usage = 2040.6 MB
[06/17 20:37:05   904s] (I)       Loading and dumping file time : 1.08 seconds
[06/17 20:37:05   904s] (I)       ============= Initialization =============
[06/17 20:37:05   904s] (I)       total 2D Cap : 7074774 = (3177457 H, 3897317 V)
[06/17 20:37:06   904s] (I)       botLay=Layer1  topLay=Layer6  numSeg=177939
[06/17 20:37:06   904s] (I)       ============  Phase 1a Route ============
[06/17 20:37:06   905s] (I)       Phase 1a runs 0.36 seconds
[06/17 20:37:06   905s] (I)       blkAvoiding Routing :  time=0.07  numBlkSegs=0
[06/17 20:37:06   905s] [NR-eagl] Usage: 685039 = (334829 H, 350210 V) = (10.54% H, 11.02% V) = (1.634e+06um H, 1.709e+06um V)
[06/17 20:37:06   905s] [NR-eagl] 
[06/17 20:37:06   905s] (I)       ============  Phase 1b Route ============
[06/17 20:37:06   905s] (I)       Phase 1b runs 0.10 seconds
[06/17 20:37:06   905s] [NR-eagl] Usage: 685028 = (334831 H, 350197 V) = (10.54% H, 11.02% V) = (1.634e+06um H, 1.709e+06um V)
[06/17 20:37:06   905s] [NR-eagl] 
[06/17 20:37:06   905s] (I)       ============  Phase 1c Route ============
[06/17 20:37:06   905s] (I)       Level2 Grid: 106 x 103
[06/17 20:37:06   905s] (I)       Phase 1c runs 0.10 seconds
[06/17 20:37:06   905s] [NR-eagl] Usage: 685028 = (334831 H, 350197 V) = (10.54% H, 11.02% V) = (1.634e+06um H, 1.709e+06um V)
[06/17 20:37:06   905s] [NR-eagl] 
[06/17 20:37:06   905s] (I)       ============  Phase 1d Route ============
[06/17 20:37:06   905s] (I)       Phase 1d runs 0.21 seconds
[06/17 20:37:06   905s] [NR-eagl] Usage: 685032 = (334834 H, 350198 V) = (10.54% H, 11.02% V) = (1.634e+06um H, 1.709e+06um V)
[06/17 20:37:06   905s] [NR-eagl] 
[06/17 20:37:06   905s] (I)       ============  Phase 1e Route ============
[06/17 20:37:07   905s] (I)       Phase 1e runs 0.03 seconds
[06/17 20:37:07   905s] [NR-eagl] Usage: 685032 = (334834 H, 350198 V) = (10.54% H, 11.02% V) = (1.634e+06um H, 1.709e+06um V)
[06/17 20:37:07   905s] [NR-eagl] 
[06/17 20:37:07   905s] (I)       ============  Phase 1l Route ============
[06/17 20:37:07   906s] (I)       dpBasedLA: time=0.34  totalOF=1535803  totalVia=462589  totalWL=685025  total(Via+WL)=1147614 
[06/17 20:37:07   906s] (I)       Total Global Routing Runtime: 1.80 seconds
[06/17 20:37:07   906s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/17 20:37:07   906s] 
[06/17 20:37:07   906s] ** np local hotspot detection info verbose **
[06/17 20:37:07   906s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/17 20:37:07   906s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[06/17 20:37:07   906s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[06/17 20:37:07   906s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[06/17 20:37:07   906s] 
[06/17 20:37:07   906s] #spOpts: N=180 
[06/17 20:37:08   907s] Apply auto density screen in post-place stage.
[06/17 20:37:08   907s] Auto density screen increases utilization from 0.380 to 0.380
[06/17 20:37:08   907s] Auto density screen runtime: cpu = 0:00:00.4 real = 0:00:00.0 mem = 2040.6M
[06/17 20:37:08   907s] Total net length = 2.665e+06 (1.286e+06 1.380e+06) (ext = 0.000e+00)
[06/17 20:37:08   907s] default core: bins with density >  0.75 =    0 % ( 0 / 2024 )
[06/17 20:37:08   907s] RPlace IncrNP: Rollback Lev = -5
[06/17 20:37:08   907s] RPlace: Density =0.710390, incremental np is triggered.
[06/17 20:37:08   907s] nrCritNet: 0.00% ( 0 / 55279 ) cutoffSlk: 214748364.7ps stdDelay: 26.3ps
[06/17 20:37:08   907s] incrNP running in 8 threads.
[06/17 20:37:08   907s] Congestion driven padding in post-place stage.
[06/17 20:37:10   909s] Congestion driven padding increases utilization from 0.535 to 0.535
[06/17 20:37:10   909s] Congestion driven padding runtime: cpu = 0:00:01.4 real = 0:00:02.0 mem = 2040.6M
[06/17 20:37:29   988s] default core: bins with density >  0.75 =    0 % ( 0 / 2024 )
[06/17 20:37:29   988s] RPlace postIncrNP: Density = 0.710390 -> 0.736364.
[06/17 20:37:29   988s] RPlace postIncrNP Info: Density distribution changes:
[06/17 20:37:29   988s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:37:29   988s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:37:29   988s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:37:29   988s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:37:29   988s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:37:29   988s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:37:29   988s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:37:29   988s] [CPU] RefinePlace/IncrNP (cpu=0:01:21, real=0:00:21.0, mem=2063.6MB) @(0:15:07 - 0:16:28).
[06/17 20:37:29   988s] Move report: incrNP moves 53003 insts, mean move: 8.09 um, max move: 635.93 um
[06/17 20:37:29   988s] 	Max move on inst (u_dft/FE_COEC375_dft_shift_enable_C): (1680.21, 1781.81) --> (1459.08, 1367.01)
[06/17 20:37:29   988s] Starting refinePlace ...
[06/17 20:37:30   988s] default core: bins with density >  0.75 =    0 % ( 0 / 2024 )
[06/17 20:37:30   991s]   Spread Effort: high, pre-route mode, useDDP on.
[06/17 20:37:30   991s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.7, real=0:00:01.0, mem=2063.6MB) @(0:16:28 - 0:16:32).
[06/17 20:37:30   991s] Move report: preRPlace moves 6207 insts, mean move: 1.50 um, max move: 9.92 um
[06/17 20:37:30   991s] 	Max move on inst (u_dft/U_MPU_mul_107_19/cdnfadd_015_3): (1088.01, 1059.57) --> (1082.97, 1064.45)
[06/17 20:37:30   991s] 	Length: 24 sites, height: 1 rows, site name: core, cell type: FAX4
[06/17 20:37:30   991s] wireLenOptFixPriorityInst 0 inst fixed
[06/17 20:37:30   992s] tweakage running in 8 threads.
[06/17 20:37:30   992s] Placement tweakage begins.
[06/17 20:37:31   992s] wire length = 3.659e+06
[06/17 20:37:36  1006s] wire length = 3.480e+06
[06/17 20:37:36  1006s] Placement tweakage ends.
[06/17 20:37:36  1006s] Move report: tweak moves 3743 insts, mean move: 7.80 um, max move: 49.14 um
[06/17 20:37:36  1006s] 	Max move on inst (u_dft/FE_OFC980_di7_3_): (1406.16, 659.41) --> (1455.30, 659.41)
[06/17 20:37:36  1006s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:14.5, real=0:00:06.0, mem=2063.6MB) @(0:16:32 - 0:16:46).
[06/17 20:37:37  1007s] Move report: legalization moves 10 insts, mean move: 2.60 um, max move: 4.88 um
[06/17 20:37:37  1007s] 	Max move on inst (u_dft/U_BUF2_URAM/g13448): (1734.39, 1986.77) --> (1734.39, 1981.89)
[06/17 20:37:37  1007s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2063.6MB) @(0:16:46 - 0:16:47).
[06/17 20:37:37  1007s] Statistics of distance of Instance movement in refine placement:
[06/17 20:37:37  1007s]   maximum (X+Y) =       635.93 um
[06/17 20:37:37  1007s]   inst (u_dft/FE_COEC375_dft_shift_enable_C) with max move: (1680.21, 1781.81) -> (1459.08, 1367.01)
[06/17 20:37:37  1007s]   mean    (X+Y) =         8.27 um
[06/17 20:37:37  1007s] Total instances flipped for WireLenOpt: 4174
[06/17 20:37:37  1007s] Total instances flipped, including legalization: 239
[06/17 20:37:37  1007s] Total instances moved : 53016
[06/17 20:37:37  1007s] Total net length = 2.567e+06 (1.247e+06 1.320e+06) (ext = 0.000e+00)
[06/17 20:37:37  1007s] [CPU] RefinePlace/total (cpu=0:01:40, real=0:00:29.0, mem=2063.6MB) @(0:15:07 - 0:16:47).
[06/17 20:37:38  1007s] Total net length = 2.562e+06 (1.240e+06 1.321e+06) (ext = 0.000e+00)
[06/17 20:37:38  1007s] #spOpts: N=180 
[06/17 20:37:38  1008s] default core: bins with density >  0.75 =    0 % ( 0 / 2024 )
[06/17 20:37:46  1015s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/17 20:37:46  1015s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[06/17 20:37:46  1015s] (I)       Reading DB...
[06/17 20:37:46  1016s] (I)       congestionReportName   : 
[06/17 20:37:46  1016s] [NR-eagl] buildTerm2TermWires    : 1
[06/17 20:37:46  1016s] [NR-eagl] doTrackAssignment      : 1
[06/17 20:37:46  1016s] (I)       dumpBookshelfFiles     : 0
[06/17 20:37:46  1016s] [NR-eagl] numThreads             : 1
[06/17 20:37:46  1016s] [NR-eagl] honorMsvRouteConstraint: false
[06/17 20:37:46  1016s] (I)       honorPin               : false
[06/17 20:37:46  1016s] (I)       honorPinGuide          : true
[06/17 20:37:46  1016s] (I)       honorPartition         : false
[06/17 20:37:46  1016s] (I)       allowPartitionCrossover: false
[06/17 20:37:46  1016s] (I)       honorSingleEntry       : true
[06/17 20:37:46  1016s] (I)       honorSingleEntryStrong : true
[06/17 20:37:46  1016s] (I)       handleViaSpacingRule   : false
[06/17 20:37:46  1016s] (I)       PDConstraint           : none
[06/17 20:37:46  1016s] [NR-eagl] honorClockSpecNDR      : 0
[06/17 20:37:46  1016s] (I)       routingEffortLevel     : 3
[06/17 20:37:46  1016s] [NR-eagl] minRouteLayer          : 2
[06/17 20:37:46  1016s] [NR-eagl] maxRouteLayer          : 2147483647
[06/17 20:37:46  1016s] (I)       numRowsPerGCell        : 1
[06/17 20:37:46  1016s] (I)       speedUpLargeDesign     : 0
[06/17 20:37:46  1016s] (I)       speedUpBlkViolationClean: 0
[06/17 20:37:46  1016s] (I)       autoGCellMerging       : 1
[06/17 20:37:46  1016s] (I)       multiThreadingTA       : 0
[06/17 20:37:46  1016s] (I)       punchThroughDistance   : -1
[06/17 20:37:46  1016s] (I)       blockedPinEscape       : 0
[06/17 20:37:46  1016s] (I)       blkAwareLayerSwitching : 0
[06/17 20:37:46  1016s] (I)       betterClockWireModeling: 0
[06/17 20:37:46  1016s] (I)       scenicBound            : 1.15
[06/17 20:37:46  1016s] (I)       maxScenicToAvoidBlk    : 100.00
[06/17 20:37:46  1016s] (I)       source-to-sink ratio   : 0.00
[06/17 20:37:46  1016s] (I)       targetCongestionRatio  : 1.00
[06/17 20:37:46  1016s] (I)       layerCongestionRatio   : 0.70
[06/17 20:37:46  1016s] (I)       m1CongestionRatio      : 0.10
[06/17 20:37:46  1016s] (I)       m2m3CongestionRatio    : 0.70
[06/17 20:37:46  1016s] (I)       pinAccessEffort        : 0.10
[06/17 20:37:46  1016s] (I)       localRouteEffort       : 1.00
[06/17 20:37:46  1016s] (I)       numSitesBlockedByOneVia: 8.00
[06/17 20:37:46  1016s] (I)       supplyScaleFactorH     : 1.00
[06/17 20:37:46  1016s] (I)       supplyScaleFactorV     : 1.00
[06/17 20:37:46  1016s] (I)       highlight3DOverflowFactor: 0.00
[06/17 20:37:46  1016s] (I)       skipTrackCommand             : 
[06/17 20:37:46  1016s] (I)       readTROption           : true
[06/17 20:37:46  1016s] (I)       extraSpacingBothSide   : false
[06/17 20:37:46  1016s] [NR-eagl] numTracksPerClockWire  : 0
[06/17 20:37:46  1016s] (I)       routeSelectedNetsOnly  : false
[06/17 20:37:46  1016s] (I)       before initializing RouteDB syMemory usage = 2255.6 MB
[06/17 20:37:46  1016s] (I)       starting read tracks
[06/17 20:37:46  1016s] (I)       build grid graph
[06/17 20:37:46  1016s] (I)       build grid graph start
[06/17 20:37:46  1016s] (I)       build grid graph end
[06/17 20:37:46  1016s] (I)       Layer1   numNetMinLayer=55248
[06/17 20:37:46  1016s] (I)       Layer2   numNetMinLayer=0
[06/17 20:37:46  1016s] (I)       Layer3   numNetMinLayer=0
[06/17 20:37:46  1016s] (I)       Layer4   numNetMinLayer=0
[06/17 20:37:46  1016s] (I)       Layer5   numNetMinLayer=0
[06/17 20:37:46  1016s] (I)       Layer6   numNetMinLayer=0
[06/17 20:37:46  1016s] [NR-eagl] numViaLayers=5
[06/17 20:37:46  1016s] (I)       end build via table
[06/17 20:37:46  1016s] [NR-eagl] numRoutingBlks=0 numInstBlks=9350 numPGBlocks=28853 numBumpBlks=0 numBoundaryFakeBlks=0
[06/17 20:37:46  1016s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[06/17 20:37:46  1016s] (I)       num ignored nets =86
[06/17 20:37:46  1016s] (I)       readDataFromPlaceDB
[06/17 20:37:46  1016s] (I)       Read net information..
[06/17 20:37:46  1016s] [NR-eagl] Read numTotalNets=55248  numIgnoredNets=0
[06/17 20:37:46  1016s] (I)       Read testcase time = 0.020 seconds
[06/17 20:37:46  1016s] 
[06/17 20:37:46  1016s] (I)       totalGlobalPin=232136, totalPins=234848
[06/17 20:37:46  1016s] (I)       Model blockage into capacity
[06/17 20:37:46  1016s] (I)       Read numBlocks=41145  numPreroutedWires=0  numCapScreens=0
[06/17 20:37:46  1016s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/17 20:37:46  1016s] (I)       blocked area on Layer2 : 1886316275400  (29.06%)
[06/17 20:37:46  1016s] (I)       blocked area on Layer3 : 1851928961200  (28.53%)
[06/17 20:37:46  1016s] (I)       blocked area on Layer4 : 1848343216200  (28.48%)
[06/17 20:37:46  1016s] (I)       blocked area on Layer5 : 2139116999200  (32.96%)
[06/17 20:37:46  1016s] (I)       blocked area on Layer6 : 2214178369600  (34.12%)
[06/17 20:37:46  1016s] (I)       Modeling time = 0.180 seconds
[06/17 20:37:46  1016s] 
[06/17 20:37:46  1016s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2255.6 MB
[06/17 20:37:46  1016s] (I)       Layer1  viaCost=200.00
[06/17 20:37:46  1016s] (I)       Layer2  viaCost=100.00
[06/17 20:37:46  1016s] (I)       Layer3  viaCost=100.00
[06/17 20:37:46  1016s] (I)       Layer4  viaCost=100.00
[06/17 20:37:46  1016s] (I)       Layer5  viaCost=200.00
[06/17 20:37:47  1016s] (I)       ---------------------Grid Graph Info--------------------
[06/17 20:37:47  1016s] (I)       routing area        :  (0, 0) - (2589930, 2505880)
[06/17 20:37:47  1016s] (I)       core area           :  (190260, 190930) - (2399670, 2310680)
[06/17 20:37:47  1016s] (I)       Site Width          :   630  (dbu)
[06/17 20:37:47  1016s] (I)       Row Height          :  4880  (dbu)
[06/17 20:37:47  1016s] (I)       GCell Width         :  4880  (dbu)
[06/17 20:37:47  1016s] (I)       GCell Height        :  4880  (dbu)
[06/17 20:37:47  1016s] (I)       grid                :   530   514     6
[06/17 20:37:47  1016s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[06/17 20:37:47  1016s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[06/17 20:37:47  1016s] (I)       Default wire width  :   230   280   280   280   280   440
[06/17 20:37:47  1016s] (I)       Default wire space  :   230   280   280   280   280   460
[06/17 20:37:47  1016s] (I)       Default pitch size  :   460   630   610   630   610  1260
[06/17 20:37:47  1016s] (I)       First Track Coord   :     0   315   610   315   610  1575
[06/17 20:37:47  1016s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[06/17 20:37:47  1016s] (I)       Total num of tracks :     0  4111  4107  4111  4107  2055
[06/17 20:37:47  1016s] (I)       Num of masks        :     1     1     1     1     1     1
[06/17 20:37:47  1016s] (I)       --------------------------------------------------------
[06/17 20:37:47  1016s] 
[06/17 20:37:47  1016s] (I)       After initializing earlyGlobalRoute syMemory usage = 2255.6 MB
[06/17 20:37:47  1016s] (I)       Loading and dumping file time : 0.91 seconds
[06/17 20:37:47  1016s] (I)       ============= Initialization =============
[06/17 20:37:47  1016s] (I)       total 2D Cap : 7074774 = (3177457 H, 3897317 V)
[06/17 20:37:47  1017s] (I)       botLay=Layer1  topLay=Layer6  numSeg=177260
[06/17 20:37:47  1017s] (I)       ============  Phase 1a Route ============
[06/17 20:37:47  1017s] (I)       Phase 1a runs 0.29 seconds
[06/17 20:37:47  1017s] (I)       blkAvoiding Routing :  time=0.07  numBlkSegs=0
[06/17 20:37:47  1017s] [NR-eagl] Usage: 679905 = (331942 H, 347963 V) = (10.45% H, 10.95% V) = (1.620e+06um H, 1.698e+06um V)
[06/17 20:37:47  1017s] [NR-eagl] 
[06/17 20:37:47  1017s] (I)       ============  Phase 1b Route ============
[06/17 20:37:47  1017s] (I)       Phase 1b runs 0.08 seconds
[06/17 20:37:47  1017s] [NR-eagl] Usage: 679893 = (331943 H, 347950 V) = (10.45% H, 10.95% V) = (1.620e+06um H, 1.698e+06um V)
[06/17 20:37:47  1017s] [NR-eagl] 
[06/17 20:37:47  1017s] (I)       ============  Phase 1c Route ============
[06/17 20:37:47  1017s] (I)       Level2 Grid: 106 x 103
[06/17 20:37:47  1017s] (I)       Phase 1c runs 0.05 seconds
[06/17 20:37:47  1017s] [NR-eagl] Usage: 679893 = (331943 H, 347950 V) = (10.45% H, 10.95% V) = (1.620e+06um H, 1.698e+06um V)
[06/17 20:37:47  1017s] [NR-eagl] 
[06/17 20:37:47  1017s] (I)       ============  Phase 1d Route ============
[06/17 20:37:47  1017s] (I)       Phase 1d runs 0.14 seconds
[06/17 20:37:47  1017s] [NR-eagl] Usage: 679895 = (331944 H, 347951 V) = (10.45% H, 10.95% V) = (1.620e+06um H, 1.698e+06um V)
[06/17 20:37:47  1017s] [NR-eagl] 
[06/17 20:37:47  1017s] (I)       ============  Phase 1e Route ============
[06/17 20:37:48  1017s] (I)       Phase 1e runs 0.03 seconds
[06/17 20:37:48  1017s] [NR-eagl] Usage: 679895 = (331944 H, 347951 V) = (10.45% H, 10.95% V) = (1.620e+06um H, 1.698e+06um V)
[06/17 20:37:48  1017s] [NR-eagl] 
[06/17 20:37:48  1017s] (I)       ============  Phase 1l Route ============
[06/17 20:37:48  1018s] (I)       dpBasedLA: time=0.24  totalOF=1548501  totalVia=461717  totalWL=679888  total(Via+WL)=1141605 
[06/17 20:37:48  1018s] (I)       Total Global Routing Runtime: 1.39 seconds
[06/17 20:37:48  1018s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/17 20:37:48  1018s] 
[06/17 20:37:48  1018s] ** np local hotspot detection info verbose **
[06/17 20:37:48  1018s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/17 20:37:48  1018s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[06/17 20:37:48  1018s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[06/17 20:37:48  1018s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[06/17 20:37:48  1018s] 
[06/17 20:37:48  1018s] (I)       ============= track Assignment ============
[06/17 20:37:48  1018s] (I)       extract Global 3D Wires
[06/17 20:37:48  1018s] (I)       Extract Global WL : time=0.03
[06/17 20:37:48  1018s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/17 20:37:48  1018s] (I)       track assignment initialization runtime=66831 millisecond
[06/17 20:37:48  1018s] (I)       #threads=1 for track assignment
[06/17 20:37:50  1019s] (I)       track assignment kernel runtime=1501113 millisecond
[06/17 20:37:50  1019s] (I)       End Greedy Track Assignment
[06/17 20:37:51  1021s] Using hname+ instead name for net compare
[06/17 20:37:51  1021s] Activating lazyNetListOrdering
[06/17 20:37:51  1021s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[06/17 20:37:59  1032s] Topological Sorting (CPU = 0:00:00.2, MEM = 1967.8M, InitMEM = 1959.5M)
[06/17 20:38:03  1058s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:00.0)
[06/17 20:38:07  1067s] PhyDesignGrid: maxLocalDensity 1.00
[06/17 20:38:07  1067s] #spOpts: N=180 
[06/17 20:38:17  1077s] Effort level <high> specified for reg2reg path_group
[06/17 20:38:25  1091s] PhyDesignGrid: maxLocalDensity 0.95
[06/17 20:38:25  1091s] #spOpts: N=180 
[06/17 20:38:35  1100s] Optimizer TNS Opt
[06/17 20:38:39  1104s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:38:39  1104s] #spOpts: N=180 mergeVia=F 
[06/17 20:39:09  1222s] 
[06/17 20:39:09  1222s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 37 Resize = 5764 **
[06/17 20:39:09  1222s] --------------------------------------------------------------
[06/17 20:39:09  1222s] |                                   | Total     | Sequential |
[06/17 20:39:09  1222s] --------------------------------------------------------------
[06/17 20:39:09  1222s] | Num insts resized                 |    5747  |    1778    |
[06/17 20:39:09  1222s] | Num insts undone                  |       0  |       0    |
[06/17 20:39:09  1222s] | Num insts Downsized               |    5747  |    1778    |
[06/17 20:39:09  1222s] | Num insts Samesized               |       0  |       0    |
[06/17 20:39:09  1222s] | Num insts Upsized                 |       0  |       0    |
[06/17 20:39:09  1222s] | Num multiple commits+uncommits    |      17  |       -    |
[06/17 20:39:09  1222s] --------------------------------------------------------------
[06/17 20:39:09  1224s] Starting refinePlace ...
[06/17 20:39:09  1224s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/17 20:39:10  1224s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/17 20:39:10  1224s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2726.7MB) @(0:20:24 - 0:20:24).
[06/17 20:39:10  1224s] Statistics of distance of Instance movement in refine placement:
[06/17 20:39:10  1224s]   maximum (X+Y) =         0.00 um
[06/17 20:39:10  1224s]   mean    (X+Y) =         0.00 um
[06/17 20:39:10  1224s] Total instances moved : 0
[06/17 20:39:10  1224s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2726.7MB) @(0:20:24 - 0:20:24).
[06/17 20:39:12  1227s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[06/17 20:39:12  1227s] [PSP] Started earlyGlobalRoute kernel
[06/17 20:39:12  1227s] [PSP] Initial Peak syMemory usage = 2003.6 MB
[06/17 20:39:12  1227s] (I)       Reading DB...
[06/17 20:39:13  1228s] (I)       congestionReportName   : 
[06/17 20:39:13  1228s] [NR-eagl] buildTerm2TermWires    : 1
[06/17 20:39:13  1228s] [NR-eagl] doTrackAssignment      : 1
[06/17 20:39:13  1228s] (I)       dumpBookshelfFiles     : 0
[06/17 20:39:13  1228s] [NR-eagl] numThreads             : 1
[06/17 20:39:13  1228s] [NR-eagl] honorMsvRouteConstraint: false
[06/17 20:39:13  1228s] (I)       honorPin               : false
[06/17 20:39:13  1228s] (I)       honorPinGuide          : true
[06/17 20:39:13  1228s] (I)       honorPartition         : false
[06/17 20:39:13  1228s] (I)       allowPartitionCrossover: false
[06/17 20:39:13  1228s] (I)       honorSingleEntry       : true
[06/17 20:39:13  1228s] (I)       honorSingleEntryStrong : true
[06/17 20:39:13  1228s] (I)       handleViaSpacingRule   : false
[06/17 20:39:13  1228s] (I)       PDConstraint           : none
[06/17 20:39:13  1228s] [NR-eagl] honorClockSpecNDR      : 0
[06/17 20:39:13  1228s] (I)       routingEffortLevel     : 3
[06/17 20:39:13  1228s] [NR-eagl] minRouteLayer          : 2
[06/17 20:39:13  1228s] [NR-eagl] maxRouteLayer          : 2147483647
[06/17 20:39:13  1228s] (I)       numRowsPerGCell        : 1
[06/17 20:39:13  1228s] (I)       speedUpLargeDesign     : 0
[06/17 20:39:13  1228s] (I)       speedUpBlkViolationClean: 0
[06/17 20:39:13  1228s] (I)       autoGCellMerging       : 1
[06/17 20:39:13  1228s] (I)       multiThreadingTA       : 0
[06/17 20:39:13  1228s] (I)       punchThroughDistance   : -1
[06/17 20:39:13  1228s] (I)       blockedPinEscape       : 0
[06/17 20:39:13  1228s] (I)       blkAwareLayerSwitching : 0
[06/17 20:39:13  1228s] (I)       betterClockWireModeling: 0
[06/17 20:39:13  1228s] (I)       scenicBound            : 1.15
[06/17 20:39:13  1228s] (I)       maxScenicToAvoidBlk    : 100.00
[06/17 20:39:13  1228s] (I)       source-to-sink ratio   : 0.00
[06/17 20:39:13  1228s] (I)       targetCongestionRatio  : 1.00
[06/17 20:39:13  1228s] (I)       layerCongestionRatio   : 0.70
[06/17 20:39:13  1228s] (I)       m1CongestionRatio      : 0.10
[06/17 20:39:13  1228s] (I)       m2m3CongestionRatio    : 0.70
[06/17 20:39:13  1228s] (I)       pinAccessEffort        : 0.10
[06/17 20:39:13  1228s] (I)       localRouteEffort       : 1.00
[06/17 20:39:13  1228s] (I)       numSitesBlockedByOneVia: 8.00
[06/17 20:39:13  1228s] (I)       supplyScaleFactorH     : 1.00
[06/17 20:39:13  1228s] (I)       supplyScaleFactorV     : 1.00
[06/17 20:39:13  1228s] (I)       highlight3DOverflowFactor: 0.00
[06/17 20:39:13  1228s] (I)       skipTrackCommand             : 
[06/17 20:39:13  1228s] (I)       readTROption           : true
[06/17 20:39:13  1228s] (I)       extraSpacingBothSide   : false
[06/17 20:39:13  1228s] [NR-eagl] numTracksPerClockWire  : 0
[06/17 20:39:13  1228s] (I)       routeSelectedNetsOnly  : false
[06/17 20:39:13  1228s] (I)       before initializing RouteDB syMemory usage = 2037.3 MB
[06/17 20:39:13  1228s] (I)       starting read tracks
[06/17 20:39:13  1228s] (I)       build grid graph
[06/17 20:39:13  1228s] (I)       build grid graph start
[06/17 20:39:13  1228s] (I)       build grid graph end
[06/17 20:39:13  1228s] (I)       Layer1   numNetMinLayer=55227
[06/17 20:39:13  1228s] (I)       Layer2   numNetMinLayer=0
[06/17 20:39:13  1228s] (I)       Layer3   numNetMinLayer=0
[06/17 20:39:13  1228s] (I)       Layer4   numNetMinLayer=0
[06/17 20:39:13  1228s] (I)       Layer5   numNetMinLayer=0
[06/17 20:39:13  1228s] (I)       Layer6   numNetMinLayer=0
[06/17 20:39:13  1228s] [NR-eagl] numViaLayers=5
[06/17 20:39:13  1228s] (I)       end build via table
[06/17 20:39:13  1228s] [NR-eagl] numRoutingBlks=0 numInstBlks=9350 numPGBlocks=28853 numBumpBlks=0 numBoundaryFakeBlks=0
[06/17 20:39:13  1228s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[06/17 20:39:13  1228s] (I)       num ignored nets =86
[06/17 20:39:13  1228s] (I)       readDataFromPlaceDB
[06/17 20:39:13  1228s] (I)       Read net information..
[06/17 20:39:13  1228s] [NR-eagl] Read numTotalNets=55227  numIgnoredNets=0
[06/17 20:39:13  1228s] (I)       Read testcase time = 0.030 seconds
[06/17 20:39:13  1228s] 
[06/17 20:39:13  1228s] (I)       totalGlobalPin=232243, totalPins=234806
[06/17 20:39:13  1228s] (I)       Model blockage into capacity
[06/17 20:39:13  1228s] (I)       Read numBlocks=41145  numPreroutedWires=0  numCapScreens=0
[06/17 20:39:13  1228s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/17 20:39:13  1228s] (I)       blocked area on Layer2 : 1886316275400  (29.06%)
[06/17 20:39:13  1228s] (I)       blocked area on Layer3 : 1851928961200  (28.53%)
[06/17 20:39:13  1228s] (I)       blocked area on Layer4 : 1848343216200  (28.48%)
[06/17 20:39:13  1228s] (I)       blocked area on Layer5 : 2139116999200  (32.96%)
[06/17 20:39:13  1228s] (I)       blocked area on Layer6 : 2214178369600  (34.12%)
[06/17 20:39:13  1228s] (I)       Modeling time = 0.190 seconds
[06/17 20:39:13  1228s] 
[06/17 20:39:13  1228s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2046.2 MB
[06/17 20:39:13  1228s] (I)       Layer1  viaCost=200.00
[06/17 20:39:13  1228s] (I)       Layer2  viaCost=100.00
[06/17 20:39:13  1228s] (I)       Layer3  viaCost=100.00
[06/17 20:39:13  1228s] (I)       Layer4  viaCost=100.00
[06/17 20:39:13  1228s] (I)       Layer5  viaCost=200.00
[06/17 20:39:13  1228s] (I)       ---------------------Grid Graph Info--------------------
[06/17 20:39:13  1228s] (I)       routing area        :  (0, 0) - (2589930, 2505880)
[06/17 20:39:13  1228s] (I)       core area           :  (190260, 190930) - (2399670, 2310680)
[06/17 20:39:13  1228s] (I)       Site Width          :   630  (dbu)
[06/17 20:39:13  1228s] (I)       Row Height          :  4880  (dbu)
[06/17 20:39:13  1228s] (I)       GCell Width         :  4880  (dbu)
[06/17 20:39:13  1228s] (I)       GCell Height        :  4880  (dbu)
[06/17 20:39:13  1228s] (I)       grid                :   530   514     6
[06/17 20:39:13  1228s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[06/17 20:39:13  1228s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[06/17 20:39:13  1228s] (I)       Default wire width  :   230   280   280   280   280   440
[06/17 20:39:13  1228s] (I)       Default wire space  :   230   280   280   280   280   460
[06/17 20:39:13  1228s] (I)       Default pitch size  :   460   630   610   630   610  1260
[06/17 20:39:13  1228s] (I)       First Track Coord   :     0   315   610   315   610  1575
[06/17 20:39:13  1228s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[06/17 20:39:13  1228s] (I)       Total num of tracks :     0  4111  4107  4111  4107  2055
[06/17 20:39:13  1228s] (I)       Num of masks        :     1     1     1     1     1     1
[06/17 20:39:13  1228s] (I)       --------------------------------------------------------
[06/17 20:39:13  1228s] 
[06/17 20:39:13  1228s] (I)       After initializing earlyGlobalRoute syMemory usage = 2057.1 MB
[06/17 20:39:13  1228s] (I)       Loading and dumping file time : 0.97 seconds
[06/17 20:39:13  1228s] (I)       ============= Initialization =============
[06/17 20:39:14  1228s] (I)       total 2D Cap : 7074774 = (3177457 H, 3897317 V)
[06/17 20:39:14  1228s] (I)       botLay=Layer1  topLay=Layer6  numSeg=177351
[06/17 20:39:14  1228s] (I)       ============  Phase 1a Route ============
[06/17 20:39:14  1229s] (I)       Phase 1a runs 0.35 seconds
[06/17 20:39:14  1229s] (I)       blkAvoiding Routing :  time=0.08  numBlkSegs=0
[06/17 20:39:14  1229s] [NR-eagl] Usage: 680320 = (332338 H, 347982 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:39:14  1229s] [NR-eagl] 
[06/17 20:39:14  1229s] (I)       ============  Phase 1b Route ============
[06/17 20:39:14  1229s] (I)       Phase 1b runs 0.09 seconds
[06/17 20:39:14  1229s] [NR-eagl] Usage: 680308 = (332339 H, 347969 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:39:14  1229s] [NR-eagl] 
[06/17 20:39:14  1229s] (I)       ============  Phase 1c Route ============
[06/17 20:39:14  1229s] (I)       Level2 Grid: 106 x 103
[06/17 20:39:14  1229s] (I)       Phase 1c runs 0.06 seconds
[06/17 20:39:14  1229s] [NR-eagl] Usage: 680308 = (332339 H, 347969 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:39:14  1229s] [NR-eagl] 
[06/17 20:39:14  1229s] (I)       ============  Phase 1d Route ============
[06/17 20:39:14  1229s] (I)       Phase 1d runs 0.12 seconds
[06/17 20:39:14  1229s] [NR-eagl] Usage: 680309 = (332340 H, 347969 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:39:14  1229s] [NR-eagl] 
[06/17 20:39:14  1229s] (I)       ============  Phase 1e Route ============
[06/17 20:39:14  1229s] (I)       Phase 1e runs 0.03 seconds
[06/17 20:39:14  1229s] [NR-eagl] Usage: 680309 = (332340 H, 347969 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:39:14  1229s] [NR-eagl] 
[06/17 20:39:14  1229s] (I)       ============  Phase 1l Route ============
[06/17 20:39:15  1230s] (I)       dpBasedLA: time=0.28  totalOF=1550735  totalVia=461934  totalWL=680299  total(Via+WL)=1142233 
[06/17 20:39:15  1230s] (I)       Total Global Routing Runtime: 1.61 seconds
[06/17 20:39:15  1230s] (I)       ============= track Assignment ============
[06/17 20:39:15  1230s] (I)       extract Global 3D Wires
[06/17 20:39:15  1230s] (I)       Extract Global WL : time=0.03
[06/17 20:39:15  1230s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/17 20:39:15  1230s] (I)       track assignment initialization runtime=67447 millisecond
[06/17 20:39:15  1230s] (I)       #threads=1 for track assignment
[06/17 20:39:17  1231s] (I)       track assignment kernel runtime=1506588 millisecond
[06/17 20:39:17  1231s] (I)       End Greedy Track Assignment
[06/17 20:39:23  1237s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/17 20:39:23  1237s] 
[06/17 20:39:23  1237s] ** np local hotspot detection info verbose **
[06/17 20:39:23  1237s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/17 20:39:23  1237s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[06/17 20:39:23  1237s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[06/17 20:39:23  1237s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[06/17 20:39:23  1237s] 
[06/17 20:39:25  1243s] Topological Sorting (CPU = 0:00:00.2, MEM = 2076.2M, InitMEM = 2076.2M)
[06/17 20:39:28  1266s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:00.0)
[06/17 20:39:30  1272s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:39:30  1272s] #spOpts: N=180 
[06/17 20:39:30  1272s] Core basic site is core
[06/17 20:39:30  1272s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 20:39:36  1278s] DEBUG: @coeDRVCandCache::init.
[06/17 20:39:36  1278s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/17 20:39:36  1279s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/17 20:39:36  1279s] Info: violation cost 4.209073 (cap = 0.062109, tran = 4.146964, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 20:39:37  1283s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/17 20:39:37  1283s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/17 20:39:37  1283s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 20:39:37  1284s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/17 20:39:37  1284s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/17 20:39:37  1284s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 20:39:38  1285s] Starting refinePlace ...
[06/17 20:39:38  1285s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/17 20:39:39  1285s] Move report: legalization moves 4 insts, mean move: 2.48 um, max move: 5.51 um
[06/17 20:39:39  1285s] 	Max move on inst (u_dft/U_BUF1_URAM/FE_OFC1043_n_6352): (733.32, 2094.13) --> (733.95, 2099.01)
[06/17 20:39:39  1285s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2758.8MB) @(0:21:25 - 0:21:26).
[06/17 20:39:39  1285s] Statistics of distance of Instance movement in refine placement:
[06/17 20:39:39  1285s]   maximum (X+Y) =         5.51 um
[06/17 20:39:39  1285s]   inst (u_dft/U_BUF1_URAM/FE_OFC1043_n_6352) with max move: (733.32, 2094.13) -> (733.95, 2099.01)
[06/17 20:39:39  1285s]   mean    (X+Y) =         2.48 um
[06/17 20:39:39  1285s] Total instances moved : 4
[06/17 20:39:39  1285s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2758.8MB) @(0:21:25 - 0:21:26).
[06/17 20:39:40  1287s] DEBUG: @coeDRVCandCache::cleanup.
[06/17 20:39:41  1288s] PhyDesignGrid: maxLocalDensity 1.00
[06/17 20:39:41  1288s] #spOpts: N=180 
[06/17 20:39:51  1298s] Using hname+ instead name for net compare
[06/17 20:39:51  1298s] Activating lazyNetListOrdering
[06/17 20:39:51  1298s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[06/17 20:39:55  1305s] Topological Sorting (CPU = 0:00:00.2, MEM = 2526.1M, InitMEM = 2526.1M)
[06/17 20:39:58  1328s] End Timing Check Calculation. (CPU Time=0:00:01.1, Real Time=0:00:00.0)
[06/17 20:40:06  1341s] 
[06/17 20:40:06  1341s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:10:28 real=  0:04:33)
[06/17 20:40:06  1341s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:09.9 real=0:00:09.8)
[06/17 20:40:06  1341s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:18.4 real=0:00:18.4)
[06/17 20:40:06  1341s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=  0:04:01 real=  0:01:04)
[06/17 20:40:06  1341s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:42 real=  0:01:02)
[06/17 20:40:06  1341s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:19.2 real=0:00:14.2)
[06/17 20:40:06  1341s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:20.4 real=0:00:20.3)
[06/17 20:40:06  1341s] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[06/17 20:40:06  1341s] 	OPT_RUNTIME:          phyUpdate (count =  2): (cpu=0:00:05.0 real=0:00:04.4)
[06/17 20:40:06  1341s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:49 real=0:00:44.2)
[06/17 20:40:06  1341s] Info: pop threads available for lower-level modules during optimization.
[06/17 20:40:07  1341s] done - Post-Placement Reports
[06/17 20:40:07  1341s] Scan-Chain Reorder
[06/17 20:40:07  1341s] Summary for sequential cells idenfication: 
[06/17 20:40:07  1341s] Identified SBFF number: 128
[06/17 20:40:07  1341s] Identified MBFF number: 0
[06/17 20:40:07  1341s] Not identified SBFF number: 0
[06/17 20:40:07  1341s] Not identified MBFF number: 0
[06/17 20:40:07  1341s] Number of sequential cells which are not FFs: 106
[06/17 20:40:07  1341s] 
[06/17 20:40:07  1341s] **WARN: (IMPSC-1001):	Unable to trace scan chain "chan1". Check the information during tracing.
[06/17 20:40:07  1341s] Type 'man IMPSC-1001' for more detail.
[06/17 20:40:07  1341s] *** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
[06/17 20:40:07  1341s] Successfully traced 1 scan chain  (total 7996 scan bits).
[06/17 20:40:07  1341s] *** Scan Sanity Check Summary:
[06/17 20:40:07  1341s] *** 1 scan chain  passed sanity check.
[06/17 20:40:07  1342s] INFO: Medium effort scan reorder.
[06/17 20:40:07  1342s] **WARN: (IMPSC-1117):	Skip reordering scan chain "chan1" because tracing did not succeed.
[06/17 20:40:11  1346s] *** Summary: Scan Reorder within scan chain
[06/17 20:40:11  1346s]         Total scan reorder time: cpu: 0:00:04.4 , real: 0:00:04.0
[06/17 20:40:11  1346s] Successfully reordered 1 scan chain .
[06/17 20:40:11  1346s] **WARN: (IMPSC-1253):	Unable to reorder 1 scan chain .
[06/17 20:40:11  1346s] Initial total scan wire length:   121350.380
[06/17 20:40:11  1346s] Final   total scan wire length:   121215.310
[06/17 20:40:11  1346s] Improvement:      135.070   percent  0.11
[06/17 20:40:11  1346s] *** End of ScanReorder (cpu=0:00:04.6, real=0:00:04.0, mem=2188.4M) ***
[06/17 20:40:11  1346s] Total net length = 2.636e+06 (1.273e+06 1.363e+06) (ext = 7.722e+03)
[06/17 20:40:11  1346s] done - Scan-Chain Reorder
[06/17 20:40:11  1346s] Pre-CTS
[06/17 20:40:11  1346s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/17 20:40:11  1346s] #spOpts: N=180 mergeVia=F 
[06/17 20:40:11  1346s] Core basic site is core
[06/17 20:40:11  1346s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 20:40:12  1347s] #spOpts: N=180 mergeVia=F 
[06/17 20:40:12  1347s] Info: 8 threads available for lower-level modules during optimization.
[06/17 20:40:12  1347s] GigaOpt running with 8 threads.
[06/17 20:40:15  1350s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1949.2M, totSessionCpu=0:22:30 **
[06/17 20:40:15  1350s] *** opt_design -pre_cts ***
[06/17 20:40:15  1350s] DRC Margin: user margin 0.0; extra margin 0.2
[06/17 20:40:15  1350s] Setup Target Slack: user slack 0; extra slack 0.1
[06/17 20:40:15  1350s] Hold Target Slack: user slack 0
[06/17 20:40:16  1350s] Multi-VT timing optimization disabled based on library information.
[06/17 20:40:16  1350s] Summary for sequential cells idenfication: 
[06/17 20:40:16  1350s] Identified SBFF number: 128
[06/17 20:40:16  1350s] Identified MBFF number: 0
[06/17 20:40:16  1350s] Not identified SBFF number: 0
[06/17 20:40:16  1350s] Not identified MBFF number: 0
[06/17 20:40:16  1350s] Number of sequential cells which are not FFs: 106
[06/17 20:40:16  1350s] 
[06/17 20:40:16  1351s] Start to check current routing status for nets...
[06/17 20:40:16  1351s] Using hname+ instead name for net compare
[06/17 20:40:16  1351s] Activating lazyNetListOrdering
[06/17 20:40:16  1351s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[06/17 20:40:16  1351s] Net u_dft/SPCASCAN_N11 is not routed.
[06/17 20:40:16  1351s] Net u_dft/SPCCSCAN_N51 is not routed.
[06/17 20:40:16  1351s] Net u_dft/SPCASCAN_N8 is not routed.
[06/17 20:40:16  1351s] Net u_dft/SPCCSCAN_N50 is not routed.
[06/17 20:40:16  1351s] Net u_dft/U_FFT1/UMI_dt[4] is not routed.
[06/17 20:40:16  1351s] Net u_dft/U_FFT1/UMI_dx5[4] is not routed.
[06/17 20:40:16  1351s] Net u_dft/U_FFT1/UMI_dt[5] is not routed.
[06/17 20:40:16  1351s] Net u_dft/U_FFT1/ct[1] is not routed.
[06/17 20:40:16  1351s] All nets will be re-routed.
[06/17 20:40:16  1351s] End to check current routing status for nets (mem=1949.2M)
[06/17 20:40:18  1353s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[06/17 20:40:18  1353s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[06/17 20:40:18  1353s] [PSP] Started earlyGlobalRoute kernel
[06/17 20:40:18  1353s] [PSP] Initial Peak syMemory usage = 1949.2 MB
[06/17 20:40:18  1353s] (I)       Reading DB...
[06/17 20:40:19  1354s] (I)       congestionReportName   : 
[06/17 20:40:19  1354s] [NR-eagl] buildTerm2TermWires    : 1
[06/17 20:40:19  1354s] [NR-eagl] doTrackAssignment      : 1
[06/17 20:40:19  1354s] (I)       dumpBookshelfFiles     : 0
[06/17 20:40:19  1354s] [NR-eagl] numThreads             : 1
[06/17 20:40:19  1354s] [NR-eagl] honorMsvRouteConstraint: false
[06/17 20:40:19  1354s] (I)       honorPin               : false
[06/17 20:40:19  1354s] (I)       honorPinGuide          : true
[06/17 20:40:19  1354s] (I)       honorPartition         : false
[06/17 20:40:19  1354s] (I)       allowPartitionCrossover: false
[06/17 20:40:19  1354s] (I)       honorSingleEntry       : true
[06/17 20:40:19  1354s] (I)       honorSingleEntryStrong : true
[06/17 20:40:19  1354s] (I)       handleViaSpacingRule   : false
[06/17 20:40:19  1354s] (I)       PDConstraint           : none
[06/17 20:40:19  1354s] [NR-eagl] honorClockSpecNDR      : 0
[06/17 20:40:19  1354s] (I)       routingEffortLevel     : 3
[06/17 20:40:19  1354s] [NR-eagl] minRouteLayer          : 2
[06/17 20:40:19  1354s] [NR-eagl] maxRouteLayer          : 2147483647
[06/17 20:40:19  1354s] (I)       numRowsPerGCell        : 1
[06/17 20:40:19  1354s] (I)       speedUpLargeDesign     : 0
[06/17 20:40:19  1354s] (I)       speedUpBlkViolationClean: 0
[06/17 20:40:19  1354s] (I)       autoGCellMerging       : 1
[06/17 20:40:19  1354s] (I)       multiThreadingTA       : 0
[06/17 20:40:19  1354s] (I)       punchThroughDistance   : -1
[06/17 20:40:19  1354s] (I)       blockedPinEscape       : 0
[06/17 20:40:19  1354s] (I)       blkAwareLayerSwitching : 0
[06/17 20:40:19  1354s] (I)       betterClockWireModeling: 0
[06/17 20:40:19  1354s] (I)       scenicBound            : 1.15
[06/17 20:40:19  1354s] (I)       maxScenicToAvoidBlk    : 100.00
[06/17 20:40:19  1354s] (I)       source-to-sink ratio   : 0.00
[06/17 20:40:19  1354s] (I)       targetCongestionRatio  : 1.00
[06/17 20:40:19  1354s] (I)       layerCongestionRatio   : 0.70
[06/17 20:40:19  1354s] (I)       m1CongestionRatio      : 0.10
[06/17 20:40:19  1354s] (I)       m2m3CongestionRatio    : 0.70
[06/17 20:40:19  1354s] (I)       pinAccessEffort        : 0.10
[06/17 20:40:19  1354s] (I)       localRouteEffort       : 1.00
[06/17 20:40:19  1354s] (I)       numSitesBlockedByOneVia: 8.00
[06/17 20:40:19  1354s] (I)       supplyScaleFactorH     : 1.00
[06/17 20:40:19  1354s] (I)       supplyScaleFactorV     : 1.00
[06/17 20:40:19  1354s] (I)       highlight3DOverflowFactor: 0.00
[06/17 20:40:19  1354s] (I)       skipTrackCommand             : 
[06/17 20:40:19  1354s] (I)       readTROption           : true
[06/17 20:40:19  1354s] (I)       extraSpacingBothSide   : false
[06/17 20:40:19  1354s] [NR-eagl] numTracksPerClockWire  : 0
[06/17 20:40:19  1354s] (I)       routeSelectedNetsOnly  : false
[06/17 20:40:19  1354s] (I)       before initializing RouteDB syMemory usage = 1984.5 MB
[06/17 20:40:19  1354s] (I)       starting read tracks
[06/17 20:40:19  1354s] (I)       build grid graph
[06/17 20:40:19  1354s] (I)       build grid graph start
[06/17 20:40:19  1354s] (I)       build grid graph end
[06/17 20:40:19  1354s] [NR-eagl] Layer1 has no routable track
[06/17 20:40:19  1354s] [NR-eagl] Layer2 has single uniform track structure
[06/17 20:40:19  1354s] [NR-eagl] Layer3 has single uniform track structure
[06/17 20:40:19  1354s] [NR-eagl] Layer4 has single uniform track structure
[06/17 20:40:19  1354s] [NR-eagl] Layer5 has single uniform track structure
[06/17 20:40:19  1354s] [NR-eagl] Layer6 has single uniform track structure
[06/17 20:40:19  1354s] (I)       Layer1   numNetMinLayer=55228
[06/17 20:40:19  1354s] (I)       Layer2   numNetMinLayer=0
[06/17 20:40:19  1354s] (I)       Layer3   numNetMinLayer=0
[06/17 20:40:19  1354s] (I)       Layer4   numNetMinLayer=0
[06/17 20:40:19  1354s] (I)       Layer5   numNetMinLayer=0
[06/17 20:40:19  1354s] (I)       Layer6   numNetMinLayer=0
[06/17 20:40:19  1354s] [NR-eagl] numViaLayers=5
[06/17 20:40:19  1354s] (I)       end build via table
[06/17 20:40:19  1354s] [NR-eagl] numRoutingBlks=0 numInstBlks=9350 numPGBlocks=28853 numBumpBlks=0 numBoundaryFakeBlks=0
[06/17 20:40:19  1354s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[06/17 20:40:19  1354s] (I)       num ignored nets =86
[06/17 20:40:19  1354s] (I)       readDataFromPlaceDB
[06/17 20:40:19  1354s] (I)       Read net information..
[06/17 20:40:19  1354s] [NR-eagl] Read numTotalNets=55228  numIgnoredNets=0
[06/17 20:40:19  1354s] (I)       Read testcase time = 0.040 seconds
[06/17 20:40:19  1354s] 
[06/17 20:40:19  1354s] (I)       totalGlobalPin=232244, totalPins=234808
[06/17 20:40:19  1354s] (I)       Model blockage into capacity
[06/17 20:40:19  1354s] (I)       Read numBlocks=41145  numPreroutedWires=0  numCapScreens=0
[06/17 20:40:20  1354s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/17 20:40:20  1354s] (I)       blocked area on Layer2 : 1886316275400  (29.06%)
[06/17 20:40:20  1354s] (I)       blocked area on Layer3 : 1851928961200  (28.53%)
[06/17 20:40:20  1354s] (I)       blocked area on Layer4 : 1848343216200  (28.48%)
[06/17 20:40:20  1354s] (I)       blocked area on Layer5 : 2139116999200  (32.96%)
[06/17 20:40:20  1354s] (I)       blocked area on Layer6 : 2214178369600  (34.12%)
[06/17 20:40:20  1354s] (I)       Modeling time = 0.210 seconds
[06/17 20:40:20  1354s] 
[06/17 20:40:20  1354s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1993.3 MB
[06/17 20:40:20  1354s] (I)       Layer1  viaCost=200.00
[06/17 20:40:20  1354s] (I)       Layer2  viaCost=100.00
[06/17 20:40:20  1354s] (I)       Layer3  viaCost=100.00
[06/17 20:40:20  1354s] (I)       Layer4  viaCost=100.00
[06/17 20:40:20  1354s] (I)       Layer5  viaCost=200.00
[06/17 20:40:20  1354s] (I)       ---------------------Grid Graph Info--------------------
[06/17 20:40:20  1354s] (I)       routing area        :  (0, 0) - (2589930, 2505880)
[06/17 20:40:20  1354s] (I)       core area           :  (190260, 190930) - (2399670, 2310680)
[06/17 20:40:20  1354s] (I)       Site Width          :   630  (dbu)
[06/17 20:40:20  1354s] (I)       Row Height          :  4880  (dbu)
[06/17 20:40:20  1354s] (I)       GCell Width         :  4880  (dbu)
[06/17 20:40:20  1354s] (I)       GCell Height        :  4880  (dbu)
[06/17 20:40:20  1354s] (I)       grid                :   530   514     6
[06/17 20:40:20  1354s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[06/17 20:40:20  1354s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[06/17 20:40:20  1354s] (I)       Default wire width  :   230   280   280   280   280   440
[06/17 20:40:20  1354s] (I)       Default wire space  :   230   280   280   280   280   460
[06/17 20:40:20  1354s] (I)       Default pitch size  :   460   630   610   630   610  1260
[06/17 20:40:20  1354s] (I)       First Track Coord   :     0   315   610   315   610  1575
[06/17 20:40:20  1354s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[06/17 20:40:20  1354s] (I)       Total num of tracks :     0  4111  4107  4111  4107  2055
[06/17 20:40:20  1354s] (I)       Num of masks        :     1     1     1     1     1     1
[06/17 20:40:20  1354s] (I)       --------------------------------------------------------
[06/17 20:40:20  1354s] 
[06/17 20:40:20  1354s] (I)       After initializing earlyGlobalRoute syMemory usage = 2004.2 MB
[06/17 20:40:20  1354s] (I)       Loading and dumping file time : 1.05 seconds
[06/17 20:40:20  1354s] (I)       ============= Initialization =============
[06/17 20:40:20  1355s] [NR-eagl] EstWL : 680390
[06/17 20:40:20  1355s] 
[06/17 20:40:20  1355s] (I)       total 2D Cap : 7074774 = (3177457 H, 3897317 V)
[06/17 20:40:20  1355s] (I)       botLay=Layer1  topLay=Layer6  numSeg=177351
[06/17 20:40:20  1355s] (I)       ============  Phase 1a Route ============
[06/17 20:40:20  1355s] (I)       Phase 1a runs 0.32 seconds
[06/17 20:40:20  1355s] (I)       blkAvoiding Routing :  time=0.07  numBlkSegs=0
[06/17 20:40:20  1355s] [NR-eagl] Usage: 680385 = (332391 H, 347994 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:40:20  1355s] [NR-eagl] 
[06/17 20:40:20  1355s] (I)       ============  Phase 1b Route ============
[06/17 20:40:20  1355s] (I)       Phase 1b runs 0.07 seconds
[06/17 20:40:20  1355s] [NR-eagl] Usage: 680373 = (332392 H, 347981 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:40:20  1355s] [NR-eagl] 
[06/17 20:40:20  1355s] (I)       ============  Phase 1c Route ============
[06/17 20:40:20  1355s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/17 20:40:20  1355s] 
[06/17 20:40:20  1355s] (I)       Level2 Grid: 106 x 103
[06/17 20:40:20  1355s] (I)       Phase 1c runs 0.06 seconds
[06/17 20:40:20  1355s] [NR-eagl] Usage: 680373 = (332392 H, 347981 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:40:20  1355s] [NR-eagl] 
[06/17 20:40:20  1355s] (I)       ============  Phase 1d Route ============
[06/17 20:40:21  1355s] (I)       Phase 1d runs 0.16 seconds
[06/17 20:40:21  1355s] [NR-eagl] Usage: 680375 = (332393 H, 347982 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:40:21  1355s] [NR-eagl] 
[06/17 20:40:21  1355s] (I)       ============  Phase 1e Route ============
[06/17 20:40:21  1355s] (I)       Phase 1e runs 0.03 seconds
[06/17 20:40:21  1355s] [NR-eagl] Usage: 680375 = (332393 H, 347982 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:40:21  1355s] [NR-eagl] 
[06/17 20:40:21  1355s] (I)       [06/17 20:40:21  1355s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/17 20:40:21  1355s] 
============  Phase 1l Route ============
[06/17 20:40:21  1356s] (I)       dpBasedLA: time=0.25  totalOF=1548163  totalVia=461932  totalWL=680365  total(Via+WL)=1142297 
[06/17 20:40:21  1356s] (I)       Total Global Routing Runtime: 1.43 seconds
[06/17 20:40:21  1356s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/17 20:40:21  1356s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/17 20:40:21  1356s] 
[06/17 20:40:21  1356s] (I)       ============= track Assignment ============
[06/17 20:40:21  1356s] (I)       extract Global 3D Wires
[06/17 20:40:21  1356s] (I)       Extract Global WL : time=0.04
[06/17 20:40:21  1356s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/17 20:40:21  1356s] (I)       track assignment initialization runtime=56868 millisecond
[06/17 20:40:21  1356s] (I)       #threads=1 for track assignment
[06/17 20:40:23  1357s] (I)       track assignment kernel runtime=1405742 millisecond
[06/17 20:40:23  1357s] (I)       End Greedy Track Assignment
[06/17 20:40:23  1358s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 234808
[06/17 20:40:23  1358s] [NR-eagl] Layer2(MET2)(V) length: 1.257342e+06um, number of vias: 346885
[06/17 20:40:23  1358s] [NR-eagl] Layer3(MET3)(H) length: 1.444222e+06um, number of vias: 20365
[06/17 20:40:23  1358s] [NR-eagl] Layer4(MET4)(V) length: 4.865649e+05um, number of vias: 4006
[06/17 20:40:23  1358s] [NR-eagl] Layer5(MET5)(H) length: 2.207782e+05um, number of vias: 108
[06/17 20:40:23  1358s] [NR-eagl] Layer6(METTP)(V) length: 1.272094e+04um, number of vias: 0
[06/17 20:40:23  1358s] [NR-eagl] Total length: 3.421628e+06um, number of vias: 606172
[06/17 20:40:24  1359s] [NR-eagl] End Peak syMemory usage = 1996.2 MB
[06/17 20:40:24  1359s] [NR-eagl] Early Global Router Kernel+IO runtime : 5.33 seconds
[06/17 20:40:24  1359s] Updating RC grid for preRoute extraction ...
[06/17 20:40:24  1359s] Initializing multi-corner resistance tables ...
[06/17 20:40:26  1361s] Extraction called for design 'USFFT64_2B_TOP' of instances=54341 and nets=55727 using extraction engine 'preRoute' .
[06/17 20:40:26  1361s] PreRoute RC Extraction called for design USFFT64_2B_TOP.
[06/17 20:40:26  1361s] RC Extraction called in multi-corner(1) mode.
[06/17 20:40:26  1361s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/17 20:40:26  1361s] Type 'man IMPEXT-6197' for more detail.
[06/17 20:40:26  1361s] RCMode: PreRoute
[06/17 20:40:26  1361s]       RC Corner Indexes            0   
[06/17 20:40:26  1361s] Capacitance Scaling Factor   : 1.00000 
[06/17 20:40:26  1361s] Resistance Scaling Factor    : 1.00000 
[06/17 20:40:26  1361s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 20:40:26  1361s] Clock Res. Scaling Factor    : 1.00000 
[06/17 20:40:26  1361s] Shrink Factor                : 1.00000
[06/17 20:40:26  1361s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/17 20:40:26  1361s] Updating RC grid for preRoute extraction ...
[06/17 20:40:26  1361s] Initializing multi-corner resistance tables ...
[06/17 20:40:27  1362s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1996.211M)
[06/17 20:40:29  1367s] #################################################################################
[06/17 20:40:29  1367s] # Design Stage: PreRoute
[06/17 20:40:29  1367s] # Design Name: USFFT64_2B_TOP
[06/17 20:40:29  1367s] # Design Mode: 180nm
[06/17 20:40:29  1367s] # Analysis Mode: MMMC Non-OCV 
[06/17 20:40:29  1367s] # Parasitics Mode: No SPEF/RCDB
[06/17 20:40:29  1367s] # Signoff Settings: SI Off 
[06/17 20:40:29  1367s] #################################################################################
[06/17 20:40:30  1367s] Calculate delays in Single mode...
[06/17 20:40:30  1367s] Topological Sorting (CPU = 0:00:00.2, MEM = 2004.3M, InitMEM = 2004.3M)
[06/17 20:40:33  1391s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:00.0)
[06/17 20:40:33  1391s] End delay calculation. (MEM=2423.96 CPU=0:00:23.2 REAL=0:00:03.0)
[06/17 20:40:33  1391s] *** CDM Built up (cpu=0:00:24.4  real=0:00:04.0  mem= 2424.0M) ***
[06/17 20:40:34  1395s] *** Done Building Timing Graph (cpu=0:00:28.4 real=0:00:05.0 totSessionCpu=0:23:15 mem=2424.0M)
[06/17 20:40:36  1397s] 
[06/17 20:40:36  1397s] ------------------------------------------------------------
[06/17 20:40:36  1397s]              Initial Summary                             
[06/17 20:40:36  1397s] ------------------------------------------------------------
[06/17 20:40:36  1397s] 
[06/17 20:40:36  1397s] Setup views included:
[06/17 20:40:36  1397s]  best_view 
[06/17 20:40:36  1397s] 
[06/17 20:40:36  1397s] +--------------------+---------+
[06/17 20:40:36  1397s] |     Setup mode     |   all   |
[06/17 20:40:36  1397s] +--------------------+---------+
[06/17 20:40:36  1397s] |           WNS (ns):|   N/A   |
[06/17 20:40:36  1397s] |           TNS (ns):|   N/A   |
[06/17 20:40:36  1397s] |    Violating Paths:|   N/A   |
[06/17 20:40:36  1397s] |          All Paths:|   N/A   |
[06/17 20:40:36  1397s] +--------------------+---------+
[06/17 20:40:36  1397s] 
[06/17 20:40:36  1397s] +----------------+-------------------------------+------------------+
[06/17 20:40:36  1397s] |                |              Real             |       Total      |
[06/17 20:40:36  1397s] |    DRVs        +------------------+------------+------------------|
[06/17 20:40:36  1397s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/17 20:40:36  1397s] +----------------+------------------+------------+------------------+
[06/17 20:40:36  1397s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/17 20:40:36  1397s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[06/17 20:40:36  1397s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/17 20:40:36  1397s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/17 20:40:36  1397s] +----------------+------------------+------------+------------------+
[06/17 20:40:36  1397s] 
[06/17 20:40:36  1397s] Density: 37.084%
[06/17 20:40:36  1397s] ------------------------------------------------------------
[06/17 20:40:36  1397s] **opt_design ... cpu = 0:00:47, real = 0:00:21, mem = 1945.8M, totSessionCpu=0:23:17 **
[06/17 20:40:36  1397s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/17 20:40:36  1397s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:40:36  1397s] #spOpts: N=180 mergeVia=F 
[06/17 20:40:36  1398s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:40:36  1398s] #spOpts: N=180 mergeVia=F 
[06/17 20:40:37  1398s] *** Starting optimizing excluded clock nets MEM= 1945.8M) ***
[06/17 20:40:37  1398s] *info: No excluded clock nets to be optimized.
[06/17 20:40:37  1398s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1945.8M) ***
[06/17 20:40:37  1398s] The useful skew maximum allowed delay is: 0.3
[06/17 20:40:37  1399s] Info: 0 don't touch net , 3 undriven nets excluded from IPO operation.
[06/17 20:40:37  1399s] Info: 86 io nets excluded
[06/17 20:40:37  1399s] Info: 1 clock net  excluded from IPO operation.
[06/17 20:40:38  1399s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:40:38  1399s] #spOpts: N=180 
[06/17 20:40:42  1403s] 
[06/17 20:40:42  1403s] Netlist preparation processing... 
[06/17 20:40:42  1403s] Removed 0 instance
[06/17 20:40:42  1403s] **WARN: (IMPOPT-7098):	WARNING: ADDR[5] is an undriven net with 1 fanouts.
[06/17 20:40:42  1403s] **WARN: (IMPOPT-7098):	WARNING: DOR[18] is an undriven net with 1 fanouts.
[06/17 20:40:42  1403s] **WARN: (IMPOPT-7098):	WARNING: DOI[18] is an undriven net with 1 fanouts.
[06/17 20:40:42  1403s] **WARN: (IMPOPT-7098):	WARNING: SHIFT_C[3] is an undriven net with 7 fanouts.
[06/17 20:40:42  1403s] **WARN: (IMPOPT-7098):	WARNING: DR_C[15] is an undriven net with 128 fanouts.
[06/17 20:40:42  1403s] **WARN: (IMPOPT-7098):	WARNING: DI_C[15] is an undriven net with 128 fanouts.
[06/17 20:40:42  1403s] *info: Marking 0 isolation instances dont touch
[06/17 20:40:42  1403s] *info: Marking 0 level shifter instances dont touch
[06/17 20:40:42  1403s] **opt_design ... cpu = 0:00:53, real = 0:00:27, mem = 2016.6M, totSessionCpu=0:23:23 **
[06/17 20:40:44  1405s] Begin: GigaOpt Global Optimization
[06/17 20:40:44  1405s] Info: 0 don't touch net , 3 undriven nets excluded from IPO operation.
[06/17 20:40:44  1405s] Info: 86 io nets excluded
[06/17 20:40:44  1405s] Info: 1 clock net  excluded from IPO operation.
[06/17 20:40:44  1405s] PhyDesignGrid: maxLocalDensity 1.20
[06/17 20:40:44  1405s] #spOpts: N=180 mergeVia=F 
[06/17 20:40:51  1412s] *info: 86 io nets excluded
[06/17 20:40:51  1412s] *info: 1 clock net excluded
[06/17 20:40:51  1412s] *info: 12 special nets excluded.
[06/17 20:40:51  1413s] *info: 468 no-driver nets excluded.
[06/17 20:41:01  1423s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/17 20:41:02  1423s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
[06/17 20:41:02  1423s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
[06/17 20:41:02  1423s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
[06/17 20:41:02  1423s] |   0.000|   0.000|    37.08%|   0:00:01.0| 2750.8M| best_view|       NA| NA                                     |
[06/17 20:41:02  1423s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
[06/17 20:41:02  1423s] 
[06/17 20:41:02  1423s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2750.8M) ***
[06/17 20:41:02  1423s] 
[06/17 20:41:02  1423s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2750.8M) ***
[06/17 20:41:02  1423s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/17 20:41:02  1423s] End: GigaOpt Global Optimization
[06/17 20:41:02  1423s] **opt_design ... cpu = 0:01:13, real = 0:00:47, mem = 2026.6M, totSessionCpu=0:23:43 **
[06/17 20:41:02  1423s] 
[06/17 20:41:02  1423s] Active setup views:
[06/17 20:41:02  1423s]  best_view
[06/17 20:41:02  1423s]   Dominating endpoints: 0
[06/17 20:41:02  1423s]   Dominating TNS: -0.000
[06/17 20:41:02  1423s] 
[06/17 20:41:02  1424s] *** Check timing (0:00:00.1)
[06/17 20:41:02  1424s] Info: 0 don't touch net , 3 undriven nets excluded from IPO operation.
[06/17 20:41:02  1424s] Info: 86 io nets excluded
[06/17 20:41:02  1424s] Info: 1 clock net  excluded from IPO operation.
[06/17 20:41:03  1424s] **opt_design ... cpu = 0:01:14, real = 0:00:48, mem = 2024.6M, totSessionCpu=0:23:44 **
[06/17 20:41:04  1426s] **INFO: Flow update: Design is easy to close.
[06/17 20:41:04  1426s] setup target slack: 0.1
[06/17 20:41:04  1426s] extra slack: 0.1
[06/17 20:41:04  1426s] std delay: 0.0263
[06/17 20:41:04  1426s] real setup target slack: 0.0263
[06/17 20:41:04  1426s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:41:04  1426s] #spOpts: N=180 
[06/17 20:41:05  1426s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[06/17 20:41:05  1426s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[06/17 20:41:05  1426s] [NR-eagl] Started earlyGlobalRoute kernel
[06/17 20:41:05  1426s] [NR-eagl] Initial Peak syMemory usage = 2029.0 MB
[06/17 20:41:05  1426s] (I)       Reading DB...
[06/17 20:41:05  1427s] (I)       congestionReportName   : 
[06/17 20:41:05  1427s] [NR-eagl] buildTerm2TermWires    : 0
[06/17 20:41:05  1427s] [NR-eagl] doTrackAssignment      : 1
[06/17 20:41:05  1427s] (I)       dumpBookshelfFiles     : 0
[06/17 20:41:05  1427s] [NR-eagl] numThreads             : 1
[06/17 20:41:05  1427s] [NR-eagl] honorMsvRouteConstraint: false
[06/17 20:41:05  1427s] (I)       honorPin               : false
[06/17 20:41:05  1427s] (I)       honorPinGuide          : true
[06/17 20:41:05  1427s] (I)       honorPartition         : false
[06/17 20:41:05  1427s] (I)       allowPartitionCrossover: false
[06/17 20:41:05  1427s] (I)       honorSingleEntry       : true
[06/17 20:41:05  1427s] (I)       honorSingleEntryStrong : true
[06/17 20:41:05  1427s] (I)       handleViaSpacingRule   : false
[06/17 20:41:05  1427s] (I)       PDConstraint           : none
[06/17 20:41:05  1427s] [NR-eagl] honorClockSpecNDR      : 0
[06/17 20:41:05  1427s] (I)       routingEffortLevel     : 3
[06/17 20:41:05  1427s] [NR-eagl] minRouteLayer          : 2
[06/17 20:41:05  1427s] [NR-eagl] maxRouteLayer          : 2147483647
[06/17 20:41:05  1427s] (I)       numRowsPerGCell        : 1
[06/17 20:41:05  1427s] (I)       speedUpLargeDesign     : 0
[06/17 20:41:05  1427s] (I)       speedUpBlkViolationClean: 0
[06/17 20:41:05  1427s] (I)       autoGCellMerging       : 1
[06/17 20:41:05  1427s] (I)       multiThreadingTA       : 0
[06/17 20:41:05  1427s] (I)       punchThroughDistance   : -1
[06/17 20:41:05  1427s] (I)       blockedPinEscape       : 0
[06/17 20:41:05  1427s] (I)       blkAwareLayerSwitching : 0
[06/17 20:41:05  1427s] (I)       betterClockWireModeling: 0
[06/17 20:41:05  1427s] (I)       scenicBound            : 1.15
[06/17 20:41:05  1427s] (I)       maxScenicToAvoidBlk    : 100.00
[06/17 20:41:05  1427s] (I)       source-to-sink ratio   : 0.00
[06/17 20:41:05  1427s] (I)       targetCongestionRatio  : 1.00
[06/17 20:41:05  1427s] (I)       layerCongestionRatio   : 0.70
[06/17 20:41:05  1427s] (I)       m1CongestionRatio      : 0.10
[06/17 20:41:05  1427s] (I)       m2m3CongestionRatio    : 0.70
[06/17 20:41:05  1427s] (I)       pinAccessEffort        : 0.10
[06/17 20:41:05  1427s] (I)       localRouteEffort       : 1.00
[06/17 20:41:05  1427s] (I)       numSitesBlockedByOneVia: 8.00
[06/17 20:41:05  1427s] (I)       supplyScaleFactorH     : 1.00
[06/17 20:41:05  1427s] (I)       supplyScaleFactorV     : 1.00
[06/17 20:41:05  1427s] (I)       highlight3DOverflowFactor: 0.00
[06/17 20:41:05  1427s] (I)       skipTrackCommand             : 
[06/17 20:41:05  1427s] (I)       readTROption           : true
[06/17 20:41:05  1427s] (I)       extraSpacingBothSide   : false
[06/17 20:41:05  1427s] [NR-eagl] numTracksPerClockWire  : 0
[06/17 20:41:05  1427s] (I)       routeSelectedNetsOnly  : false
[06/17 20:41:05  1427s] (I)       before initializing RouteDB syMemory usage = 2059.0 MB
[06/17 20:41:05  1427s] (I)       starting read tracks
[06/17 20:41:05  1427s] (I)       build grid graph
[06/17 20:41:05  1427s] (I)       build grid graph start
[06/17 20:41:05  1427s] (I)       build grid graph end
[06/17 20:41:05  1427s] [NR-eagl] Layer1 has no routable track
[06/17 20:41:05  1427s] [NR-eagl] Layer2 has single uniform track structure
[06/17 20:41:05  1427s] [NR-eagl] Layer3 has single uniform track structure
[06/17 20:41:05  1427s] [NR-eagl] Layer4 has single uniform track structure
[06/17 20:41:05  1427s] [NR-eagl] Layer5 has single uniform track structure
[06/17 20:41:05  1427s] [NR-eagl] Layer6 has single uniform track structure
[06/17 20:41:05  1427s] (I)       Layer1   numNetMinLayer=55228
[06/17 20:41:05  1427s] (I)       Layer2   numNetMinLayer=0
[06/17 20:41:05  1427s] (I)       Layer3   numNetMinLayer=0
[06/17 20:41:05  1427s] (I)       Layer4   numNetMinLayer=0
[06/17 20:41:05  1427s] (I)       Layer5   numNetMinLayer=0
[06/17 20:41:05  1427s] (I)       Layer6   numNetMinLayer=0
[06/17 20:41:05  1427s] [NR-eagl] numViaLayers=5
[06/17 20:41:05  1427s] (I)       end build via table
[06/17 20:41:06  1427s] [NR-eagl] numRoutingBlks=0 numInstBlks=9350 numPGBlocks=28853 numBumpBlks=0 numBoundaryFakeBlks=0
[06/17 20:41:06  1427s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[06/17 20:41:06  1427s] (I)       num ignored nets =86
[06/17 20:41:06  1427s] (I)       readDataFromPlaceDB
[06/17 20:41:06  1427s] (I)       Read net information..
[06/17 20:41:06  1427s] [NR-eagl] Read numTotalNets=55228  numIgnoredNets=0
[06/17 20:41:06  1427s] (I)       Read testcase time = 0.050 seconds
[06/17 20:41:06  1427s] 
[06/17 20:41:06  1427s] (I)       totalGlobalPin=232244, totalPins=234808
[06/17 20:41:06  1427s] (I)       Model blockage into capacity
[06/17 20:41:06  1427s] (I)       Read numBlocks=41145  numPreroutedWires=0  numCapScreens=0
[06/17 20:41:06  1427s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/17 20:41:06  1427s] (I)       blocked area on Layer2 : 1886316275400  (29.06%)
[06/17 20:41:06  1427s] (I)       blocked area on Layer3 : 1851928961200  (28.53%)
[06/17 20:41:06  1427s] (I)       blocked area on Layer4 : 1848343216200  (28.48%)
[06/17 20:41:06  1427s] (I)       blocked area on Layer5 : 2139116999200  (32.96%)
[06/17 20:41:06  1427s] (I)       blocked area on Layer6 : 2214178369600  (34.12%)
[06/17 20:41:06  1427s] (I)       Modeling time = 0.200 seconds
[06/17 20:41:06  1427s] 
[06/17 20:41:06  1427s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2067.9 MB
[06/17 20:41:06  1427s] (I)       Layer1  viaCost=200.00
[06/17 20:41:06  1427s] (I)       Layer2  viaCost=100.00
[06/17 20:41:06  1427s] (I)       Layer3  viaCost=100.00
[06/17 20:41:06  1427s] (I)       Layer4  viaCost=100.00
[06/17 20:41:06  1427s] (I)       Layer5  viaCost=200.00
[06/17 20:41:06  1427s] (I)       ---------------------Grid Graph Info--------------------
[06/17 20:41:06  1427s] (I)       routing area        :  (0, 0) - (2589930, 2505880)
[06/17 20:41:06  1427s] (I)       core area           :  (190260, 190930) - (2399670, 2310680)
[06/17 20:41:06  1427s] (I)       Site Width          :   630  (dbu)
[06/17 20:41:06  1427s] (I)       Row Height          :  4880  (dbu)
[06/17 20:41:06  1427s] (I)       GCell Width         :  4880  (dbu)
[06/17 20:41:06  1427s] (I)       GCell Height        :  4880  (dbu)
[06/17 20:41:06  1427s] (I)       grid                :   530   514     6
[06/17 20:41:06  1427s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[06/17 20:41:06  1427s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[06/17 20:41:06  1427s] (I)       Default wire width  :   230   280   280   280   280   440
[06/17 20:41:06  1427s] (I)       Default wire space  :   230   280   280   280   280   460
[06/17 20:41:06  1427s] (I)       Default pitch size  :   460   630   610   630   610  1260
[06/17 20:41:06  1427s] (I)       First Track Coord   :     0   315   610   315   610  1575
[06/17 20:41:06  1427s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[06/17 20:41:06  1427s] (I)       Total num of tracks :     0  4111  4107  4111  4107  2055
[06/17 20:41:06  1427s] (I)       Num of masks        :     1     1     1     1     1     1
[06/17 20:41:06  1427s] (I)       --------------------------------------------------------
[06/17 20:41:06  1427s] 
[06/17 20:41:06  1427s] (I)       After initializing earlyGlobalRoute syMemory usage = 2078.8 MB
[06/17 20:41:06  1427s] (I)       Loading and dumping file time : 1.03 seconds
[06/17 20:41:06  1427s] (I)       ============= Initialization =============
[06/17 20:41:06  1428s] [NR-eagl] EstWL : 680390
[06/17 20:41:06  1428s] 
[06/17 20:41:06  1428s] (I)       total 2D Cap : 7074774 = (3177457 H, 3897317 V)
[06/17 20:41:06  1428s] (I)       botLay=Layer1  topLay=Layer6  numSeg=177351
[06/17 20:41:06  1428s] (I)       ============  Phase 1a Route ============
[06/17 20:41:07  1428s] (I)       Phase 1a runs 0.39 seconds
[06/17 20:41:07  1428s] (I)       blkAvoiding Routing :  time=0.10  numBlkSegs=0
[06/17 20:41:07  1428s] [NR-eagl] Usage: 680385 = (332391 H, 347994 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:41:07  1428s] [NR-eagl] 
[06/17 20:41:07  1428s] (I)       ============  Phase 1b Route ============
[06/17 20:41:07  1428s] (I)       Phase 1b runs 0.09 seconds
[06/17 20:41:07  1428s] [NR-eagl] Usage: 680373 = (332392 H, 347981 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:41:07  1428s] [NR-eagl] 
[06/17 20:41:07  1428s] (I)       ============  Phase 1c Route ============
[06/17 20:41:07  1428s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/17 20:41:07  1428s] 
[06/17 20:41:07  1428s] (I)       Level2 Grid: 106 x 103
[06/17 20:41:07  1428s] (I)       Phase 1c runs 0.05 seconds
[06/17 20:41:07  1428s] [NR-eagl] Usage: 680373 = (332392 H, 347981 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:41:07  1428s] [NR-eagl] 
[06/17 20:41:07  1428s] (I)       ============  Phase 1d Route ============
[06/17 20:41:07  1429s] (I)       Phase 1d runs 0.20 seconds
[06/17 20:41:07  1429s] [NR-eagl] Usage: 680375 = (332393 H, 347982 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:41:07  1429s] [NR-eagl] 
[06/17 20:41:07  1429s] (I)       ============  Phase 1e Route ============
[06/17 20:41:07  1429s] (I)       Phase 1e runs 0.03 seconds
[06/17 20:41:07  1429s] [NR-eagl] Usage: 680375 = (332393 H, 347982 V) = (10.46% H, 10.95% V) = (1.622e+06um H, 1.698e+06um V)
[06/17 20:41:07  1429s] [NR-eagl] 
[06/17 20:41:07  1429s] (I)       ============  Phase 1l Route ============
[06/17 20:41:07  1429s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/17 20:41:07  1429s] 
[06/17 20:41:08  1429s] (I)       dpBasedLA: time=0.26  totalOF=1548163  totalVia=461932  totalWL=680365  total(Via+WL)=1142297 
[06/17 20:41:08  1429s] (I)       Total Global Routing Runtime: 1.61 seconds
[06/17 20:41:08  1429s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/17 20:41:08  1429s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/17 20:41:08  1429s] 
[06/17 20:41:08  1429s] [NR-eagl] End Peak syMemory usage = 2078.8 MB
[06/17 20:41:08  1429s] [NR-eagl] Early Global Router Kernel+IO runtime : 2.73 seconds
[06/17 20:41:08  1429s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/17 20:41:08  1429s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/17 20:41:08  1429s] 
[06/17 20:41:08  1429s] ** np local hotspot detection info verbose **
[06/17 20:41:08  1429s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/17 20:41:08  1429s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[06/17 20:41:08  1429s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[06/17 20:41:08  1429s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[06/17 20:41:08  1429s] 
[06/17 20:41:08  1429s] #spOpts: N=180 
[06/17 20:41:08  1430s] Apply auto density screen in post-place stage.
[06/17 20:41:08  1430s] Auto density screen increases utilization from 0.371 to 0.371
[06/17 20:41:08  1430s] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 2078.8M
[06/17 20:41:08  1430s] *** Starting refinePlace (0:23:50 mem=2078.8M) ***
[06/17 20:41:08  1430s] Total net length = 2.628e+06 (1.269e+06 1.359e+06) (ext = 0.000e+00)
[06/17 20:41:09  1430s] default core: bins with density >  0.75 =    0 % ( 0 / 2024 )
[06/17 20:41:09  1430s] Density distribution unevenness ratio = 33.817%
[06/17 20:41:09  1430s] RPlace IncrNP: Rollback Lev = -5
[06/17 20:41:09  1430s] RPlace: Density =0.732468, incremental np is triggered.
[06/17 20:41:09  1430s] nrCritNet: 0.00% ( 0 / 55259 ) cutoffSlk: 214748364.7ps stdDelay: 26.3ps
[06/17 20:41:09  1430s] incrNP running in 8 threads.
[06/17 20:41:09  1430s] Congestion driven padding in post-place stage.
[06/17 20:41:10  1432s] Congestion driven padding increases utilization from 0.538 to 0.537
[06/17 20:41:10  1432s] Congestion driven padding runtime: cpu = 0:00:01.5 real = 0:00:01.0 mem = 2078.8M
[06/17 20:41:27  1496s] default core: bins with density >  0.75 = 0.0494 % ( 1 / 2024 )
[06/17 20:41:27  1496s] RPlace postIncrNP: Density = 0.732468 -> 0.777922.
[06/17 20:41:27  1496s] Density distribution unevenness ratio = 33.808%
[06/17 20:41:27  1496s] RPlace postIncrNP Info: Density distribution changes:
[06/17 20:41:27  1496s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:41:27  1496s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:41:27  1496s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:41:27  1496s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:41:27  1496s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:41:27  1496s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:41:27  1496s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[06/17 20:41:27  1496s] [CPU] RefinePlace/IncrNP (cpu=0:01:06, real=0:00:18.0, mem=2106.2MB) @(0:23:50 - 0:24:56).
[06/17 20:41:27  1496s] Move report: incrNP moves 51386 insts, mean move: 5.54 um, max move: 215.14 um
[06/17 20:41:27  1496s] 	Max move on inst (u_dft/FE_COEC27_CLK_C): (429.66, 2269.81) --> (635.04, 2260.05)
[06/17 20:41:27  1496s] Move report: Timing Driven Placement moves 51386 insts, mean move: 5.54 um, max move: 215.14 um
[06/17 20:41:27  1496s] 	Max move on inst (u_dft/FE_COEC27_CLK_C): (429.66, 2269.81) --> (635.04, 2260.05)
[06/17 20:41:27  1496s] 	Runtime: CPU: 0:01:06 REAL: 0:00:19.0 MEM: [06/17 20:41:27  1496s] Starting refinePlace ...
2106.2MB
[06/17 20:41:27  1497s] default core: bins with density >  0.75 = 0.0494 % ( 1 / 2024 )
[06/17 20:41:27  1497s] Density distribution unevenness ratio = 33.783%
[06/17 20:41:28  1500s]   Spread Effort: high, pre-route mode, useDDP on.
[06/17 20:41:28  1500s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.8, real=0:00:01.0, mem=2106.2MB) @(0:24:57 - 0:25:00).
[06/17 20:41:28  1500s] Move report: preRPlace moves 5803 insts, mean move: 1.50 um, max move: 9.29 um
[06/17 20:41:28  1500s] 	Max move on inst (u_dft/U_BUF1_URAM/g12646): (905.94, 2152.69) --> (910.35, 2157.57)
[06/17 20:41:28  1500s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: MU2X0
[06/17 20:41:28  1500s] wireLenOptFixPriorityInst 0 inst fixed
[06/17 20:41:28  1500s] tweakage running in 8 threads.
[06/17 20:41:28  1500s] Placement tweakage begins.
[06/17 20:41:29  1501s] wire length = 3.642e+06
[06/17 20:41:34  1515s] wire length = 3.473e+06
[06/17 20:41:34  1515s] Placement tweakage ends.
[06/17 20:41:34  1515s] Move report: tweak moves 3458 insts, mean move: 7.75 um, max move: 51.66 um
[06/17 20:41:34  1515s] 	Max move on inst (u_dft/U_FFT2/FE_OFC1039_n_17): (1624.77, 1069.33) --> (1573.11, 1069.33)
[06/17 20:41:34  1515s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:14.7, real=0:00:06.0, mem=2106.2MB) @(0:25:00 - 0:25:15).
[06/17 20:41:35  1516s] Move report: legalization moves 8 insts, mean move: 3.96 um, max move: 7.40 um
[06/17 20:41:35  1516s] 	Max move on inst (u_dft/U_BUF2_URAM/FE_COEC397_dft_shift_enable_C): (1891.89, 1728.13) --> (1894.41, 1723.25)
[06/17 20:41:35  1516s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2106.2MB) @(0:25:15 - 0:25:16).
[06/17 20:41:35  1516s] Move report: Detail placement moves 8445 insts, mean move: 4.02 um, max move: 49.77 um
[06/17 20:41:35  1516s] 	Max move on inst (u_dft/U_FFT2/FE_OFC1039_n_17): (1622.88, 1069.33) --> (1573.11, 1069.33)
[06/17 20:41:35  1516s] 	Runtime: CPU: 0:00:19.7 REAL: 0:00:08.0 MEM: 2106.2MB
[06/17 20:41:35  1516s] Statistics of distance of Instance movement in refine placement:
[06/17 20:41:35  1516s]   maximum (X+Y) =       245.38 um
[06/17 20:41:35  1516s]   inst (u_dft/FE_COEC27_CLK_C) with max move: (429.66, 2269.81) -> (665.28, 2260.05)
[06/17 20:41:35  1516s]   mean    (X+Y) =         5.74 um
[06/17 20:41:35  1516s] Total instances flipped for WireLenOpt: 4207
[06/17 20:41:35  1516s] Total instances flipped, including legalization: 536
[06/17 20:41:35  1516s] Summary Report:
[06/17 20:41:35  1516s] Instances move: 51470 (out of 54231 movable)
[06/17 20:41:35  1516s] Mean displacement: 5.74 um
[06/17 20:41:35  1516s] Max displacement: 245.38 um [06/17 20:41:35  1516s] Total instances moved : 51470
(Instance: u_dft/FE_COEC27_CLK_C) (429.66, 2269.81) -> (665.28, 2260.05)
[06/17 20:41:35  1516s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUX1
[06/17 20:41:35  1516s] Total net length = 2.560e+06 (1.245e+06 1.315e+06) (ext = 0.000e+00)
[06/17 20:41:35  1516s] Runtime: CPU: 0:01:26 REAL: 0:00:27.0 MEM: 2106.2MB
[06/17 20:41:35  1516s] [CPU] RefinePlace/total (cpu=0:01:26, real=0:00:27.0, mem=2106.2MB) @(0:23:50 - 0:25:16).
[06/17 20:41:35  1516s] *** Finished refinePlace (0:25:16 mem=2106.2M) ***
[06/17 20:41:35  1516s] Total net length = 2.555e+06 (1.238e+06 1.317e+06) (ext = 0.000e+00)
[06/17 20:41:35  1516s] #spOpts: N=180 
[06/17 20:41:36  1517s] default core: bins with density >  0.75 = 0.0494 % ( 1 / 2024 )
[06/17 20:41:36  1517s] Density distribution unevenness ratio = 33.778%
[06/17 20:41:36  1517s] **WARN: (IMPSC-1001):	Unable to trace scan chain "chan1". Check the information during tracing.
[06/17 20:41:36  1517s] Type 'man IMPSC-1001' for more detail.
[06/17 20:41:36  1517s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[06/17 20:41:36  1517s] Successfully traced 1 scan chain  (total 7996 scan bits).
[06/17 20:41:36  1517s] *** Scan Sanity Check Summary:
[06/17 20:41:36  1517s] *** 1 scan chain  passed sanity check.
[06/17 20:41:36  1517s] INFO: Medium effort scan reorder.
[06/17 20:41:36  1517s] **WARN: (IMPSC-1117):	Skip reordering scan chain "chan1" because tracing did not succeed.
[06/17 20:41:46  1527s] *** Summary: Scan Reorder within scan chain
[06/17 20:41:46  1527s]         Total scan reorder time: cpu: 0:00:09.9 , real: 0:00:10.0
[06/17 20:41:46  1527s] Successfully reordered 1 scan chain .
[06/17 20:41:46  1527s] **WARN: (IMPSC-1253):	Unable to reorder 1 scan chain .
[06/17 20:41:46  1527s] Initial total scan wire length:   123535.600
[06/17 20:41:46  1527s] Final   total scan wire length:   119197.830
[06/17 20:41:46  1527s] Improvement:     4337.770   percent  3.51
[06/17 20:41:46  1527s] *** End of ScanReorder (cpu=0:00:10.1, real=0:00:10.0, mem=2298.2M) ***
[06/17 20:41:46  1527s] Total net length = 2.555e+06 (1.238e+06 1.318e+06) (ext = 0.000e+00)
[06/17 20:41:46  1527s] Trial Route Overflow 0(H) 0(V)
[06/17 20:41:46  1527s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/17 20:41:46  1527s] Starting congestion repair ...
[06/17 20:41:46  1527s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[06/17 20:41:46  1527s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[06/17 20:41:46  1527s] (I)       Reading DB...
[06/17 20:41:46  1527s] (I)       congestionReportName   : 
[06/17 20:41:46  1527s] [NR-eagl] buildTerm2TermWires    : 1
[06/17 20:41:46  1527s] [NR-eagl] doTrackAssignment      : 1
[06/17 20:41:46  1527s] (I)       dumpBookshelfFiles     : 0
[06/17 20:41:46  1527s] [NR-eagl] numThreads             : 1
[06/17 20:41:46  1527s] [NR-eagl] honorMsvRouteConstraint: false
[06/17 20:41:46  1527s] (I)       honorPin               : false
[06/17 20:41:46  1527s] (I)       honorPinGuide          : true
[06/17 20:41:46  1527s] (I)       honorPartition         : false
[06/17 20:41:46  1527s] (I)       allowPartitionCrossover: false
[06/17 20:41:46  1527s] (I)       honorSingleEntry       : true
[06/17 20:41:46  1527s] (I)       honorSingleEntryStrong : true
[06/17 20:41:46  1527s] (I)       handleViaSpacingRule   : false
[06/17 20:41:46  1527s] (I)       PDConstraint           : none
[06/17 20:41:46  1527s] [NR-eagl] honorClockSpecNDR      : 0
[06/17 20:41:46  1527s] (I)       routingEffortLevel     : 3
[06/17 20:41:46  1527s] [NR-eagl] minRouteLayer          : 2
[06/17 20:41:46  1527s] [NR-eagl] maxRouteLayer          : 2147483647
[06/17 20:41:46  1527s] (I)       numRowsPerGCell        : 1
[06/17 20:41:46  1527s] (I)       speedUpLargeDesign     : 0
[06/17 20:41:46  1527s] (I)       speedUpBlkViolationClean: 0
[06/17 20:41:46  1527s] (I)       autoGCellMerging       : 1
[06/17 20:41:46  1527s] (I)       multiThreadingTA       : 0
[06/17 20:41:46  1527s] (I)       punchThroughDistance   : -1
[06/17 20:41:46  1527s] (I)       blockedPinEscape       : 0
[06/17 20:41:46  1527s] (I)       blkAwareLayerSwitching : 0
[06/17 20:41:46  1527s] (I)       betterClockWireModeling: 0
[06/17 20:41:46  1527s] (I)       scenicBound            : 1.15
[06/17 20:41:46  1527s] (I)       maxScenicToAvoidBlk    : 100.00
[06/17 20:41:46  1527s] (I)       source-to-sink ratio   : 0.00
[06/17 20:41:46  1527s] (I)       targetCongestionRatio  : 1.00
[06/17 20:41:46  1527s] (I)       layerCongestionRatio   : 0.70
[06/17 20:41:46  1527s] (I)       m1CongestionRatio      : 0.10
[06/17 20:41:46  1527s] (I)       m2m3CongestionRatio    : 0.70
[06/17 20:41:46  1527s] (I)       pinAccessEffort        : 0.10
[06/17 20:41:46  1527s] (I)       localRouteEffort       : 1.00
[06/17 20:41:46  1527s] (I)       numSitesBlockedByOneVia: 8.00
[06/17 20:41:46  1527s] (I)       supplyScaleFactorH     : 1.00
[06/17 20:41:46  1527s] (I)       supplyScaleFactorV     : 1.00
[06/17 20:41:46  1527s] (I)       highlight3DOverflowFactor: 0.00
[06/17 20:41:46  1527s] (I)       skipTrackCommand             : 
[06/17 20:41:46  1527s] (I)       readTROption           : true
[06/17 20:41:46  1527s] (I)       extraSpacingBothSide   : false
[06/17 20:41:46  1527s] [NR-eagl] numTracksPerClockWire  : 0
[06/17 20:41:46  1527s] (I)       routeSelectedNetsOnly  : false
[06/17 20:41:46  1527s] (I)       before initializing RouteDB syMemory usage = 2298.2 MB
[06/17 20:41:46  1527s] (I)       starting read tracks
[06/17 20:41:46  1527s] (I)       build grid graph
[06/17 20:41:46  1527s] (I)       build grid graph start
[06/17 20:41:46  1527s] (I)       build grid graph end
[06/17 20:41:46  1527s] [NR-eagl] Layer1 has no routable track
[06/17 20:41:46  1527s] [NR-eagl] Layer2 has single uniform track structure
[06/17 20:41:46  1527s] [NR-eagl] Layer3 has single uniform track structure
[06/17 20:41:46  1527s] [NR-eagl] Layer4 has single uniform track structure
[06/17 20:41:46  1527s] [NR-eagl] Layer5 has single uniform track structure
[06/17 20:41:46  1527s] [NR-eagl] Layer6 has single uniform track structure
[06/17 20:41:46  1527s] (I)       Layer1   numNetMinLayer=55228
[06/17 20:41:46  1527s] (I)       Layer2   numNetMinLayer=0
[06/17 20:41:46  1527s] (I)       Layer3   numNetMinLayer=0
[06/17 20:41:46  1527s] (I)       Layer4   numNetMinLayer=0
[06/17 20:41:46  1527s] (I)       Layer5   numNetMinLayer=0
[06/17 20:41:46  1527s] (I)       Layer6   numNetMinLayer=0
[06/17 20:41:46  1527s] [NR-eagl] numViaLayers=5
[06/17 20:41:46  1527s] (I)       end build via table
[06/17 20:41:46  1527s] [NR-eagl] numRoutingBlks=0 numInstBlks=9350 numPGBlocks=28853 numBumpBlks=0 numBoundaryFakeBlks=0
[06/17 20:41:46  1527s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[06/17 20:41:46  1527s] (I)       num ignored nets =86
[06/17 20:41:46  1527s] (I)       readDataFromPlaceDB
[06/17 20:41:46  1527s] (I)       Read net information..
[06/17 20:41:47  1527s] [NR-eagl] Read numTotalNets=55228  numIgnoredNets=0
[06/17 20:41:47  1527s] (I)       Read testcase time = 0.030 seconds
[06/17 20:41:47  1527s] 
[06/17 20:41:47  1527s] (I)       totalGlobalPin=232163, totalPins=234808
[06/17 20:41:47  1527s] (I)       Model blockage into capacity
[06/17 20:41:47  1527s] (I)       Read numBlocks=41145  numPreroutedWires=0  numCapScreens=0
[06/17 20:41:47  1528s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/17 20:41:47  1528s] (I)       blocked area on Layer2 : 1886316275400  (29.06%)
[06/17 20:41:47  1528s] (I)       blocked area on Layer3 : 1851928961200  (28.53%)
[06/17 20:41:47  1528s] (I)       blocked area on Layer4 : 1848343216200  (28.48%)
[06/17 20:41:47  1528s] (I)       blocked area on Layer5 : 2139116999200  (32.96%)
[06/17 20:41:47  1528s] (I)       blocked area on Layer6 : 2214178369600  (34.12%)
[06/17 20:41:47  1528s] (I)       Modeling time = 0.190 seconds
[06/17 20:41:47  1528s] 
[06/17 20:41:47  1528s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2298.2 MB
[06/17 20:41:47  1528s] (I)       Layer1  viaCost=200.00
[06/17 20:41:47  1528s] (I)       Layer2  viaCost=100.00
[06/17 20:41:47  1528s] (I)       Layer3  viaCost=100.00
[06/17 20:41:47  1528s] (I)       Layer4  viaCost=100.00
[06/17 20:41:47  1528s] (I)       Layer5  viaCost=200.00
[06/17 20:41:47  1528s] (I)       ---------------------Grid Graph Info--------------------
[06/17 20:41:47  1528s] (I)       routing area        :  (0, 0) - (2589930, 2505880)
[06/17 20:41:47  1528s] (I)       core area           :  (190260, 190930) - (2399670, 2310680)
[06/17 20:41:47  1528s] (I)       Site Width          :   630  (dbu)
[06/17 20:41:47  1528s] (I)       Row Height          :  4880  (dbu)
[06/17 20:41:47  1528s] (I)       GCell Width         :  4880  (dbu)
[06/17 20:41:47  1528s] (I)       GCell Height        :  4880  (dbu)
[06/17 20:41:47  1528s] (I)       grid                :   530   514     6
[06/17 20:41:47  1528s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[06/17 20:41:47  1528s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[06/17 20:41:47  1528s] (I)       Default wire width  :   230   280   280   280   280   440
[06/17 20:41:47  1528s] (I)       Default wire space  :   230   280   280   280   280   460
[06/17 20:41:47  1528s] (I)       Default pitch size  :   460   630   610   630   610  1260
[06/17 20:41:47  1528s] (I)       First Track Coord   :     0   315   610   315   610  1575
[06/17 20:41:47  1528s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[06/17 20:41:47  1528s] (I)       Total num of tracks :     0  4111  4107  4111  4107  2055
[06/17 20:41:47  1528s] (I)       Num of masks        :     1     1     1     1     1     1
[06/17 20:41:47  1528s] (I)       --------------------------------------------------------
[06/17 20:41:47  1528s] 
[06/17 20:41:47  1528s] (I)       After initializing earlyGlobalRoute syMemory usage = 2298.2 MB
[06/17 20:41:47  1528s] (I)       Loading and dumping file time : 0.94 seconds
[06/17 20:41:47  1528s] (I)       ============= Initialization =============
[06/17 20:41:47  1528s] [NR-eagl] EstWL : 678667
[06/17 20:41:47  1528s] 
[06/17 20:41:47  1528s] (I)       total 2D Cap : 7074774 = (3177457 H, 3897317 V)
[06/17 20:41:47  1528s] (I)       botLay=Layer1  topLay=Layer6  numSeg=177278
[06/17 20:41:47  1528s] (I)       ============  Phase 1a Route ============
[06/17 20:41:47  1528s] (I)       Phase 1a runs 0.29 seconds
[06/17 20:41:48  1528s] (I)       blkAvoiding Routing :  time=0.06  numBlkSegs=0
[06/17 20:41:48  1528s] [NR-eagl] Usage: 678664 = (331374 H, 347290 V) = (10.43% H, 10.93% V) = (1.617e+06um H, 1.695e+06um V)
[06/17 20:41:48  1528s] [NR-eagl] 
[06/17 20:41:48  1528s] (I)       ============  Phase 1b Route ============
[06/17 20:41:48  1528s] (I)       Phase 1b runs 0.10 seconds
[06/17 20:41:48  1528s] [NR-eagl] Usage: 678657 = (331379 H, 347278 V) = (10.43% H, 10.93% V) = (1.617e+06um H, 1.695e+06um V)
[06/17 20:41:48  1528s] [NR-eagl] 
[06/17 20:41:48  1528s] (I)       ============  Phase 1c Route ============
[06/17 20:41:48  1528s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/17 20:41:48  1528s] 
[06/17 20:41:48  1528s] (I)       Level2 Grid: 106 x 103
[06/17 20:41:48  1529s] (I)       Phase 1c runs 0.05 seconds
[06/17 20:41:48  1529s] [NR-eagl] Usage: 678657 = (331379 H, 347278 V) = (10.43% H, 10.93% V) = (1.617e+06um H, 1.695e+06um V)
[06/17 20:41:48  1529s] [NR-eagl] 
[06/17 20:41:48  1529s] (I)       ============  Phase 1d Route ============
[06/17 20:41:48  1529s] (I)       Phase 1d runs 0.11 seconds
[06/17 20:41:48  1529s] [NR-eagl] Usage: 678659 = (331381 H, 347278 V) = (10.43% H, 10.93% V) = (1.617e+06um H, 1.695e+06um V)
[06/17 20:41:48  1529s] [NR-eagl] 
[06/17 20:41:48  1529s] (I)       ============  Phase 1e Route ============
[06/17 20:41:48  1529s] (I)       Phase 1e runs 0.03 seconds
[06/17 20:41:48  1529s] [NR-eagl] Usage: 678659 = (331381 H, 347278 V) = (10.43% H, 10.93% V) = (1.617e+06um H, 1.695e+06um V)
[06/17 20:41:48  1529s] [NR-eagl] 
[06/17 20:41:48  1529s] (I)       ============  Phase 1l Route ============
[06/17 20:41:48  1529s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/17 20:41:48  1529s] 
[06/17 20:41:48  1529s] (I)       dpBasedLA: time=0.27  totalOF=1584669  totalVia=460656  totalWL=678651  total(Via+WL)=1139307 
[06/17 20:41:48  1529s] (I)       Total Global Routing Runtime: 1.40 seconds
[06/17 20:41:48  1529s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/17 20:41:48  1529s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/17 20:41:48  1529s] 
[06/17 20:41:48  1529s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/17 20:41:48  1529s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/17 20:41:48  1529s] 
[06/17 20:41:48  1529s] ** np local hotspot detection info verbose **
[06/17 20:41:48  1529s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/17 20:41:48  1529s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[06/17 20:41:48  1529s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[06/17 20:41:48  1529s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[06/17 20:41:48  1529s] 
[06/17 20:41:48  1529s] describeCongestion: hCong = 0.00 vCong = 0.00
[06/17 20:41:48  1529s] Skipped repairing congestion.
[06/17 20:41:48  1529s] (I)       ============= track Assignment ============
[06/17 20:41:48  1529s] (I)       extract Global 3D Wires
[06/17 20:41:48  1529s] (I)       Extract Global WL : time=0.03
[06/17 20:41:48  1529s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/17 20:41:48  1529s] (I)       track assignment initialization runtime=54649 millisecond
[06/17 20:41:48  1529s] (I)       #threads=1 for track assignment
[06/17 20:41:50  1531s] (I)       track assignment kernel runtime=1570707 millisecond
[06/17 20:41:50  1531s] (I)       End Greedy Track Assignment
[06/17 20:41:51  1531s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 234808
[06/17 20:41:51  1531s] [NR-eagl] Layer2(MET2)(V) length: 1.258356e+06um, number of vias: 347480
[06/17 20:41:51  1531s] [NR-eagl] Layer3(MET3)(H) length: 1.433269e+06um, number of vias: 20191
[06/17 20:41:51  1531s] [NR-eagl] Layer4(MET4)(V) length: 4.842021e+05um, number of vias: 4257
[06/17 20:41:51  1531s] [NR-eagl] Layer5(MET5)(H) length: 2.269850e+05um, number of vias: 102
[06/17 20:41:51  1531s] [NR-eagl] Layer6(METTP)(V) length: 1.075003e+04um, number of vias: 0
[06/17 20:41:51  1531s] [NR-eagl] Total length: 3.413562e+06um, number of vias: 606838
[06/17 20:41:51  1532s] End of congRepair (cpu=0:00:05.6, real=0:00:05.0)
[06/17 20:41:51  1532s] Start to check current routing status for nets...
[06/17 20:41:51  1532s] Using hname+ instead name for net compare
[06/17 20:41:51  1532s] Activating lazyNetListOrdering
[06/17 20:41:52  1533s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[06/17 20:41:52  1533s] All nets are already routed correctly.
[06/17 20:41:52  1533s] End to check current routing status for nets (mem=2290.2M)
[06/17 20:41:52  1533s] Extraction called for design 'USFFT64_2B_TOP' of instances=54341 and nets=55735 using extraction engine 'preRoute' .
[06/17 20:41:52  1533s] PreRoute RC Extraction called for design USFFT64_2B_TOP.
[06/17 20:41:52  1533s] RC Extraction called in multi-corner(1) mode.
[06/17 20:41:52  1533s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/17 20:41:52  1533s] Type 'man IMPEXT-6197' for more detail.
[06/17 20:41:52  1533s] RCMode: PreRoute
[06/17 20:41:52  1533s]       RC Corner Indexes            0   
[06/17 20:41:52  1533s] Capacitance Scaling Factor   : 1.00000 
[06/17 20:41:52  1533s] Resistance Scaling Factor    : 1.00000 
[06/17 20:41:52  1533s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 20:41:52  1533s] Clock Res. Scaling Factor    : 1.00000 
[06/17 20:41:52  1533s] Shrink Factor                : 1.00000
[06/17 20:41:52  1533s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/17 20:41:52  1533s] Updating RC grid for preRoute extraction ...
[06/17 20:41:52  1533s] Initializing multi-corner resistance tables ...
[06/17 20:41:52  1533s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2290.156M)
[06/17 20:41:53  1534s] #################################################################################
[06/17 20:41:53  1534s] # Design Stage: PreRoute
[06/17 20:41:53  1534s] # Design Name: USFFT64_2B_TOP
[06/17 20:41:53  1534s] # Design Mode: 180nm
[06/17 20:41:53  1534s] # Analysis Mode: MMMC Non-OCV 
[06/17 20:41:53  1534s] # Parasitics Mode: No SPEF/RCDB
[06/17 20:41:53  1534s] # Signoff Settings: SI Off 
[06/17 20:41:53  1534s] #################################################################################
[06/17 20:41:55  1539s] Calculate delays in Single mode...
[06/17 20:41:55  1539s] Topological Sorting (CPU = 0:00:00.2, MEM = 2019.9M, InitMEM = 2011.6M)
[06/17 20:41:58  1563s] End Timing Check Calculation. (CPU Time=0:00:01.2, Real Time=0:00:00.0)
[06/17 20:41:58  1563s] End delay calculation. (MEM=2477.78 CPU=0:00:23.5 REAL=0:00:03.0)
[06/17 20:41:58  1563s] *** CDM Built up (cpu=0:00:28.7  real=0:00:05.0  mem= 2477.8M) ***
[06/17 20:41:59  1567s] *** Done Building Timing Graph (cpu=0:00:32.9 real=0:00:06.0 totSessionCpu=0:26:07 mem=2477.8M)
[06/17 20:42:01  1569s] 
[06/17 20:42:01  1569s] ------------------------------------------------------------
[06/17 20:42:01  1569s]      Summary (cpu=1.79min real=0.80min mem=1976.9M)                             
[06/17 20:42:01  1569s] ------------------------------------------------------------
[06/17 20:42:01  1569s] 
[06/17 20:42:01  1569s] Setup views included:
[06/17 20:42:01  1569s]  best_view 
[06/17 20:42:01  1569s] 
[06/17 20:42:01  1569s] +--------------------+---------+
[06/17 20:42:01  1569s] |     Setup mode     |   all   |
[06/17 20:42:01  1569s] +--------------------+---------+
[06/17 20:42:01  1569s] |           WNS (ns):|   N/A   |
[06/17 20:42:01  1569s] |           TNS (ns):|   N/A   |
[06/17 20:42:01  1569s] |    Violating Paths:|   N/A   |
[06/17 20:42:01  1569s] |          All Paths:|   N/A   |
[06/17 20:42:01  1569s] +--------------------+---------+
[06/17 20:42:01  1569s] 
[06/17 20:42:01  1569s] +----------------+-------------------------------+------------------+
[06/17 20:42:01  1569s] |                |              Real             |       Total      |
[06/17 20:42:01  1569s] |    DRVs        +------------------+------------+------------------|
[06/17 20:42:01  1569s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/17 20:42:01  1569s] +----------------+------------------+------------+------------------+
[06/17 20:42:01  1569s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/17 20:42:01  1569s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[06/17 20:42:01  1569s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/17 20:42:01  1569s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/17 20:42:01  1569s] +----------------+------------------+------------+------------------+
[06/17 20:42:01  1569s] 
[06/17 20:42:01  1569s] Density: 37.084%
[06/17 20:42:01  1569s] ------------------------------------------------------------
[06/17 20:42:01  1569s] **opt_design ... cpu = 0:03:39, real = 0:01:46, mem = 2013.6M, totSessionCpu=0:26:09 **
[06/17 20:42:03  1571s] *** Check timing (0:00:00.2)
[06/17 20:42:03  1571s] Begin: GigaOpt Optimization in WNS mode
[06/17 20:42:03  1572s] Info: 0 don't touch net , 3 undriven nets excluded from IPO operation.
[06/17 20:42:03  1572s] Info: 86 io nets excluded
[06/17 20:42:03  1572s] Info: 1 clock net  excluded from IPO operation.
[06/17 20:42:03  1572s] PhyDesignGrid: maxLocalDensity 1.00
[06/17 20:42:03  1572s] #spOpts: N=180 
[06/17 20:42:10  1579s] *info: 86 io nets excluded
[06/17 20:42:10  1579s] *info: 1 clock net excluded
[06/17 20:42:10  1579s] *info: 12 special nets excluded.
[06/17 20:42:10  1579s] *info: 476 no-driver nets excluded.
[06/17 20:42:12  1581s] Effort level <high> specified for reg2reg path_group
[06/17 20:42:16  1590s] ** GigaOpt Optimizer WNS Slack 0.039 TNS Slack 0.000 Density 37.08
[06/17 20:42:16  1590s] 
[06/17 20:42:16  1590s] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.4 real=0:00:04.0 mem=2741.6M) ***
[06/17 20:42:16  1590s] 
[06/17 20:42:16  1590s] End: GigaOpt Optimization in WNS mode
[06/17 20:42:19  1593s] 
[06/17 20:42:19  1593s] ------------------------------------------------------------
[06/17 20:42:19  1593s]      Summary (cpu=0.31min real=0.22min mem=2035.8M)                             
[06/17 20:42:19  1593s] ------------------------------------------------------------
[06/17 20:42:19  1593s] 
[06/17 20:42:19  1593s] Setup views included:
[06/17 20:42:19  1593s]  best_view 
[06/17 20:42:19  1593s] 
[06/17 20:42:19  1593s] +--------------------+---------+---------+---------+
[06/17 20:42:19  1593s] |     Setup mode     |   all   | reg2reg | default |
[06/17 20:42:19  1593s] +--------------------+---------+---------+---------+
[06/17 20:42:19  1593s] |           WNS (ns):|  0.000  |   N/A   |  0.000  |
[06/17 20:42:19  1593s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[06/17 20:42:19  1593s] |    Violating Paths:|    0    |   N/A   |    0    |
[06/17 20:42:19  1593s] |          All Paths:|    0    |   N/A   |    0    |
[06/17 20:42:19  1593s] +--------------------+---------+---------+---------+
[06/17 20:42:19  1593s] 
[06/17 20:42:19  1593s] +----------------+-------------------------------+------------------+
[06/17 20:42:19  1593s] |                |              Real             |       Total      |
[06/17 20:42:19  1593s] |    DRVs        +------------------+------------+------------------|
[06/17 20:42:19  1593s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/17 20:42:19  1593s] +----------------+------------------+------------+------------------+
[06/17 20:42:19  1593s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/17 20:42:19  1593s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[06/17 20:42:19  1593s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/17 20:42:19  1593s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/17 20:42:19  1593s] +----------------+------------------+------------+------------------+
[06/17 20:42:19  1593s] 
[06/17 20:42:19  1593s] Density: 37.084%
[06/17 20:42:19  1593s] Routing Overflow: 0.00% H and 0.00% V
[06/17 20:42:19  1593s] ------------------------------------------------------------
[06/17 20:42:19  1593s] **opt_design ... cpu = 0:04:03, real = 0:02:04, mem = 2033.8M, totSessionCpu=0:26:33 **
[06/17 20:42:19  1593s] *** Check timing (0:00:00.1)
[06/17 20:42:19  1593s] Begin: GigaOpt Optimization in TNS mode
[06/17 20:42:20  1594s] Info: 0 don't touch net , 3 undriven nets excluded from IPO operation.
[06/17 20:42:20  1594s] Info: 86 io nets excluded
[06/17 20:42:20  1595s] Info: 1 clock net  excluded from IPO operation.
[06/17 20:42:20  1595s] PhyDesignGrid: maxLocalDensity 0.95
[06/17 20:42:20  1595s] #spOpts: N=180 
[06/17 20:42:28  1602s] *info: 86 io nets excluded
[06/17 20:42:28  1602s] *info: 1 clock net excluded
[06/17 20:42:28  1602s] *info: 12 special nets excluded.
[06/17 20:42:28  1602s] *info: 476 no-driver nets excluded.
[06/17 20:42:30  1605s] ** GigaOpt Optimizer WNS Slack 0.039 TNS Slack 0.000 Density 37.08
[06/17 20:42:30  1605s] Optimizer TNS Opt
[06/17 20:42:31  1605s] 
[06/17 20:42:31  1605s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2775.7M) ***
[06/17 20:42:31  1605s] 
[06/17 20:42:31  1605s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2775.7M) ***
[06/17 20:42:31  1605s] 
[06/17 20:42:31  1605s] End: GigaOpt Optimization in TNS mode
[06/17 20:42:34  1608s] 
[06/17 20:42:34  1608s] ------------------------------------------------------------
[06/17 20:42:34  1608s]      Summary (cpu=0.20min real=0.20min mem=2044.0M)                             
[06/17 20:42:34  1608s] ------------------------------------------------------------
[06/17 20:42:34  1608s] 
[06/17 20:42:34  1608s] Setup views included:
[06/17 20:42:34  1608s]  best_view 
[06/17 20:42:34  1608s] 
[06/17 20:42:34  1608s] +--------------------+---------+---------+---------+
[06/17 20:42:34  1608s] |     Setup mode     |   all   | reg2reg | default |
[06/17 20:42:34  1608s] +--------------------+---------+---------+---------+
[06/17 20:42:34  1608s] |           WNS (ns):|  0.000  |   N/A   |  0.000  |
[06/17 20:42:34  1608s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[06/17 20:42:34  1608s] |    Violating Paths:|    0    |   N/A   |    0    |
[06/17 20:42:34  1608s] |          All Paths:|    0    |   N/A   |    0    |
[06/17 20:42:34  1608s] +--------------------+---------+---------+---------+
[06/17 20:42:34  1608s] 
[06/17 20:42:34  1608s] +----------------+-------------------------------+------------------+
[06/17 20:42:34  1608s] |                |              Real             |       Total      |
[06/17 20:42:34  1608s] |    DRVs        +------------------+------------+------------------|
[06/17 20:42:34  1608s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/17 20:42:34  1608s] +----------------+------------------+------------+------------------+
[06/17 20:42:34  1608s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/17 20:42:34  1608s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[06/17 20:42:34  1608s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/17 20:42:34  1608s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/17 20:42:34  1608s] +----------------+------------------+------------+------------------+
[06/17 20:42:34  1608s] 
[06/17 20:42:34  1608s] Density: 37.084%
[06/17 20:42:34  1608s] Routing Overflow: 0.00% H and 0.00% V
[06/17 20:42:34  1608s] ------------------------------------------------------------
[06/17 20:42:34  1608s] **opt_design ... cpu = 0:04:18, real = 0:02:19, mem = 2043.2M, totSessionCpu=0:26:48 **
[06/17 20:42:34  1608s] Info: 0 don't touch net , 3 undriven nets excluded from IPO operation.
[06/17 20:42:34  1608s] Info: 86 io nets excluded
[06/17 20:42:34  1608s] Info: 1 clock net  excluded from IPO operation.
[06/17 20:42:34  1609s] Begin: Area Reclaim Optimization
[06/17 20:42:34  1609s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:42:34  1609s] #spOpts: N=180 mergeVia=F 
[06/17 20:42:36  1611s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 37.08
[06/17 20:42:36  1611s] +----------+---------+--------+--------+------------+--------+
[06/17 20:42:36  1611s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/17 20:42:36  1611s] +----------+---------+--------+--------+------------+--------+
[06/17 20:42:36  1611s] |    37.08%|        -|   0.000|   0.000|   0:00:00.0| 2789.0M|
[06/17 20:42:37  1613s] |    37.08%|        4|   0.000|   0.000|   0:00:01.0| 2792.3M|
[06/17 20:42:39  1618s] |    37.08%|       21|   0.000|   0.000|   0:00:02.0| 2795.6M|
[06/17 20:42:40  1620s] |    37.08%|        1|   0.000|   0.000|   0:00:01.0| 2795.6M|
[06/17 20:42:41  1621s] |    37.08%|        0|   0.000|   0.000|   0:00:01.0| 2795.6M|
[06/17 20:42:41  1621s] +----------+---------+--------+--------+------------+--------+
[06/17 20:42:41  1621s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 37.08
[06/17 20:42:41  1621s] 
[06/17 20:42:41  1621s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 6 Resize = 22 **
[06/17 20:42:41  1621s] --------------------------------------------------------------
[06/17 20:42:41  1621s] |                                   | Total     | Sequential |
[06/17 20:42:41  1621s] --------------------------------------------------------------
[06/17 20:42:41  1621s] | Num insts resized                 |      21  |       3    |
[06/17 20:42:41  1621s] | Num insts undone                  |       0  |       0    |
[06/17 20:42:41  1621s] | Num insts Downsized               |      21  |       3    |
[06/17 20:42:41  1621s] | Num insts Samesized               |       0  |       0    |
[06/17 20:42:41  1621s] | Num insts Upsized                 |       0  |       0    |
[06/17 20:42:41  1621s] | Num multiple commits+uncommits    |       1  |       -    |
[06/17 20:42:41  1621s] --------------------------------------------------------------
[06/17 20:42:41  1621s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:12.8) (real = 0:00:07.0) **
[06/17 20:42:41  1622s] *** Starting refinePlace (0:27:02 mem=2795.6M) ***
[06/17 20:42:41  1622s] Total net length = 2.619e+06 (1.265e+06 1.354e+06) (ext = 0.000e+00)
[06/17 20:42:41  1622s] Starting refinePlace ...
[06/17 20:42:41  1622s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/17 20:42:42  1623s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/17 20:42:42  1623s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2795.6MB) @(0:27:03 - 0:27:03).
[06/17 20:42:42  1623s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/17 20:42:42  1623s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2795.6MB
[06/17 20:42:42  1623s] Statistics of distance of Instance movement in refine placement:
[06/17 20:42:42  1623s]   maximum (X+Y) =         0.00 um
[06/17 20:42:42  1623s]   mean    (X+Y) =         0.00 um
[06/17 20:42:42  1623s] Total instances moved : 0
[06/17 20:42:42  1623s] Summary Report:
[06/17 20:42:42  1623s] Instances move: 0 (out of 54226 movable)
[06/17 20:42:42  1623s] Mean displacement: 0.00 um
[06/17 20:42:42  1623s] Max displacement: 0.00 um 
[06/17 20:42:42  1623s] Total net length = 2.619e+06 (1.265e+06 1.354e+06) (ext = 0.000e+00)
[06/17 20:42:42  1623s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2795.6MB
[06/17 20:42:42  1623s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2795.6MB) @(0:27:02 - 0:27:03).
[06/17 20:42:42  1623s] *** Finished refinePlace (0:27:03 mem=2795.6M) ***
[06/17 20:42:43  1624s] *** maximum move = 0.00 um ***
[06/17 20:42:43  1624s] *** Finished re-routing un-routed nets (2795.6M) ***
[06/17 20:42:43  1624s] 
[06/17 20:42:43  1624s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=2795.6M) ***
[06/17 20:42:43  1624s] *** Finished Area Reclaim Optimization (cpu=0:00:16, real=0:00:09, mem=2068.09M, totSessionCpu=0:27:05).
[06/17 20:42:44  1626s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[06/17 20:42:44  1626s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[06/17 20:42:44  1626s] [PSP] Started earlyGlobalRoute kernel
[06/17 20:42:44  1626s] [PSP] Initial Peak syMemory usage = 2072.5 MB
[06/17 20:42:44  1626s] (I)       Reading DB...
[06/17 20:42:45  1626s] (I)       congestionReportName   : 
[06/17 20:42:45  1626s] [NR-eagl] buildTerm2TermWires    : 1
[06/17 20:42:45  1626s] [NR-eagl] doTrackAssignment      : 1
[06/17 20:42:45  1626s] (I)       dumpBookshelfFiles     : 0
[06/17 20:42:45  1626s] [NR-eagl] numThreads             : 1
[06/17 20:42:45  1626s] [NR-eagl] honorMsvRouteConstraint: false
[06/17 20:42:45  1626s] (I)       honorPin               : false
[06/17 20:42:45  1626s] (I)       honorPinGuide          : true
[06/17 20:42:45  1626s] (I)       honorPartition         : false
[06/17 20:42:45  1626s] (I)       allowPartitionCrossover: false
[06/17 20:42:45  1626s] (I)       honorSingleEntry       : true
[06/17 20:42:45  1626s] (I)       honorSingleEntryStrong : true
[06/17 20:42:45  1626s] (I)       handleViaSpacingRule   : false
[06/17 20:42:45  1626s] (I)       PDConstraint           : none
[06/17 20:42:45  1626s] [NR-eagl] honorClockSpecNDR      : 0
[06/17 20:42:45  1626s] (I)       routingEffortLevel     : 3
[06/17 20:42:45  1626s] [NR-eagl] minRouteLayer          : 2
[06/17 20:42:45  1626s] [NR-eagl] maxRouteLayer          : 2147483647
[06/17 20:42:45  1626s] (I)       numRowsPerGCell        : 1
[06/17 20:42:45  1626s] (I)       speedUpLargeDesign     : 0
[06/17 20:42:45  1626s] (I)       speedUpBlkViolationClean: 0
[06/17 20:42:45  1626s] (I)       autoGCellMerging       : 1
[06/17 20:42:45  1626s] (I)       multiThreadingTA       : 0
[06/17 20:42:45  1626s] (I)       punchThroughDistance   : -1
[06/17 20:42:45  1626s] (I)       blockedPinEscape       : 0
[06/17 20:42:45  1626s] (I)       blkAwareLayerSwitching : 0
[06/17 20:42:45  1626s] (I)       betterClockWireModeling: 0
[06/17 20:42:45  1626s] (I)       scenicBound            : 1.15
[06/17 20:42:45  1626s] (I)       maxScenicToAvoidBlk    : 100.00
[06/17 20:42:45  1626s] (I)       source-to-sink ratio   : 0.00
[06/17 20:42:45  1626s] (I)       targetCongestionRatio  : 1.00
[06/17 20:42:45  1626s] (I)       layerCongestionRatio   : 0.70
[06/17 20:42:45  1626s] (I)       m1CongestionRatio      : 0.10
[06/17 20:42:45  1626s] (I)       m2m3CongestionRatio    : 0.70
[06/17 20:42:45  1626s] (I)       pinAccessEffort        : 0.10
[06/17 20:42:45  1626s] (I)       localRouteEffort       : 1.00
[06/17 20:42:45  1626s] (I)       numSitesBlockedByOneVia: 8.00
[06/17 20:42:45  1626s] (I)       supplyScaleFactorH     : 1.00
[06/17 20:42:45  1626s] (I)       supplyScaleFactorV     : 1.00
[06/17 20:42:45  1626s] (I)       highlight3DOverflowFactor: 0.00
[06/17 20:42:45  1626s] (I)       skipTrackCommand             : 
[06/17 20:42:45  1626s] (I)       readTROption           : true
[06/17 20:42:45  1626s] (I)       extraSpacingBothSide   : false
[06/17 20:42:45  1626s] [NR-eagl] numTracksPerClockWire  : 0
[06/17 20:42:45  1626s] (I)       routeSelectedNetsOnly  : false
[06/17 20:42:45  1626s] (I)       before initializing RouteDB syMemory usage = 2106.2 MB
[06/17 20:42:45  1626s] (I)       starting read tracks
[06/17 20:42:45  1626s] (I)       build grid graph
[06/17 20:42:45  1626s] (I)       build grid graph start
[06/17 20:42:45  1626s] (I)       build grid graph end
[06/17 20:42:45  1626s] [NR-eagl] Layer1 has no routable track
[06/17 20:42:45  1626s] [NR-eagl] Layer2 has single uniform track structure
[06/17 20:42:45  1626s] [NR-eagl] Layer3 has single uniform track structure
[06/17 20:42:45  1626s] [NR-eagl] Layer4 has single uniform track structure
[06/17 20:42:45  1626s] [NR-eagl] Layer5 has single uniform track structure
[06/17 20:42:45  1626s] [NR-eagl] Layer6 has single uniform track structure
[06/17 20:42:45  1626s] (I)       Layer1   numNetMinLayer=55223
[06/17 20:42:45  1626s] (I)       Layer2   numNetMinLayer=0
[06/17 20:42:45  1626s] (I)       Layer3   numNetMinLayer=0
[06/17 20:42:45  1626s] (I)       Layer4   numNetMinLayer=0
[06/17 20:42:45  1626s] (I)       Layer5   numNetMinLayer=0
[06/17 20:42:45  1626s] (I)       Layer6   numNetMinLayer=0
[06/17 20:42:45  1626s] [NR-eagl] numViaLayers=5
[06/17 20:42:45  1626s] (I)       end build via table
[06/17 20:42:45  1626s] [NR-eagl] numRoutingBlks=0 numInstBlks=9350 numPGBlocks=28853 numBumpBlks=0 numBoundaryFakeBlks=0
[06/17 20:42:45  1626s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[06/17 20:42:45  1626s] (I)       num ignored nets =86
[06/17 20:42:45  1626s] (I)       readDataFromPlaceDB
[06/17 20:42:45  1626s] (I)       Read net information..
[06/17 20:42:45  1626s] [NR-eagl] Read numTotalNets=55223  numIgnoredNets=0
[06/17 20:42:45  1626s] (I)       Read testcase time = 0.020 seconds
[06/17 20:42:45  1626s] 
[06/17 20:42:45  1626s] (I)       totalGlobalPin=232154, totalPins=234798
[06/17 20:42:45  1626s] (I)       Model blockage into capacity
[06/17 20:42:45  1626s] (I)       Read numBlocks=41145  numPreroutedWires=0  numCapScreens=0
[06/17 20:42:45  1627s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/17 20:42:45  1627s] (I)       blocked area on Layer2 : 1886316275400  (29.06%)
[06/17 20:42:45  1627s] (I)       blocked area on Layer3 : 1851928961200  (28.53%)
[06/17 20:42:45  1627s] (I)       blocked area on Layer4 : 1848343216200  (28.48%)
[06/17 20:42:45  1627s] (I)       blocked area on Layer5 : 2139116999200  (32.96%)
[06/17 20:42:45  1627s] (I)       blocked area on Layer6 : 2214178369600  (34.12%)
[06/17 20:42:45  1627s] (I)       Modeling time = 0.180 seconds
[06/17 20:42:45  1627s] 
[06/17 20:42:45  1627s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2115.1 MB
[06/17 20:42:45  1627s] (I)       Layer1  viaCost=200.00
[06/17 20:42:45  1627s] (I)       Layer2  viaCost=100.00
[06/17 20:42:45  1627s] (I)       Layer3  viaCost=100.00
[06/17 20:42:45  1627s] (I)       Layer4  viaCost=100.00
[06/17 20:42:45  1627s] (I)       Layer5  viaCost=200.00
[06/17 20:42:45  1627s] (I)       ---------------------Grid Graph Info--------------------
[06/17 20:42:45  1627s] (I)       routing area        :  (0, 0) - (2589930, 2505880)
[06/17 20:42:45  1627s] (I)       core area           :  (190260, 190930) - (2399670, 2310680)
[06/17 20:42:45  1627s] (I)       Site Width          :   630  (dbu)
[06/17 20:42:45  1627s] (I)       Row Height          :  4880  (dbu)
[06/17 20:42:45  1627s] (I)       GCell Width         :  4880  (dbu)
[06/17 20:42:45  1627s] (I)       GCell Height        :  4880  (dbu)
[06/17 20:42:45  1627s] (I)       grid                :   530   514     6
[06/17 20:42:45  1627s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[06/17 20:42:45  1627s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[06/17 20:42:45  1627s] (I)       Default wire width  :   230   280   280   280   280   440
[06/17 20:42:45  1627s] (I)       Default wire space  :   230   280   280   280   280   460
[06/17 20:42:45  1627s] (I)       Default pitch size  :   460   630   610   630   610  1260
[06/17 20:42:45  1627s] (I)       First Track Coord   :     0   315   610   315   610  1575
[06/17 20:42:45  1627s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[06/17 20:42:45  1627s] (I)       Total num of tracks :     0  4111  4107  4111  4107  2055
[06/17 20:42:45  1627s] (I)       Num of masks        :     1     1     1     1     1     1
[06/17 20:42:45  1627s] (I)       --------------------------------------------------------
[06/17 20:42:45  1627s] 
[06/17 20:42:45  1627s] (I)       After initializing earlyGlobalRoute syMemory usage = 2126.0 MB
[06/17 20:42:45  1627s] (I)       Loading and dumping file time : 1.02 seconds
[06/17 20:42:45  1627s] (I)       ============= Initialization =============
[06/17 20:42:46  1627s] [NR-eagl] EstWL : 678706
[06/17 20:42:46  1627s] 
[06/17 20:42:46  1627s] (I)       total 2D Cap : 7074774 = (3177457 H, 3897317 V)
[06/17 20:42:46  1627s] (I)       botLay=Layer1  topLay=Layer6  numSeg=177274
[06/17 20:42:46  1627s] (I)       ============  Phase 1a Route ============
[06/17 20:42:46  1627s] (I)       Phase 1a runs 0.42 seconds
[06/17 20:42:46  1627s] (I)       blkAvoiding Routing :  time=0.09  numBlkSegs=0
[06/17 20:42:46  1627s] [NR-eagl] Usage: 678703 = (331354 H, 347349 V) = (10.43% H, 10.93% V) = (1.617e+06um H, 1.695e+06um V)
[06/17 20:42:46  1627s] [NR-eagl] 
[06/17 20:42:46  1627s] (I)       ============  Phase 1b Route ============
[06/17 20:42:46  1628s] (I)       Phase 1b runs 0.07 seconds
[06/17 20:42:46  1628s] [NR-eagl] Usage: 678697 = (331360 H, 347337 V) = (10.43% H, 10.93% V) = (1.617e+06um H, 1.695e+06um V)
[06/17 20:42:46  1628s] [NR-eagl] 
[06/17 20:42:46  1628s] (I)       ============  Phase 1c Route ============
[06/17 20:42:46  1628s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/17 20:42:46  1628s] 
[06/17 20:42:46  1628s] (I)       Level2 Grid: 106 x 103
[06/17 20:42:46  1628s] (I)       Phase 1c runs 0.05 seconds
[06/17 20:42:46  1628s] [NR-eagl] Usage: 678697 = (331360 H, 347337 V) = (10.43% H, 10.93% V) = (1.617e+06um H, 1.695e+06um V)
[06/17 20:42:46  1628s] [NR-eagl] 
[06/17 20:42:46  1628s] (I)       ============  Phase 1d Route ============
[06/17 20:42:47  1628s] (I)       Phase 1d runs 0.12 seconds
[06/17 20:42:47  1628s] [NR-eagl] Usage: 678699 = (331362 H, 347337 V) = (10.43% H, 10.93% V) = (1.617e+06um H, 1.695e+06um V)
[06/17 20:42:47  1628s] [NR-eagl] 
[06/17 20:42:47  1628s] (I)       ============  Phase 1e Route ============
[06/17 20:42:47  1628s] (I)       Phase 1e runs 0.03 seconds
[06/17 20:42:47  1628s] [NR-eagl] Usage: 678699 = (331362 H, 347337 V) = (10.43% H, 10.93% V) = (1.617e+06um H, 1.695e+06um V)
[06/17 20:42:47  1628s] [NR-eagl] 
[06/17 20:42:47  1628s] (I)       [06/17 20:42:47  1628s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/17 20:42:47  1628s] 
============  Phase 1l Route ============
[06/17 20:42:47  1628s] (I)       dpBasedLA: time=0.22  totalOF=1573771  totalVia=460661  totalWL=678690  total(Via+WL)=1139351 
[06/17 20:42:47  1628s] (I)       Total Global Routing Runtime: 1.56 seconds
[06/17 20:42:47  1628s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/17 20:42:47  1628s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/17 20:42:47  1628s] 
[06/17 20:42:47  1628s] (I)       ============= track Assignment ============
[06/17 20:42:47  1628s] (I)       extract Global 3D Wires
[06/17 20:42:47  1628s] (I)       Extract Global WL : time=0.03
[06/17 20:42:47  1628s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[06/17 20:42:47  1628s] (I)       track assignment initialization runtime=57626 millisecond
[06/17 20:42:47  1628s] (I)       #threads=1 for track assignment
[06/17 20:42:49  1630s] (I)       track assignment kernel runtime=1576066 millisecond
[06/17 20:42:49  1630s] (I)       End Greedy Track Assignment
[06/17 20:42:49  1630s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 234798
[06/17 20:42:49  1630s] [NR-eagl] Layer2(MET2)(V) length: 1.258238e+06um, number of vias: 347294
[06/17 20:42:49  1630s] [NR-eagl] Layer3(MET3)(H) length: 1.433617e+06um, number of vias: 20226
[06/17 20:42:49  1630s] [NR-eagl] Layer4(MET4)(V) length: 4.840919e+05um, number of vias: 4257
[06/17 20:42:49  1630s] [NR-eagl] Layer5(MET5)(H) length: 2.265296e+05um, number of vias: 99
[06/17 20:42:49  1630s] [NR-eagl] Layer6(METTP)(V) length: 1.118313e+04um, number of vias: 0
[06/17 20:42:49  1630s] [NR-eagl] Total length: 3.413660e+06um, number of vias: 606674
[06/17 20:42:50  1631s] [NR-eagl] End Peak syMemory usage = 2118.0 MB
[06/17 20:42:50  1631s] [NR-eagl] Early Global Router Kernel+IO runtime : 5.47 seconds
[06/17 20:42:50  1631s] Extraction called for design 'USFFT64_2B_TOP' of instances=54336 and nets=55730 using extraction engine 'preRoute' .
[06/17 20:42:50  1631s] PreRoute RC Extraction called for design USFFT64_2B_TOP.
[06/17 20:42:50  1631s] RC Extraction called in multi-corner(1) mode.
[06/17 20:42:50  1631s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/17 20:42:50  1631s] Type 'man IMPEXT-6197' for more detail.
[06/17 20:42:50  1631s] RCMode: PreRoute
[06/17 20:42:50  1631s]       RC Corner Indexes            0   
[06/17 20:42:50  1631s] Capacitance Scaling Factor   : 1.00000 
[06/17 20:42:50  1631s] Resistance Scaling Factor    : 1.00000 
[06/17 20:42:50  1631s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 20:42:50  1631s] Clock Res. Scaling Factor    : 1.00000 
[06/17 20:42:50  1631s] Shrink Factor                : 1.00000
[06/17 20:42:50  1631s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/17 20:42:50  1631s] Updating RC grid for preRoute extraction ...
[06/17 20:42:50  1631s] Initializing multi-corner resistance tables ...
[06/17 20:42:50  1631s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2117.969M)
[06/17 20:42:55  1636s] Compute RC Scale Done ...
[06/17 20:42:55  1636s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[06/17 20:42:55  1636s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/17 20:42:55  1636s] 
[06/17 20:42:55  1636s] ** np local hotspot detection info verbose **
[06/17 20:42:55  1636s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[06/17 20:42:55  1636s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[06/17 20:42:55  1636s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[06/17 20:42:55  1636s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[06/17 20:42:55  1636s] 
[06/17 20:42:55  1636s] #################################################################################
[06/17 20:42:55  1636s] # Design Stage: PreRoute
[06/17 20:42:55  1636s] # Design Name: USFFT64_2B_TOP
[06/17 20:42:55  1636s] # Design Mode: 180nm
[06/17 20:42:55  1636s] # Analysis Mode: MMMC Non-OCV 
[06/17 20:42:55  1636s] # Parasitics Mode: No SPEF/RCDB
[06/17 20:42:55  1636s] # Signoff Settings: SI Off 
[06/17 20:42:55  1636s] #################################################################################
[06/17 20:42:57  1641s] Calculate delays in Single mode...
[06/17 20:42:57  1642s] Topological Sorting (CPU = 0:00:00.2, MEM = 2164.2M, InitMEM = 2164.2M)
[06/17 20:43:00  1665s] End Timing Check Calculation. (CPU Time=0:00:01.5, Real Time=0:00:00.0)
[06/17 20:43:00  1665s] End delay calculation. (MEM=2557.3 CPU=0:00:23.2 REAL=0:00:03.0)
[06/17 20:43:00  1665s] *** CDM Built up (cpu=0:00:29.3  real=0:00:05.0  mem= 2557.3M) ***
[06/17 20:43:01  1670s] Begin: GigaOpt postEco DRV Optimization
[06/17 20:43:01  1670s] Info: 0 don't touch net , 3 undriven nets excluded from IPO operation.
[06/17 20:43:01  1670s] Info: 86 io nets excluded
[06/17 20:43:02  1670s] Info: 1 clock net  excluded from IPO operation.
[06/17 20:43:02  1670s] PhyDesignGrid: maxLocalDensity 0.98
[06/17 20:43:02  1670s] #spOpts: N=180 
[06/17 20:43:02  1670s] Core basic site is core
[06/17 20:43:02  1671s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 20:43:08  1676s] DEBUG: @coeDRVCandCache::init.
[06/17 20:43:08  1676s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/17 20:43:08  1676s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[06/17 20:43:08  1676s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/17 20:43:08  1676s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[06/17 20:43:08  1676s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/17 20:43:08  1676s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/17 20:43:08  1678s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/17 20:43:08  1678s] Info: violation cost 0.502069 (cap = 0.001652, tran = 0.500417, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 20:43:08  1678s] |     3   |    70   |     1   |      1  |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  37.08  |            |           |
[06/17 20:43:08  1679s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/17 20:43:08  1679s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/17 20:43:08  1679s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 20:43:09  1679s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |  N/A  |          1|          0|          2|  37.08  |   0:00:00.0|    2839.3M|
[06/17 20:43:09  1679s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/17 20:43:09  1680s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/17 20:43:09  1680s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 20:43:09  1680s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |  N/A  |          0|          0|          0|  37.08  |   0:00:00.0|    2839.3M|
[06/17 20:43:09  1680s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/17 20:43:09  1680s] 
[06/17 20:43:09  1680s] *** Finish DRV Fixing (cpu=0:00:05.2 real=0:00:03.0 mem=2839.3M) ***
[06/17 20:43:09  1680s] 
[06/17 20:43:09  1681s] *** Starting refinePlace (0:28:01 mem=2839.3M) ***
[06/17 20:43:09  1681s] Total net length = 2.619e+06 (1.265e+06 1.354e+06) (ext = 0.000e+00)
[06/17 20:43:09  1681s] Starting refinePlace ...
[06/17 20:43:09  1681s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/17 20:43:10  1681s] Move report: legalization moves 3 insts, mean move: 2.68 um, max move: 5.51 um
[06/17 20:43:10  1681s] 	Max move on inst (u_dft/U_BUF1_URAM/FE_OFC1044_n_6250): (398.16, 1664.69) --> (397.53, 1669.57)
[06/17 20:43:10  1681s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2839.3MB) @(0:28:01 - 0:28:01).
[06/17 20:43:10  1681s] Move report: Detail placement moves 3 insts, mean move: 2.68 um, max move: 5.51 um
[06/17 20:43:10  1681s] 	Max move on inst (u_dft/U_BUF1_URAM/FE_OFC1044_n_6250): (398.16, 1664.69) --> (397.53, 1669.57)
[06/17 20:43:10  1681s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2839.3MB
[06/17 20:43:10  1681s] Statistics of distance of Instance movement in refine placement:
[06/17 20:43:10  1681s]   maximum (X+Y) =         5.51 um
[06/17 20:43:10  1681s]   inst (u_dft/U_BUF1_URAM/FE_OFC1044_n_6250) with max move: (398.16, 1664.69) -> (397.53, 1669.57)
[06/17 20:43:10  1681s]   mean    (X+Y) =         2.68 um
[06/17 20:43:10  1681s] Total instances moved : 3
[06/17 20:43:10  1681s] Summary Report:
[06/17 20:43:10  1681s] Instances move: 3 (out of 54227 movable)
[06/17 20:43:10  1681s] Mean displacement: 2.68 um
[06/17 20:43:10  1681s] Max displacement: 5.51 um (Instance: u_dft/U_BUF1_URAM/FE_OFC1044_n_6250) (398.16, 1664.69) -> (397.53, 1669.57)
[06/17 20:43:10  1681s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUX1
[06/17 20:43:10  1681s] Total net length = 2.619e+06 (1.265e+06 1.354e+06) (ext = 0.000e+00)
[06/17 20:43:10  1681s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2839.3MB) @(0:28:01 - 0:28:01).
[06/17 20:43:10  1681s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2839.3MB
[06/17 20:43:10  1681s] *** Finished refinePlace (0:28:01 mem=2839.3M) ***
[06/17 20:43:11  1682s] *** maximum move = 5.51 um ***
[06/17 20:43:11  1682s] *** Finished re-routing un-routed nets (2839.3M) ***
[06/17 20:43:11  1683s] 
[06/17 20:43:11  1683s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=2839.3M) ***
[06/17 20:43:11  1683s] DEBUG: @coeDRVCandCache::cleanup.
[06/17 20:43:11  1683s] End: GigaOpt postEco DRV Optimization
[06/17 20:43:12  1684s] GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[06/17 20:43:12  1684s] Begin: GigaOpt postEco optimization
[06/17 20:43:12  1684s] Info: 0 don't touch net , 3 undriven nets excluded from IPO operation.
[06/17 20:43:12  1684s] Info: 86 io nets excluded
[06/17 20:43:13  1684s] Info: 1 clock net  excluded from IPO operation.
[06/17 20:43:13  1684s] PhyDesignGrid: maxLocalDensity 1.00
[06/17 20:43:13  1684s] #spOpts: N=180 
[06/17 20:43:17  1688s] *info: 86 io nets excluded
[06/17 20:43:17  1688s] *info: 1 clock net excluded
[06/17 20:43:17  1688s] *info: 12 special nets excluded.
[06/17 20:43:17  1689s] *info: 476 no-driver nets excluded.
[06/17 20:43:20  1691s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 37.08
[06/17 20:43:20  1691s] 
[06/17 20:43:20  1691s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2841.6M) ***
[06/17 20:43:20  1691s] 
[06/17 20:43:20  1692s] End: GigaOpt postEco optimization
[06/17 20:43:21  1692s] GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[06/17 20:43:21  1692s] GigaOpt: Skipping nonLegal postEco optimization
[06/17 20:43:23  1694s] *** Steiner Routed Nets: 0.156%; Threshold: 100; Threshold for Hold: 100
[06/17 20:43:23  1694s] Start to check current routing status for nets...
[06/17 20:43:23  1694s] Using hname+ instead name for net compare
[06/17 20:43:23  1694s] Activating lazyNetListOrdering
[06/17 20:43:23  1694s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[06/17 20:43:23  1695s] All nets are already routed correctly.
[06/17 20:43:23  1695s] End to check current routing status for nets (mem=2633.6M)
[06/17 20:43:23  1695s] Extraction called for design 'USFFT64_2B_TOP' of instances=54337 and nets=55731 using extraction engine 'preRoute' .
[06/17 20:43:23  1695s] PreRoute RC Extraction called for design USFFT64_2B_TOP.
[06/17 20:43:23  1695s] RC Extraction called in multi-corner(1) mode.
[06/17 20:43:23  1695s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/17 20:43:23  1695s] Type 'man IMPEXT-6197' for more detail.
[06/17 20:43:23  1695s] RCMode: PreRoute
[06/17 20:43:23  1695s]       RC Corner Indexes            0   
[06/17 20:43:23  1695s] Capacitance Scaling Factor   : 1.00000 
[06/17 20:43:23  1695s] Resistance Scaling Factor    : 1.00000 
[06/17 20:43:23  1695s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 20:43:23  1695s] Clock Res. Scaling Factor    : 1.00000 
[06/17 20:43:23  1695s] Shrink Factor                : 1.00000
[06/17 20:43:23  1695s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/17 20:43:24  1695s] Initializing multi-corner resistance tables ...
[06/17 20:43:24  1696s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2625.570M)
[06/17 20:43:24  1696s] doiPBLastSyncSlave
[06/17 20:43:24  1696s] #################################################################################
[06/17 20:43:24  1696s] # Design Stage: PreRoute
[06/17 20:43:24  1696s] # Design Name: USFFT64_2B_TOP
[06/17 20:43:24  1696s] # Design Mode: 180nm
[06/17 20:43:24  1696s] # Analysis Mode: MMMC Non-OCV 
[06/17 20:43:24  1696s] # Parasitics Mode: No SPEF/RCDB
[06/17 20:43:24  1696s] # Signoff Settings: SI Off 
[06/17 20:43:24  1696s] #################################################################################
[06/17 20:43:26  1701s] Calculate delays in Single mode...
[06/17 20:43:26  1701s] Topological Sorting (CPU = 0:00:00.2, MEM = 2633.6M, InitMEM = 2633.6M)
[06/17 20:43:30  1726s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[06/17 20:43:30  1726s] End delay calculation. (MEM=2615.22 CPU=0:00:23.7 REAL=0:00:04.0)
[06/17 20:43:30  1726s] *** CDM Built up (cpu=0:00:29.8  real=0:00:06.0  mem= 2615.2M) ***
[06/17 20:43:31  1731s] Reported timing to dir ./timingReports
[06/17 20:43:31  1731s] **opt_design ... cpu = 0:06:21, real = 0:03:16, mem = 2067.4M, totSessionCpu=0:28:51 **
[06/17 20:43:37  1737s] 
[06/17 20:43:37  1737s] ------------------------------------------------------------
[06/17 20:43:37  1737s]      opt_design Final Summary                             
[06/17 20:43:37  1737s] ------------------------------------------------------------
[06/17 20:43:37  1737s] 
[06/17 20:43:37  1737s] Setup views included:
[06/17 20:43:37  1737s]  best_view 
[06/17 20:43:37  1737s] 
[06/17 20:43:37  1737s] +--------------------+---------+---------+---------+
[06/17 20:43:37  1737s] |     Setup mode     |   all   | reg2reg | default |
[06/17 20:43:37  1737s] +--------------------+---------+---------+---------+
[06/17 20:43:37  1737s] |           WNS (ns):|  0.000  |   N/A   |  0.000  |
[06/17 20:43:37  1737s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[06/17 20:43:37  1737s] |    Violating Paths:|    0    |   N/A   |    0    |
[06/17 20:43:37  1737s] |          All Paths:|    0    |   N/A   |    0    |
[06/17 20:43:37  1737s] +--------------------+---------+---------+---------+
[06/17 20:43:37  1737s] 
[06/17 20:43:37  1737s] +----------------+-------------------------------+------------------+
[06/17 20:43:37  1737s] |                |              Real             |       Total      |
[06/17 20:43:37  1737s] |    DRVs        +------------------+------------+------------------|
[06/17 20:43:37  1737s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[06/17 20:43:37  1737s] +----------------+------------------+------------+------------------+
[06/17 20:43:37  1737s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[06/17 20:43:37  1737s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[06/17 20:43:37  1737s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[06/17 20:43:37  1737s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[06/17 20:43:37  1737s] +----------------+------------------+------------+------------------+
[06/17 20:43:37  1737s] 
[06/17 20:43:37  1737s] Density: 37.079%
[06/17 20:43:37  1737s] Routing Overflow: 0.00% H and 0.00% V
[06/17 20:43:37  1737s] ------------------------------------------------------------
[06/17 20:43:37  1738s] **opt_design ... cpu = 0:06:28, real = 0:03:22, mem = 2067.4M, totSessionCpu=0:28:58 **
[06/17 20:43:37  1738s] *** Finished opt_design ***
[06/17 20:43:37  1738s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/17 20:43:37  1738s] UM:                                                                   final
[06/17 20:43:38  1738s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[06/17 20:43:38  1739s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/17 20:43:38  1739s] UM:        397.38            212                                      opt_design_prects
[06/17 20:43:38  1739s] 
[06/17 20:43:38  1739s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:20 real=  0:03:48)
[06/17 20:43:38  1739s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.6 real=0:00:04.5)
[06/17 20:43:38  1739s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:18.3 real=0:00:18.3)
[06/17 20:43:38  1739s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:30.4 real=0:00:17.4)
[06/17 20:43:38  1739s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:23 real=0:00:57.1)
[06/17 20:43:38  1739s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:18.8 real=0:00:13.6)
[06/17 20:43:38  1739s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:21.1 real=0:00:21.1)
[06/17 20:43:38  1739s] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[06/17 20:43:38  1739s] 	OPT_RUNTIME:          phyUpdate (count =  2): (cpu=0:00:05.0 real=0:00:04.4)
[06/17 20:43:38  1739s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:44 real=0:00:43.5)
[06/17 20:43:38  1739s] Info: pop threads available for lower-level modules during optimization.
[06/17 20:43:38  1739s] done - Pre-CTS
[06/17 20:43:38  1739s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[06/17 20:43:38  1739s] (ccopt_design): create_ccopt_clock_tree_spec
[06/17 20:43:38  1739s] Creating clock tree spec for modes (timing configs): default_constraints
[06/17 20:43:38  1739s] cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/17 20:43:38  1739s] Summary for sequential cells idenfication: 
[06/17 20:43:38  1739s] Identified SBFF number: 128
[06/17 20:43:38  1739s] Identified MBFF number: 0
[06/17 20:43:38  1739s] Not identified SBFF number: 0
[06/17 20:43:38  1739s] Not identified MBFF number: 0
[06/17 20:43:38  1739s] Number of sequential cells which are not FFs: 106
[06/17 20:43:38  1739s] 
[06/17 20:43:43  1743s] Analyzing clock structure... 
[06/17 20:43:43  1743s] Analyzing clock structure done.
[06/17 20:43:43  1744s] Extracting original clock gating for clk... 
[06/17 20:43:43  1744s]   clock_tree clk contains 1 sinks and 0 clock gates.
[06/17 20:43:43  1744s]     Found 1 implicit ignore or stop or exclude pin - run report_clock_trees -list_special_pins for more details.
[06/17 20:43:43  1744s]   Extraction for clk complete.
[06/17 20:43:43  1744s] Extracting original clock gating for clk done.
[06/17 20:43:43  1744s] Checking clock tree convergence... 
[06/17 20:43:43  1744s] Checking clock tree convergence done.
[06/17 20:43:43  1744s] Preferred extra space for top nets is 0
[06/17 20:43:43  1744s] Preferred extra space for trunk nets is 1
[06/17 20:43:43  1744s] Preferred extra space for leaf nets is 1
[06/17 20:43:43  1744s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
[06/17 20:43:43  1744s] Set place::cacheFPlanSiteMark to 1
[06/17 20:43:43  1744s] #spOpts: N=180 no_cmu 
[06/17 20:43:43  1744s] Core basic site is core
[06/17 20:43:43  1744s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 20:43:44  1745s] Begin checking placement ... (start mem=2059.4M, init mem=2059.4M)
[06/17 20:43:44  1745s] *info: Placed = 54227         
[06/17 20:43:44  1745s] *info: Unplaced = 0           
[06/17 20:43:44  1745s] Placement Density:37.08%(1735056/4679354)
[06/17 20:43:44  1745s] Finished checkPlace (cpu: total=0:00:01.0, vio checks=0:00:00.2; mem=2059.4M)
[06/17 20:43:44  1745s] Validating CTS configuration... 
[06/17 20:43:44  1745s]   Non-default CCOpt properties:
[06/17 20:43:44  1745s]   preferred_extra_space is set for at least one key
[06/17 20:43:44  1745s]   route_type is set for at least one key
[06/17 20:43:44  1745s]   source_output_max_trans is set for at least one key
[06/17 20:43:44  1745s] setPlaceMode -reorderScan true
[06/17 20:43:44  1745s] #spOpts: N=180 
[06/17 20:43:44  1745s] Core basic site is core
[06/17 20:43:45  1745s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 20:43:45  1746s]   Route type trimming info:
[06/17 20:43:45  1746s]     No route type modifications were made.
[06/17 20:43:45  1746s]   Clock tree balancer configuration for clock_tree clk:
[06/17 20:43:45  1746s]   Non-default CCOpt properties for clock tree clk:
[06/17 20:43:45  1746s]     route_type (leaf): default_route_type_leaf (default: default)
[06/17 20:43:45  1746s]     route_type (trunk): default_route_type_nonleaf (default: default)
[06/17 20:43:45  1746s]     route_type (top): default_route_type_nonleaf (default: default)
[06/17 20:43:45  1746s] **ERROR: (IMPCCOPT-1146):	Clock tree clk cannot use the following cells.
[06/17 20:43:45  1746s]   CTS will not be able to run on this clock tree.
[06/17 20:43:45  1746s] ICF is cant_use for the following reasons: missing time lib data.  This affects the following instances: u_ring/PAD_CLK/PAD
[06/17 20:43:45  1746s] Please load time libs for those cells missing time lib data. If you have set this to be a stop pin using 'set_db pin:<pin> .cts_sink_type stop', but have omitted to specify caps using 'set_db pin:<pin> .cts_capacitance_override -index {delay_corner <DC>} <value>' for ALL delay corners, you will also see this error.
[06/17 20:43:45  1746s] 
[06/17 20:43:45  1746s] Validating CTS configuration done.
[06/17 20:43:45  1746s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/17 20:43:45  1746s] Set place::cacheFPlanSiteMark to 0
[06/17 20:43:45  1746s] 
[06/17 20:43:45  1746s] *** Summary of all messages that are not suppressed in this session:
[06/17 20:43:45  1746s] Severity  ID               Count  Summary                                  
[06/17 20:43:45  1746s] ERROR     IMPCCOPT-1146        1  Clock tree %s cannot use the following c...
[06/17 20:43:45  1746s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/17 20:43:45  1746s] *** Message Summary: 0 warning(s), 2 error(s)
[06/17 20:43:45  1746s] 
[06/17 20:43:45  1746s] **ccopt_design ... cpu = 0:00:07, real = 0:00:07, mem = 1984.7M, totSessionCpu=0:29:06 **
[06/17 20:43:45  1746s] 
[06/17 20:43:45  1746s] [DEV]innovus 2> E
[DEV]innovus 2> E
[DEV]innovus 2>
 E[DEV]innovus 2> 
E[DEV]innovus 2> exit

[06/17 21:08:07  1974s] *** Memory Usage v#1 (Current mem = 1984.695M, initial mem = 173.871M) ***
[06/17 21:08:07  1974s] 
[06/17 21:08:07  1974s] *** Summary of all messages that are not suppressed in this session:
[06/17 21:08:07  1974s] Severity  ID               Count  Summary                                  
[06/17 21:08:07  1974s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/17 21:08:07  1974s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/17 21:08:07  1974s] WARNING   IMPFP-317            1  After shiftBased resize, ROUTED pre-rout...
[06/17 21:08:07  1974s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/17 21:08:07  1974s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[06/17 21:08:07  1974s] WARNING   IMPFP-4031           3  Adjusting '%s'(according to %s) from %s ...
[06/17 21:08:07  1974s] WARNING   IMPPTN-1754        232  %.2f%% of possible pin-positions on laye...
[06/17 21:08:07  1974s] WARNING   IMPPTN-233           6  No legal free slots available for %s of ...
[06/17 21:08:07  1974s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[06/17 21:08:07  1974s] WARNING   IMPEXT-6197          8  The Cap table file is not specified. Thi...
[06/17 21:08:07  1974s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[06/17 21:08:07  1974s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[06/17 21:08:07  1974s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[06/17 21:08:07  1974s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[06/17 21:08:07  1974s] WARNING   IMPDB-2136          90  %s term '%s' of %s instance '%s' does no...
[06/17 21:08:07  1974s] WARNING   IMPDB-2137          40  Floating %s term %s of %sinst %s.        
[06/17 21:08:07  1974s] WARNING   IMPDB-1256           3  Pin %s of instance '%s' is a POWER type ...
[06/17 21:08:07  1974s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[06/17 21:08:07  1974s] WARNING   IMPPP-531           88  ViaGen Warning: %s rule violation, no vi...
[06/17 21:08:07  1974s] WARNING   IMPPP-4055           2  The run time of add_stripes will degrade...
[06/17 21:08:07  1974s] WARNING   IMPPP-4063           2  Multi-CPU is set to 4 in add_stripes.  W...
[06/17 21:08:07  1974s] WARNING   IMPPP-354            1  The power planner did not generate %s st...
[06/17 21:08:07  1974s] WARNING   IMPSR-1253           5  Cannot find any standard cell pin connec...
[06/17 21:08:07  1974s] WARNING   IMPSR-1254           7  Cannot find any block pin of net %s. Che...
[06/17 21:08:07  1974s] WARNING   IMPSR-1256           5  Cannot find any CORE class pad pin of ne...
[06/17 21:08:07  1974s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[06/17 21:08:07  1974s] WARNING   IMPSC-1253           4  Unable to reorder %d scan chain%c.       
[06/17 21:08:07  1974s] WARNING   IMPSC-1001           6  Unable to trace scan chain "%s". Check t...
[06/17 21:08:07  1974s] WARNING   IMPSC-1117           4  Skip reordering scan chain "%s" because ...
[06/17 21:08:07  1974s] WARNING   IMPOPT-3184        408  Can not find inst '%s'.                  
[06/17 21:08:07  1974s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/17 21:08:07  1974s] WARNING   IMPOPT-7098         12  WARNING: %s is an undriven net with %d f...
[06/17 21:08:07  1974s] ERROR     IMPCCOPT-1146        1  Clock tree %s cannot use the following c...
[06/17 21:08:07  1974s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/17 21:08:07  1974s] *** Message Summary: 3361 warning(s), 4 error(s)
[06/17 21:08:07  1974s] 
[06/17 21:08:07  1974s] --- Ending "Innovus" (totcpu=0:32:54, real=0:38:04, mem=1984.7M) ---
