<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test_cam.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Captura_de_datos.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Captura_de_datos.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Captura_de_datos.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Captura_de_datos.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Captura_de_datos.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Captura_de_datos.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Captura_de_datos.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Captura_de_datos.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Captura_de_datos_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Captura_de_datos_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Captura_de_datos_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Captura_de_datos_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clk24_25_nexys4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clk24_25_nexys4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clk24_25_nexys4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clk24_25_nexys4.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk24_25_nexys4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clk24_25_nexys4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clk24_25_nexys4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clk24_25_nexys4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clk24_25_nexys4_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk24_25_nexys4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test_cam.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="test_cam.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="test_cam.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="test_cam.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_cam.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="test_cam.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="test_cam.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test_cam.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="test_cam.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_cam_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_cam_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_cam_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_cam_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_cam_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_cam_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573576543" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573576543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573677362" xil_pn:in_ck="-3588444830356887909" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573677362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Captura_de_datos.v"/>
      <outfile xil_pn:name="Captura_de_datos_test.v"/>
      <outfile xil_pn:name="clk24_25_nexys4.v"/>
      <outfile xil_pn:name="src/PLL/clk_32MHZ_to_25M_24M.v"/>
      <outfile xil_pn:name="src/VGA_driver.v"/>
      <outfile xil_pn:name="src/buffer_ram_dp.v"/>
      <outfile xil_pn:name="src/test_cam.v"/>
    </transform>
    <transform xil_pn:end_ts="1573677154" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5991799297889344583" xil_pn:start_ts="1573677154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573677154" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3213825380251132421" xil_pn:start_ts="1573677154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573677154" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6862149047831573515" xil_pn:start_ts="1573677154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573677362" xil_pn:in_ck="-3588444830356887909" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573677362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Captura_de_datos.v"/>
      <outfile xil_pn:name="Captura_de_datos_test.v"/>
      <outfile xil_pn:name="clk24_25_nexys4.v"/>
      <outfile xil_pn:name="src/PLL/clk_32MHZ_to_25M_24M.v"/>
      <outfile xil_pn:name="src/VGA_driver.v"/>
      <outfile xil_pn:name="src/buffer_ram_dp.v"/>
      <outfile xil_pn:name="src/test_cam.v"/>
    </transform>
    <transform xil_pn:end_ts="1573677366" xil_pn:in_ck="-3588444830356887909" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6227233221113579533" xil_pn:start_ts="1573677362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_cam_beh.prj"/>
      <outfile xil_pn:name="test_cam_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573677366" xil_pn:in_ck="-7291464023783225889" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2069945342226512880" xil_pn:start_ts="1573677366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_cam_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1573675654" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1573675654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573676721" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3900242792072857019" xil_pn:start_ts="1573676721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573676721" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6862149047831573515" xil_pn:start_ts="1573676721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573676721" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1573676721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573676721" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5991799297889344583" xil_pn:start_ts="1573676721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573676721" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1573676721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573676721" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2140612264120840127" xil_pn:start_ts="1573676721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573677078" xil_pn:in_ck="5890208179208409990" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3633249574609842788" xil_pn:start_ts="1573677070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Captura_de_datos.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clk24_25_nexys4.ngr"/>
      <outfile xil_pn:name="test_cam.lso"/>
      <outfile xil_pn:name="test_cam.ngc"/>
      <outfile xil_pn:name="test_cam.ngr"/>
      <outfile xil_pn:name="test_cam.prj"/>
      <outfile xil_pn:name="test_cam.stx"/>
      <outfile xil_pn:name="test_cam.syr"/>
      <outfile xil_pn:name="test_cam.xst"/>
      <outfile xil_pn:name="test_cam_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
