#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Tue Feb 27 11:07:47 2018
# Process ID: 2632
# Current directory: E:/ZedBoard_Projects/SIN_BRAM/zed
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11308 E:\ZedBoard_Projects\SIN_BRAM\zed\fmcomms1_zed.xpr
# Log file: E:/ZedBoard_Projects/SIN_BRAM/zed/vivado.log
# Journal file: E:/ZedBoard_Projects/SIN_BRAM/zed\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.xpr
open_bd_design {E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property  ip_repo_paths  {c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library C:/Users/Dr-Abbasfar/Desktop/SinGenerator} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sinGenerator:1.0 sinGenerator_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sys_ps7/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sys_ps7/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins sinGenerator_0/s_axi_CRTL_BUS]
endgroup
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins sinGenerator_0/dataToBram_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
save_bd_design
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
file copy -force E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.runs/impl_1/system_top.sysdef E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk/system_top.hdf

launch_sdk -workspace E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk -hwspec E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk/system_top.hdf
launch_sdk -workspace E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk -hwspec E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk/system_top.hdf
connect_hw_server
close_hw
