FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright 2016 Icenowy Zheng <icenowy@aosc.io>
/* bench 1299.2.0 178956bbb96e */
/* bench 1299.2.1 47e01ffcc59d */
/* bench 1299.2.2 d1057631fcad */
/* bench 1299.2.3 f58ebe806d2b */
/* bench 1299.2.4 7f60e94764ce */
/* bench 1299.2.5 a725f40bf288 */
/* bench 1299.2.6 6a68ea2e9b9f */
/* bench 1299.2.7 1c35caa050bb */
/* bench 1299.2.8 900fc4644fed */
#ifndef _CCU_SUN50I_H6_H_
#define _CCU_SUN50I_H6_H_

#include <dt-bindings/clock/sun50i-h6-ccu.h>
#include <dt-bindings/reset/sun50i-h6-ccu.h>

#define CLK_OSC12M		0
#define CLK_PLL_CPUX		1
#define CLK_PLL_DDR0		2

/* PLL_PERIPH0 exported for PRCM */

#define CLK_PLL_PERIPH0_2X	4
#define CLK_PLL_PERIPH0_4X	5
#define CLK_PLL_PERIPH1		6
#define CLK_PLL_PERIPH1_2X	7
#define CLK_PLL_PERIPH1_4X	8
#define CLK_PLL_GPU		9
#define CLK_PLL_VIDEO0		10
#define CLK_PLL_VIDEO0_4X	11
#define CLK_PLL_VIDEO1		12
#define CLK_PLL_VIDEO1_4X	13
#define CLK_PLL_VE		14
#define CLK_PLL_DE		15
#define CLK_PLL_HSIC		16
#define CLK_PLL_AUDIO_BASE	17
#define CLK_PLL_AUDIO		18
#define CLK_PLL_AUDIO_2X	19
#define CLK_PLL_AUDIO_4X	20

/* CPUX clock exported for DVFS */

#define CLK_AXI			22
#define CLK_CPUX_APB		23
/* bench 18300.1.0 ff5cc0aafbe5 */
/* bench 18300.1.1 bb3eb9c7004b */
/* bench 18300.1.2 929071bf6a2e */
/* bench 18300.1.3 2cdfdc9a6ac0 */
/* bench 18300.1.4 f0219149399a */
/* bench 18300.1.5 c33d011d0a1e */
/* bench 18300.1.6 267ad9db43a7 */
/* bench 18300.1.7 0ff8248a7b50 */
/* bench 18300.1.8 9ad725cc0b89 */
/* bench 18300.1.9 e76fc6e1f69e */
/* bench 18300.1.10 ee16f7936f6e */
/* bench 18300.1.11 6725214f4b3d */
/* bench 18300.1.12 94c18cf42948 */
#define CLK_AHB3		25

/* APB1 clock exported for PIO */

#define CLK_APB2		27
#define CLK_MBUS		28

/* All module clocks and bus gates are exported except DRAM */

#define CLK_DRAM		52

#define CLK_BUS_DRAM		60

#define CLK_NUMBER		(CLK_BUS_HDCP + 1)

#endif /* _CCU_SUN50I_H6_H_ */
