read -sv run_verilog_mid/adder_32b_9_62_d17fb547e44295a3c869444497b6c9c9.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_62_d17fb547e44295a3c869444497b6c9c9_yosys.v
