#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x57420c7cdc60 .scope module, "tb_top_logc" "tb_top_logc" 2 3;
 .timescale -12 -12;
P_0x57420c7a5c40 .param/l "ADDR_WIDTH" 1 2 15, +C4<00000000000000000000000000000101>;
P_0x57420c7a5c80 .param/l "DATA_WIDTH" 1 2 9, +C4<00000000000000000000000000110000>;
P_0x57420c7a5cc0 .param/l "DEPTH" 0 2 7, +C4<00000000000000000000000000011110>;
P_0x57420c7a5d00 .param/l "FRAC_WIDTH" 1 2 10, +C4<00000000000000000000000000010000>;
P_0x57420c7a5d40 .param/l "MIN_THRESHOLD" 1 2 11, +C4<00000000000000000000000000000001>;
P_0x57420c7a5d80 .param/l "NORM_WIDTH" 1 2 12, +C4<000000000000000000000000000010001>;
P_0x57420c7a5dc0 .param/l "SHIFT_WIDTH" 1 2 13, +C4<00000000000000000000000000000110>;
v0x57420c83d530_0 .var "clk", 0 0;
v0x57420c83d5d0_0 .net "comp_frac", 16 0, v0x57420c83c0f0_0;  1 drivers
v0x57420c83d690_0 .net "comp_int", 5 0, v0x57420c83a750_0;  1 drivers
v0x57420c83d780_0 .var "data_in", 47 0;
v0x57420c83d840_0 .net "data_out", 47 0, L_0x57420c81c6d0;  1 drivers
v0x57420c83d930_0 .net "fifo_count", 5 0, L_0x57420c83e830;  1 drivers
v0x57420c83d9f0_0 .net "fifo_out_valid", 0 0, L_0x57420c83e740;  1 drivers
v0x57420c83dae0_0 .net "pir", 0 0, L_0x57420c84ee70;  1 drivers
v0x57420c83db80_0 .var "reset", 0 0;
S_0x57420c7da510 .scope module, "fifo_inst" "fifo" 2 31, 3 1 0, S_0x57420c7cdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 48 "data_in";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 48 "data_out";
    .port_info 6 /OUTPUT 6 "fifo_count";
    .port_info 7 /OUTPUT 1 "out_valid";
P_0x57420c81c310 .param/l "ADDR_WIDTH" 1 3 16, +C4<00000000000000000000000000000101>;
P_0x57420c81c350 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000110000>;
P_0x57420c81c390 .param/l "DEPTH" 1 3 15, +C4<00000000000000000000000000011110>;
L_0x57420c81c6d0 .functor BUFZ 48, L_0x57420c83dee0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
L_0x57420c81b970 .functor XOR 1, L_0x57420c83e2d0, L_0x57420c83e3b0, C4<0>, C4<0>;
L_0x57420c83e630 .functor AND 1, L_0x57420c81b970, L_0x57420c83e4f0, C4<1>, C4<1>;
v0x57420c7f0f50_0 .net *"_ivl_15", 0 0, L_0x57420c83e2d0;  1 drivers
v0x57420c7f0dd0_0 .net *"_ivl_17", 0 0, L_0x57420c83e3b0;  1 drivers
v0x57420c8073a0_0 .net *"_ivl_18", 0 0, L_0x57420c81b970;  1 drivers
v0x57420c8041e0_0 .net *"_ivl_20", 0 0, L_0x57420c83e4f0;  1 drivers
v0x57420c801cc0_0 .net *"_ivl_4", 47 0, L_0x57420c83dee0;  1 drivers
v0x57420c81c870_0 .net *"_ivl_6", 5 0, L_0x57420c83dfe0;  1 drivers
L_0x7ef05126e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57420c81ba40_0 .net *"_ivl_9", 0 0, L_0x7ef05126e018;  1 drivers
v0x57420c838380_0 .net "clk", 0 0, v0x57420c83d530_0;  1 drivers
v0x57420c838440_0 .net "data_in", 47 0, v0x57420c83d780_0;  1 drivers
v0x57420c838520_0 .net "data_out", 47 0, L_0x57420c81c6d0;  alias, 1 drivers
v0x57420c838600_0 .net "empty", 0 0, L_0x57420c83e190;  1 drivers
v0x57420c8386c0_0 .net "fifo_count", 5 0, L_0x57420c83e830;  alias, 1 drivers
v0x57420c8387a0 .array "fifo_mem", 29 0, 47 0;
v0x57420c838860_0 .net "full", 0 0, L_0x57420c83e630;  1 drivers
v0x57420c838920_0 .net "out_valid", 0 0, L_0x57420c83e740;  alias, 1 drivers
v0x57420c8389e0_0 .net "rd_en", 0 0, L_0x57420c84ee70;  alias, 1 drivers
v0x57420c838aa0_0 .net "rd_ptr", 4 0, L_0x57420c83dde0;  1 drivers
v0x57420c838b80_0 .var "rd_ptr_ext", 5 0;
v0x57420c838c60_0 .net "reset", 0 0, v0x57420c83db80_0;  1 drivers
L_0x7ef05126e060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57420c838d20_0 .net "wr_en", 0 0, L_0x7ef05126e060;  1 drivers
v0x57420c838de0_0 .net "wr_ptr", 4 0, L_0x57420c83dd40;  1 drivers
v0x57420c838ec0_0 .var "wr_ptr_ext", 5 0;
E_0x57420c7dce50 .event posedge, v0x57420c838c60_0, v0x57420c838380_0;
L_0x57420c83dd40 .part v0x57420c838ec0_0, 0, 5;
L_0x57420c83dde0 .part v0x57420c838b80_0, 0, 5;
L_0x57420c83dee0 .array/port v0x57420c8387a0, L_0x57420c83dfe0;
L_0x57420c83dfe0 .concat [ 5 1 0 0], L_0x57420c83dde0, L_0x7ef05126e018;
L_0x57420c83e190 .cmp/eq 6, v0x57420c838ec0_0, v0x57420c838b80_0;
L_0x57420c83e2d0 .part v0x57420c838ec0_0, 5, 1;
L_0x57420c83e3b0 .part v0x57420c838b80_0, 5, 1;
L_0x57420c83e4f0 .cmp/eq 5, L_0x57420c83dd40, L_0x57420c83dde0;
L_0x57420c83e740 .reduce/nor L_0x57420c83e190;
L_0x57420c83e830 .arith/sub 6, v0x57420c838ec0_0, v0x57420c838b80_0;
S_0x57420c7da8c0 .scope module, "top_logc_0" "top_logc" 2 48, 4 1 0, S_0x57420c7cdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 48 "data_in";
    .port_info 3 /INPUT 1 "fifo_out_valid";
    .port_info 4 /OUTPUT 1 "log_in_ready";
    .port_info 5 /OUTPUT 6 "comp_int";
    .port_info 6 /OUTPUT 17 "comp_frac";
P_0x57420c8390c0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000110000>;
P_0x57420c839100 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x57420c839140 .param/l "MIN_THRESHOLD" 0 4 4, +C4<00000000000000000000000000000001>;
P_0x57420c839180 .param/l "NORM_WIDTH" 0 4 5, +C4<000000000000000000000000000010001>;
P_0x57420c8391c0 .param/l "SHIFT_WIDTH" 0 4 6, +C4<00000000000000000000000000000110>;
L_0x57420c83e8d0 .functor BUFZ 1, L_0x57420c83e740, C4<0>, C4<0>, C4<0>;
L_0x57420c83eba0 .functor BUFZ 1, L_0x57420c84f0e0, C4<0>, C4<0>, C4<0>;
L_0x57420c83ec10 .functor BUFZ 1, v0x57420c83aab0_0, C4<0>, C4<0>, C4<0>;
v0x57420c83c9d0_0 .net "clk", 0 0, v0x57420c83d530_0;  alias, 1 drivers
v0x57420c83ca90_0 .net "comp_frac", 16 0, v0x57420c83c0f0_0;  alias, 1 drivers
v0x57420c83cb50_0 .net "comp_int", 5 0, v0x57420c83a750_0;  alias, 1 drivers
v0x57420c83cc20_0 .net "data_in", 47 0, L_0x57420c81c6d0;  alias, 1 drivers
v0x57420c83ccc0_0 .net "fifo_out_valid", 0 0, L_0x57420c83e740;  alias, 1 drivers
v0x57420c83cdb0_0 .net "frac_in_ready", 0 0, L_0x57420c84f0e0;  1 drivers
v0x57420c83ce50_0 .net "frac_in_valid", 0 0, L_0x57420c83ec10;  1 drivers
L_0x7ef05126e0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57420c83cf20_0 .net "frac_out_ready", 0 0, L_0x7ef05126e0a8;  1 drivers
v0x57420c83cff0_0 .net "frac_out_valid", 0 0, v0x57420c83c370_0;  1 drivers
v0x57420c83d0c0_0 .net "int_data_out", 16 0, v0x57420c83a380_0;  1 drivers
v0x57420c83d160_0 .net "int_in_valid", 0 0, L_0x57420c83e8d0;  1 drivers
v0x57420c83d200_0 .net "int_out_ready", 0 0, L_0x57420c83eba0;  1 drivers
v0x57420c83d2d0_0 .net "int_out_valid", 0 0, v0x57420c83aab0_0;  1 drivers
v0x57420c83d3a0_0 .net "log_in_ready", 0 0, L_0x57420c84ee70;  alias, 1 drivers
v0x57420c83d490_0 .net "reset", 0 0, v0x57420c83db80_0;  alias, 1 drivers
S_0x57420c7cd890 .scope module, "int_calc_0" "int_calc" 4 39, 5 1 0, S_0x57420c7da8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1 "out_ready";
    .port_info 4 /INPUT 48 "data_in";
    .port_info 5 /OUTPUT 1 "out_valid";
    .port_info 6 /OUTPUT 1 "in_ready";
    .port_info 7 /OUTPUT 6 "int_part";
    .port_info 8 /OUTPUT 17 "data_out";
P_0x57420c839500 .param/l "CALC_SHIFT" 1 5 26, +C4<00000000000000000000000000000011>;
P_0x57420c839540 .param/l "CALC_ZP" 1 5 26, +C4<00000000000000000000000000000001>;
P_0x57420c839580 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000110000>;
P_0x57420c8395c0 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x57420c839600 .param/l "IDLE" 1 5 26, +C4<00000000000000000000000000000000>;
P_0x57420c839640 .param/l "LOAD_DOUT" 1 5 26, +C4<00000000000000000000000000000100>;
P_0x57420c839680 .param/l "MIN_THRESHOLD" 0 5 4, +C4<00000000000000000000000000000001>;
P_0x57420c8396c0 .param/l "NORM_WIDTH" 0 5 5, +C4<000000000000000000000000000010001>;
P_0x57420c839700 .param/l "PROCESS" 1 5 26, +C4<00000000000000000000000000000010>;
P_0x57420c839740 .param/l "SEND" 1 5 26, +C4<00000000000000000000000000000101>;
P_0x57420c839780 .param/l "SHIFT_WIDTH" 0 5 6, +C4<00000000000000000000000000000110>;
v0x57420c839ef0_0 .net *"_ivl_0", 31 0, L_0x57420c83ed20;  1 drivers
L_0x7ef05126e0f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57420c839ff0_0 .net *"_ivl_3", 28 0, L_0x7ef05126e0f0;  1 drivers
L_0x7ef05126e138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57420c83a0d0_0 .net/2u *"_ivl_4", 31 0, L_0x7ef05126e138;  1 drivers
v0x57420c83a1c0_0 .net "clk", 0 0, v0x57420c83d530_0;  alias, 1 drivers
v0x57420c83a290_0 .net "data_in", 47 0, L_0x57420c81c6d0;  alias, 1 drivers
v0x57420c83a380_0 .var "data_out", 16 0;
v0x57420c83a440_0 .var "found", 0 0;
v0x57420c83a500_0 .var/i "i", 31 0;
v0x57420c83a5e0_0 .net "in_ready", 0 0, L_0x57420c84ee70;  alias, 1 drivers
v0x57420c83a6b0_0 .net "in_valid", 0 0, L_0x57420c83e8d0;  alias, 1 drivers
v0x57420c83a750_0 .var "int_part", 5 0;
v0x57420c83a830_0 .var "msb_index", 5 0;
v0x57420c83a910_0 .var "next_state", 2 0;
v0x57420c83a9f0_0 .net "out_ready", 0 0, L_0x57420c83eba0;  alias, 1 drivers
v0x57420c83aab0_0 .var "out_valid", 0 0;
v0x57420c83ab70_0 .net "reset", 0 0, v0x57420c83db80_0;  alias, 1 drivers
v0x57420c83ac40_0 .var "sample_reg", 47 0;
v0x57420c83ad00_0 .var "shift_reg", 47 0;
v0x57420c83ade0_0 .var "state", 2 0;
v0x57420c83aec0_0 .var "zp_reg", 47 0;
E_0x57420c7deae0 .event posedge, v0x57420c838380_0;
E_0x57420c7c79b0 .event edge, v0x57420c83ade0_0, v0x57420c8389e0_0, v0x57420c83a6b0_0, v0x57420c83a9f0_0;
L_0x57420c83ed20 .concat [ 3 29 0 0], v0x57420c83ade0_0, L_0x7ef05126e0f0;
L_0x57420c84ee70 .cmp/eq 32, L_0x57420c83ed20, L_0x7ef05126e138;
S_0x57420c83b0c0 .scope module, "log_frac_calc_0" "log_frac_calc" 4 55, 6 1 0, S_0x57420c7da8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1 "out_ready";
    .port_info 4 /INPUT 17 "data_in";
    .port_info 5 /OUTPUT 1 "out_valid";
    .port_info 6 /OUTPUT 1 "in_ready";
    .port_info 7 /OUTPUT 17 "log_frac_out";
P_0x57420c83b270 .param/l "CALC" 1 6 62, +C4<00000000000000000000000000000001>;
P_0x57420c83b2b0 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000110000>;
P_0x57420c83b2f0 .param/l "DONE" 1 6 62, +C4<00000000000000000000000000000010>;
P_0x57420c83b330 .param/l "FRAC_WIDTH" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x57420c83b370 .param/l "IDLE" 1 6 62, +C4<00000000000000000000000000000000>;
P_0x57420c83b3b0 .param/l "NORM_WIDTH" 0 6 4, +C4<000000000000000000000000000010001>;
v0x57420c83b860_0 .net *"_ivl_0", 31 0, L_0x57420c84eff0;  1 drivers
L_0x7ef05126e180 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57420c83b960_0 .net *"_ivl_3", 29 0, L_0x7ef05126e180;  1 drivers
L_0x7ef05126e1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57420c83ba40_0 .net/2u *"_ivl_4", 31 0, L_0x7ef05126e1c8;  1 drivers
v0x57420c83bb30_0 .net "clk", 0 0, v0x57420c83d530_0;  alias, 1 drivers
v0x57420c83bc20 .array "cordic_x_constants", 0 15, 16 0;
v0x57420c83bd30_0 .net "data_in", 16 0, v0x57420c83a380_0;  alias, 1 drivers
v0x57420c83bdf0_0 .var "i", 5 0;
v0x57420c83beb0_0 .net "in_ready", 0 0, L_0x57420c84f0e0;  alias, 1 drivers
v0x57420c83bf70_0 .net "in_valid", 0 0, L_0x57420c83ec10;  alias, 1 drivers
v0x57420c83c030 .array "log2_constants", 0 15, 15 0;
v0x57420c83c0f0_0 .var "log_frac_out", 16 0;
v0x57420c83c1d0_0 .var "next_state", 1 0;
v0x57420c83c2b0_0 .net "out_ready", 0 0, L_0x7ef05126e0a8;  alias, 1 drivers
v0x57420c83c370_0 .var "out_valid", 0 0;
v0x57420c83c430_0 .net "reset", 0 0, v0x57420c83db80_0;  alias, 1 drivers
v0x57420c83c4d0_0 .var "state", 1 0;
v0x57420c83c5b0_0 .var "x_reg", 16 0;
v0x57420c83c7a0_0 .var "z_reg", 16 0;
E_0x57420c81d000/0 .event edge, v0x57420c83c4d0_0, v0x57420c83bf70_0, v0x57420c83beb0_0, v0x57420c83bdf0_0;
E_0x57420c81d000/1 .event edge, v0x57420c83c370_0, v0x57420c83c2b0_0;
E_0x57420c81d000 .event/or E_0x57420c81d000/0, E_0x57420c81d000/1;
L_0x57420c84eff0 .concat [ 2 30 0 0], v0x57420c83c4d0_0, L_0x7ef05126e180;
L_0x57420c84f0e0 .cmp/eq 32, L_0x57420c84eff0, L_0x7ef05126e1c8;
    .scope S_0x57420c7da510;
T_0 ;
    %wait E_0x57420c7dce50;
    %load/vec4 v0x57420c838c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57420c838ec0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x57420c838b80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x57420c838d20_0;
    %load/vec4 v0x57420c838860_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x57420c838440_0;
    %load/vec4 v0x57420c838de0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57420c8387a0, 0, 4;
    %load/vec4 v0x57420c838ec0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x57420c838ec0_0, 0;
T_0.2 ;
    %load/vec4 v0x57420c8389e0_0;
    %load/vec4 v0x57420c838600_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x57420c838b80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x57420c838b80_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x57420c7cd890;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57420c83a440_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x57420c7cd890;
T_2 ;
    %wait E_0x57420c7c79b0;
    %load/vec4 v0x57420c83ade0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x57420c83a5e0_0;
    %load/vec4 v0x57420c83a6b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 3;
    %store/vec4 v0x57420c83a910_0, 0, 3;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x57420c83a910_0, 0, 3;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x57420c83a910_0, 0, 3;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x57420c83a910_0, 0, 3;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x57420c83a910_0, 0, 3;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x57420c83a9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %pad/s 3;
    %store/vec4 v0x57420c83a910_0, 0, 3;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x57420c7cd890;
T_3 ;
    %wait E_0x57420c7deae0;
    %load/vec4 v0x57420c83ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x57420c83ac40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57420c83aab0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x57420c83ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57420c83a440_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x57420c83ade0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x57420c83a5e0_0;
    %load/vec4 v0x57420c83a6b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v0x57420c83a290_0;
    %assign/vec4 v0x57420c83ac40_0, 0;
T_3.9 ;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x57420c83ac40_0;
    %cmpi/e 0, 0, 48;
    %flag_mov 8, 4;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 48;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %load/vec4 v0x57420c83ac40_0;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %assign/vec4 v0x57420c83aec0_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57420c83a500_0, 0, 32;
T_3.13 ;
    %load/vec4 v0x57420c83a500_0;
    %cmpi/s 47, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.14, 5;
    %load/vec4 v0x57420c83aec0_0;
    %load/vec4 v0x57420c83a500_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x57420c83a440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0x57420c83a500_0;
    %pad/s 6;
    %assign/vec4 v0x57420c83a830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57420c83a440_0, 0;
T_3.17 ;
T_3.15 ;
    %load/vec4 v0x57420c83a500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57420c83a500_0, 0, 32;
    %jmp T_3.13;
T_3.14 ;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x57420c83aec0_0;
    %load/vec4 v0x57420c83a830_0;
    %pad/u 33;
    %subi 16, 0, 33;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x57420c83ad00_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x57420c83a830_0;
    %assign/vec4 v0x57420c83a750_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x57420c83ad00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x57420c83a380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57420c83aab0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57420c83a440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57420c83aab0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %load/vec4 v0x57420c83a910_0;
    %assign/vec4 v0x57420c83ade0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x57420c83b0c0;
T_4 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x57420c83c7a0_0, 0, 17;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x57420c83bdf0_0, 0, 6;
    %end;
    .thread T_4;
    .scope S_0x57420c83b0c0;
T_5 ;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 38355, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 20826, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 11377, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 5739, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 2927, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 1472, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 744, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 373, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 186, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 93, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 47, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 24, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 12, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 6, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83c030, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x57420c83b0c0;
T_6 ;
    %pushi/vec4 98304, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 114688, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 106496, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 102400, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 100352, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 99328, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 98816, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 98560, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 98432, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 98368, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 98336, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 98320, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 98312, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 98308, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 98306, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %pushi/vec4 98305, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x57420c83bc20, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x57420c83b0c0;
T_7 ;
    %wait E_0x57420c81d000;
    %load/vec4 v0x57420c83c4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x57420c83bf70_0;
    %load/vec4 v0x57420c83beb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %pad/s 2;
    %store/vec4 v0x57420c83c1d0_0, 0, 2;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x57420c83bdf0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 2;
    %store/vec4 v0x57420c83c1d0_0, 0, 2;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x57420c83c370_0;
    %load/vec4 v0x57420c83c2b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %pad/s 2;
    %store/vec4 v0x57420c83c1d0_0, 0, 2;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x57420c83b0c0;
T_8 ;
    %wait E_0x57420c7deae0;
    %load/vec4 v0x57420c83c430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x57420c83c4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57420c83c370_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x57420c83c0f0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x57420c83c5b0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x57420c83c7a0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x57420c83bdf0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x57420c83c4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x57420c83beb0_0;
    %load/vec4 v0x57420c83bf70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x57420c83bd30_0;
    %assign/vec4 v0x57420c83c5b0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x57420c83c7a0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x57420c83bdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57420c83c370_0, 0;
T_8.6 ;
    %jmp T_8.5;
T_8.3 ;
    %ix/getv 4, v0x57420c83bdf0_0;
    %load/vec4a v0x57420c83bc20, 4;
    %load/vec4 v0x57420c83c5b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v0x57420c83c5b0_0;
    %load/vec4 v0x57420c83c5b0_0;
    %ix/getv 4, v0x57420c83bdf0_0;
    %shiftr 4;
    %sub;
    %assign/vec4 v0x57420c83c5b0_0, 0;
    %load/vec4 v0x57420c83c7a0_0;
    %ix/getv 4, v0x57420c83bdf0_0;
    %load/vec4a v0x57420c83c030, 4;
    %pad/u 17;
    %add;
    %assign/vec4 v0x57420c83c7a0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x57420c83c5b0_0;
    %assign/vec4 v0x57420c83c5b0_0, 0;
    %load/vec4 v0x57420c83c7a0_0;
    %assign/vec4 v0x57420c83c7a0_0, 0;
T_8.9 ;
    %load/vec4 v0x57420c83bdf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x57420c83bdf0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x57420c83c7a0_0;
    %assign/vec4 v0x57420c83c0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57420c83c370_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v0x57420c83c1d0_0;
    %assign/vec4 v0x57420c83c4d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x57420c7cdc60;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57420c83d530_0, 0, 1;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x57420c83d530_0;
    %inv;
    %store/vec4 v0x57420c83d530_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x57420c7cdc60;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57420c83db80_0, 0, 1;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x57420c83d780_0, 0, 48;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57420c83db80_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x57420c7deae0;
    %vpi_func 2 76 "$random" 32 {0 0 0};
    %pad/s 48;
    %store/vec4 v0x57420c83d780_0, 0, 48;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x57420c7cdc60;
T_11 ;
    %vpi_call 2 83 "$dumpfile", "top_logc_tb.vcd" {0 0 0};
    %vpi_call 2 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x57420c7cdc60 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb/logc/tb_top_logc.v";
    "verilog/logc/fifo.v";
    "verilog/logc/top_logc.v";
    "verilog/logc/int_calc.v";
    "verilog/logc/log_frac_calc.v";
