u_bit_field: entity <%= library_name %>.rggen_bit_field_w01trg
  generic map (
    WRITE_ONE_TRIGGER => <%= write_one_trigger? %>,
    WIDTH             => <%= width %>
  )
  port map (
    i_clk             => i_clk,
    i_rst_n           => i_rst_n,
    i_sw_read_valid   => <%= bit_field_read_valid %>,
    i_sw_write_valid  => <%= bit_field_write_valid %>,
    i_sw_write_enable => "1",
    i_sw_mask         => <%= bit_field_mask %>,
    i_sw_write_data   => <%= bit_field_write_data %>,
    o_sw_read_data    => <%= bit_field_read_data %>,
    o_sw_value        => <%= bit_field_value %>,
    i_value           => (others => '0'),
    o_trigger         => <%= trigger[loop_variables] %>
  );
