

================================================================
== Vitis HLS Report for 'matrix_mutiply_2'
================================================================
* Date:           Tue Jul 18 18:12:16 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        threed_render_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.810 us|  0.810 us|   81|   81|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    144|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    2928|   1692|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    449|    -|
|Register         |        -|    -|     598|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    3526|   2285|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       3|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+----+-----+-----+-----+
    |            Instance            |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------+---------------------------+---------+----+-----+-----+-----+
    |mul_40s_34ns_73_2_1_U105        |mul_40s_34ns_73_2_1        |        0|   4|  197|   81|    0|
    |mul_40s_35ns_73_2_1_U106        |mul_40s_35ns_73_2_1        |        0|   4|  197|   81|    0|
    |mul_40s_40s_73_2_1_U104         |mul_40s_40s_73_2_1         |        0|   4|  197|   81|    0|
    |mux_32_40_1_1_U101              |mux_32_40_1_1              |        0|   0|    0|   14|    0|
    |mux_32_40_1_1_U102              |mux_32_40_1_1              |        0|   0|    0|   14|    0|
    |mux_32_40_1_1_U103              |mux_32_40_1_1              |        0|   0|    0|   14|    0|
    |sdiv_73ns_40s_40_77_seq_1_U107  |sdiv_73ns_40s_40_77_seq_1  |        0|   0|  779|  469|    0|
    |sdiv_73ns_40s_40_77_seq_1_U108  |sdiv_73ns_40s_40_77_seq_1  |        0|   0|  779|  469|    0|
    |sdiv_73ns_40s_40_77_seq_1_U109  |sdiv_73ns_40s_40_77_seq_1  |        0|   0|  779|  469|    0|
    +--------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                           |                           |        0|  12| 2928| 1692|    0|
    +--------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_375_p2    |         +|   0|  0|  13|          10|           1|
    |add_ln14_fu_393_p2    |         +|   0|  0|  13|          10|           2|
    |add_ln16_fu_343_p2    |         +|   0|  0|  12|          11|          11|
    |ret_V_fu_276_p2       |         +|   0|  0|  80|          73|          64|
    |sub_ln16_1_fu_365_p2  |         -|   0|  0|  13|          10|          10|
    |sub_ln16_fu_333_p2    |         -|   0|  0|  13|          10|          10|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 144|         124|          98|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  421|         83|    1|         83|
    |output_vector_address0  |   14|          3|   10|         30|
    |output_vector_d0        |   14|          3|   40|        120|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  449|         89|   51|        233|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  82|   0|   82|          0|
    |r_V_40_reg_412         |  40|   0|   40|          0|
    |r_V_43_reg_455         |  73|   0|   73|          0|
    |r_V_44_reg_417         |  40|   0|   40|          0|
    |r_V_reg_407            |  40|   0|   40|          0|
    |sdiv_ln1303_1_reg_492  |  40|   0|   40|          0|
    |sdiv_ln1303_2_reg_497  |  40|   0|   40|          0|
    |sdiv_ln1303_reg_487    |  40|   0|   40|          0|
    |sext_ln1270_8_reg_437  |  73|   0|   73|          0|
    |sub_ln16_1_reg_480     |  10|   0|   10|          0|
    |tmp_17_reg_450         |  40|   0|   40|          0|
    |tmp_18_reg_470         |  40|   0|   40|          0|
    |tmp_s_reg_445          |  40|   0|   40|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 598|   0|  598|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|       matrix_mutiply.2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|       matrix_mutiply.2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|       matrix_mutiply.2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|       matrix_mutiply.2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|       matrix_mutiply.2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|       matrix_mutiply.2|  return value|
|p_read                  |   in|   40|     ap_none|                 p_read|        scalar|
|p_read1                 |   in|   40|     ap_none|                p_read1|        scalar|
|p_read2                 |   in|   40|     ap_none|                p_read2|        scalar|
|p_read3                 |   in|   40|     ap_none|                p_read3|        scalar|
|p_read4                 |   in|   40|     ap_none|                p_read4|        scalar|
|p_read5                 |   in|   40|     ap_none|                p_read5|        scalar|
|p_read6                 |   in|   40|     ap_none|                p_read6|        scalar|
|p_read7                 |   in|   40|     ap_none|                p_read7|        scalar|
|p_read8                 |   in|   40|     ap_none|                p_read8|        scalar|
|input_vector_offset     |   in|    2|     ap_none|    input_vector_offset|        scalar|
|p_read9                 |   in|   40|     ap_none|                p_read9|        scalar|
|output_vector_address0  |  out|   10|   ap_memory|          output_vector|         array|
|output_vector_ce0       |  out|    1|   ap_memory|          output_vector|         array|
|output_vector_we0       |  out|    1|   ap_memory|          output_vector|         array|
|output_vector_d0        |  out|   40|   ap_memory|          output_vector|         array|
|output_vector_address1  |  out|   10|   ap_memory|          output_vector|         array|
|output_vector_ce1       |  out|    1|   ap_memory|          output_vector|         array|
|output_vector_we1       |  out|    1|   ap_memory|          output_vector|         array|
|output_vector_d1        |  out|   40|   ap_memory|          output_vector|         array|
|output_vector_offset    |   in|    7|     ap_none|   output_vector_offset|        scalar|
|output_vector_offset2   |   in|    2|     ap_none|  output_vector_offset2|        scalar|
+------------------------+-----+-----+------------+-----------------------+--------------+

