m255
K4
z2
13
cModel Technology
Z0 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
Ealu
Z1 w1513082413
Z2 DPx8 lib_core 17 riscv_core_config 0 22 N;0;z2k_Ich@e_gDfJ4R32
Z3 DPx4 ieee 11 numeric_std 0 22 WES[o8HS0jHV[MIXQk2Ha1
Z4 DPx4 ieee 15 std_logic_arith 0 22 I`lKR?Ob>E^B_e2VdVLiQ0
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 @_jbHPR7i^Jh?`2fDCO`m3
Z6 DPx3 std 6 textio 0 22 Y8d?=bLj9m4jiPLbo;>GT0
Z7 DPx4 ieee 14 std_logic_1164 0 22 1bm?@Gd;P>[>_lN8Do9gP3
Z8 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE
Z9 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
Z10 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
l0
L9
V_0j`=RhAR;eYh5<;:cbJc0
!s100 I]P1M]FDoS:H;UFgg3;LI1
Z11 OL;C;10.2c;57
33
Z12 !s110 1513239531
!i10b 1
Z13 !s108 1513239531.037526
Z14 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
Z15 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
!i111 0
Z16 o-quiet -2008 -work LIB_CORE
Z17 tExplicit 1
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 _0j`=RhAR;eYh5<;:cbJc0
l21
L17
V[:dXdG0;Adji`A;MRO2jU1
!s100 [WC1[YQT>ZWh8PGGaET6E1
R11
33
R12
!i10b 1
R13
R14
R15
!i111 0
R16
R17
Ecore
Z18 w1513237648
R2
R3
R4
R5
R6
R7
R8
Z19 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/core.vhd
Z20 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/core.vhd
l0
L9
V8]iN]>k0S;V>h8cj]2f510
R11
33
Z21 !s110 1513239530
Z22 !s108 1513239530.970283
Z23 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
Z24 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
R16
R17
!s100 ^:_55i[ELBFWdQnRz_]=m0
!i10b 1
!i111 0
Acore_arch
R2
R3
R4
R5
R6
R7
DEx4 work 4 core 0 22 8]iN]>k0S;V>h8cj]2f510
l162
L20
VV@;kmIHWCBSeNjWmb@@@c0
R11
33
R21
R22
R23
R24
R16
R17
!s100 7zk11VnIXXmmZM<@NTQPe3
!i10b 1
!i111 0
Ecounter_calculation
Z25 w1512979624
R2
R3
R4
R5
R6
R7
R8
Z26 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
Z27 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
l0
L9
VCVm?LOKhgnlF4XiV7NmN50
R11
33
R21
Z28 !s108 1513239530.903060
Z29 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
Z30 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
R16
R17
!s100 PIzg4YD1d8O;R@BJBi86A0
!i10b 1
!i111 0
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 CVm?LOKhgnlF4XiV7NmN50
l20
L15
V]_c0O:d9bS=iRj16^7R0X1
R11
33
R21
R28
R29
R30
R16
R17
!s100 84<cdXn2_=Hh`dYe0^2dZ0
!i10b 1
!i111 0
Edecode
R18
R2
R3
R4
R5
R6
R7
R8
Z31 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z32 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
V_NQS;mG^0OS8^2?0CF9nD2
R11
33
R21
Z33 !s108 1513239530.835856
Z34 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z35 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
R16
R17
!s100 `LBzh<2K8Ya5WEo6Od@ik3
!i10b 1
!i111 0
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 _NQS;mG^0OS8^2?0CF9nD2
l47
L31
V@Vc1R[Q=?`iN?1H<F^`2k0
R11
33
R21
R33
R34
R35
R16
R17
!s100 0?Q5a1W3Sa[Gko_[LD54:2
!i10b 1
!i111 0
Eexecute
R18
R2
R3
R4
R5
R6
R7
R8
Z36 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
Z37 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
l0
L9
VM>zoZYD1cglAAXKEYnd^n0
R11
33
R21
Z38 !s108 1513239530.767019
Z39 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
Z40 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
R16
R17
!s100 WoF84Q?1:On;Qc[h]SYWn3
!i10b 1
!i111 0
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 M>zoZYD1cglAAXKEYnd^n0
l54
L29
Vg4>EUG[0L86f=4aMY6LWm0
R11
33
R21
R38
R39
R40
R16
R17
!s100 UERjgjzUc]<GeaffMV`1b1
!i10b 1
!i111 0
Efetch
R18
R2
R3
R4
R5
R6
R7
R8
Z41 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
Z42 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
l0
L9
V4EU275M??IM_GAQR`hMdd1
R11
33
R21
Z43 !s108 1513239530.700118
Z44 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
Z45 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
R16
R17
!s100 h:c3J`gLYK;GRRKBc3n=<1
!i10b 1
!i111 0
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 4EU275M??IM_GAQR`hMdd1
l20
L19
VB^i93KbVVD:al]7^gHmUj0
R11
33
R21
R43
R44
R45
R16
R17
!s100 hd^P_R:F=[fz<jWU2NcSQ2
!i10b 1
!i111 0
Ememory_access
R18
R2
R3
R4
R5
R6
R7
R8
Z46 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
Z47 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
l0
L9
VPA66h;9QERMQz7?oGU6IT3
R11
33
R21
Z48 !s108 1513239530.633041
Z49 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
Z50 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
R16
R17
!s100 1a[`5VZifL]B:T72AI`G<3
!i10b 1
!i111 0
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 PA66h;9QERMQz7?oGU6IT3
l33
L27
VlY^^05@g[IELf2WbD6d@?1
R11
33
R21
R48
R49
R50
R16
R17
!s100 ^PC^dOOEi9PO38PHO3QF50
!i10b 1
!i111 0
Eregisterfile
R25
R2
R3
R4
R5
R6
R7
R8
Z51 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z52 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
V<LF2l3@fNJQ:=NJg12TV10
R11
33
R21
Z53 !s108 1513239530.565929
Z54 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z55 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
R16
R17
!s100 AHQ11RTS=>AC>ioU:R<jI1
!i10b 1
!i111 0
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 <LF2l3@fNJQ:=NJg12TV10
l24
L20
V[R:[PG80A0?1oU=H>@nd21
R11
33
R21
R53
R54
R55
R16
R17
!s100 MWe;[U7Q5n6AA`ZeLbe^60
!i10b 1
!i111 0
Priscv_core_config
R3
R4
R5
R6
R7
R18
R8
8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
VN;0;z2k_Ich@e_gDfJ4R32
R11
33
R16
R17
R21
!s100 d<i9A78EkhBi1Tz^NK:m;0
!i10b 1
!s108 1513239530.392142
!s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i111 0
Ewriteback
R18
R2
R3
R4
R5
R6
R7
R8
Z56 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
Z57 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
l0
L9
VH`4O`J_BFEhh;IeA@5:?90
R11
33
R21
Z58 !s108 1513239530.498807
Z59 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
Z60 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
R16
R17
!s100 O7YjM_G5e_iL0RRIQGFd12
!i10b 1
!i111 0
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 H`4O`J_BFEhh;IeA@5:?90
l25
L22
Vbm>XTa19Pj[mDQ9idUSQl3
R11
33
R21
R58
R59
R60
R16
R17
!s100 IRzIWR6`_W59>[zTede]g0
!i10b 1
!i111 0
