<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="generator" content="mm0-doc">
  <meta name="description" content="Documentation for theorem `writeRegT` in `../examples/x86.mm1`.">
  <meta name="keywords" content="mm0, metamath-zero">
  <title>writeRegT - ../examples/x86.mm1 - Metamath Zero</title>
  <link rel="stylesheet" type="text/css" href="../stylesheet.css" />
  <!-- <link rel="shortcut icon" href="../favicon.ico"> -->
</head>
<body>
  <section class="main">
    <h1 class="title">Theorem <a class="thm" href="">writeRegT</a></h1>
    <pre>pub theorem writeRegT (k sz r v: nat):
  $ k e. Config /\
      sz e. WSize /\
      r e. ns (Regs) /\
      v e. ns (Bits (wsizeBits sz)) ->
    writeReg k sz r v e. Config $;</pre>
    <table class="proof">
      <tbody>
        <tr class="proof-head"><th>Step</th><th>Hyp</th><th>Ref</th><th>Expression</th></tr>
        <tr class="st">
          <td><a name="1"/>1</td>
          <td></td>
          <td><a href="eleq1.html">eleq1</a></td>
          <td><pre>if
      (wsizeBits sz = 8)
      (if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))))
      (setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v)) =
    if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))) ->
  (if
        (wsizeBits sz = 8)
        (if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))))
        (setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v)) e.
      Config <->
    if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))) e. Config)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="2"/>2</td>
          <td><a href="#1">1</a></td>
          <td><i>conv</i></td>
          <td><pre>if
      (wsizeBits sz = 8)
      (if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))))
      (setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v)) =
    if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))) ->
  (writeReg k sz r v e. Config <-> if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))) e. Config)</pre></td>
        </tr>        <tr class="st">
          <td><a name="3"/>3</td>
          <td></td>
          <td><a href="eleq1.html">eleq1</a></td>
          <td><pre>if
      (wsizeBits sz = 8)
      (if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))))
      (setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v)) =
    setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v) ->
  (if
        (wsizeBits sz = 8)
        (if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))))
        (setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v)) e.
      Config <->
    setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v) e. Config)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="4"/>4</td>
          <td><a href="#3">3</a></td>
          <td><i>conv</i></td>
          <td><pre>if
      (wsizeBits sz = 8)
      (if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))))
      (setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v)) =
    setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v) ->
  (writeReg k sz r v e. Config <-> setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v) e. Config)</pre></td>
        </tr>        <tr class="st">
          <td><a name="5"/>5</td>
          <td></td>
          <td><a href="ifT.html">ifT</a></td>
          <td><pre>setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4))) e. Config /\ setReg k r (bitsUpdate 0 8 v (readReg k r)) e. Config ->
  if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))) e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="6"/>6</td>
          <td></td>
          <td><a href="setRegT.html">setRegT</a></td>
          <td><pre>k e. Config /\ r - 4 e. ns (Regs) /\ bitsUpdate 8 8 v (readReg k (r - 4)) e. ns (u64) -> setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4))) e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="7"/>7</td>
          <td></td>
          <td><a href="an4l.html">an4l</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> k e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="8"/>8</td>
          <td></td>
          <td><a href="Bitsle1.html">Bitsle1</a></td>
          <td><pre>r - 4 <= r -> r e. ns (Bits 4) -> r - 4 e. ns (Bits 4)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="9"/>9</td>
          <td><a href="#8">8</a></td>
          <td><i>conv</i></td>
          <td><pre>r - 4 <= r -> r e. ns (Regs) -> r - 4 e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="10"/>10</td>
          <td></td>
          <td><a href="subleid.html">subleid</a></td>
          <td><pre>r - 4 <= r</pre></td>
        </tr>        <tr class="st">
          <td><a name="11"/>11</td>
          <td><a href="#9">9</a>, <a href="#10">10</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>r e. ns (Regs) -> r - 4 e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="12"/>12</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> r e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="13"/>13</td>
          <td><a href="#11">11</a>, <a href="#12">12</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> r - 4 e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="14"/>14</td>
          <td><a href="#7">7</a>, <a href="#13">13</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> k e. Config /\ r - 4 e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="15"/>15</td>
          <td></td>
          <td><a href="bitsUpdateT.html">bitsUpdateT</a></td>
          <td><pre>8 + 8 <= 64 /\ v e. ns (Bits 8) /\ readReg k (r - 4) e. ns (Bits 64) -> bitsUpdate 8 8 v (readReg k (r - 4)) e. ns (Bits 64)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="16"/>16</td>
          <td><a href="#15">15</a></td>
          <td><i>conv</i></td>
          <td><pre>8 + 8 <= 64 /\ v e. ns (Bits 8) /\ readReg k (r - 4) e. ns (Bits 64) -> bitsUpdate 8 8 v (readReg k (r - 4)) e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="17"/>17</td>
          <td></td>
          <td><a href="ian.html">ian</a></td>
          <td><pre>8 + 8 <= 64 -> v e. ns (Bits 8) -> 8 + 8 <= 64 /\ v e. ns (Bits 8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="18"/>18</td>
          <td></td>
          <td><a href="dec8.html">dec8</a></td>
          <td><pre>8 = h2n (x8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="19"/>19</td>
          <td></td>
          <td><a href="decadd88.html">decadd88</a></td>
          <td><pre>h2n (x8) + h2n (x8) = h2n (x1) :x x0</pre></td>
        </tr>        <tr class="st">
          <td><a name="20"/>20</td>
          <td><a href="#18">18</a>, <a href="#18">18</a>, <a href="#19">19</a></td>
          <td><a href="addeql.html">addeql</a></td>
          <td><pre>8 + 8 = h2n (x1) :x x0</pre></td>
        </tr>        <tr class="st">
          <td><a name="21"/>21</td>
          <td></td>
          <td><a href="dec64.html">dec64</a></td>
          <td><pre>64 = h2n (x4) :x x0</pre></td>
        </tr>        <tr class="st">
          <td><a name="22"/>22</td>
          <td></td>
          <td><a href="declt14.html">declt14</a></td>
          <td><pre>h2n (x1) < h2n (x4)</pre></td>
        </tr>        <tr class="st">
          <td><a name="23"/>23</td>
          <td><a href="#22">22</a></td>
          <td><a href="decltx1.html">decltx1</a></td>
          <td><pre>h2n (x1) :x x0 < h2n (x4) :x x0</pre></td>
        </tr>        <tr class="st">
          <td><a name="24"/>24</td>
          <td><a href="#23">23</a></td>
          <td><a href="ltlei.html">ltlei</a></td>
          <td><pre>h2n (x1) :x x0 <= h2n (x4) :x x0</pre></td>
        </tr>        <tr class="st">
          <td><a name="25"/>25</td>
          <td><a href="#20">20</a>, <a href="#21">21</a>, <a href="#24">24</a></td>
          <td><a href="leeql.html">leeql</a></td>
          <td><pre>8 + 8 <= 64</pre></td>
        </tr>        <tr class="st">
          <td><a name="26"/>26</td>
          <td><a href="#17">17</a>, <a href="#25">25</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>v e. ns (Bits 8) -> 8 + 8 <= 64 /\ v e. ns (Bits 8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="27"/>27</td>
          <td></td>
          <td><a href="anr.html">anr</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> wsizeBits sz = 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="28"/>28</td>
          <td><a href="#27">27</a></td>
          <td><a href="Bitseqd.html">Bitseqd</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> Bits (wsizeBits sz) = Bits 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="29"/>29</td>
          <td><a href="#28">28</a></td>
          <td><a href="elneq2d.html">elneq2d</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> (v e. ns (Bits (wsizeBits sz)) <-> v e. ns (Bits 8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="30"/>30</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> v e. ns (Bits (wsizeBits sz))</pre></td>
        </tr>        <tr class="st">
          <td><a name="31"/>31</td>
          <td><a href="#29">29</a>, <a href="#30">30</a></td>
          <td><a href="mpbid.html">mpbid</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> v e. ns (Bits 8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="32"/>32</td>
          <td><a href="#26">26</a>, <a href="#31">31</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> 8 + 8 <= 64 /\ v e. ns (Bits 8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="33"/>33</td>
          <td></td>
          <td><a href="readRegT.html">readRegT</a></td>
          <td><pre>k e. Config /\ r - 4 e. ns (Regs) -> readReg k (r - 4) e. ns (u64)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="34"/>34</td>
          <td><a href="#33">33</a></td>
          <td><i>conv</i></td>
          <td><pre>k e. Config /\ r - 4 e. ns (Regs) -> readReg k (r - 4) e. ns (Bits 64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="35"/>35</td>
          <td><a href="#34">34</a>, <a href="#14">14</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> readReg k (r - 4) e. ns (Bits 64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="36"/>36</td>
          <td><a href="#16">16</a>, <a href="#32">32</a>, <a href="#35">35</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> bitsUpdate 8 8 v (readReg k (r - 4)) e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="37"/>37</td>
          <td><a href="#6">6</a>, <a href="#14">14</a>, <a href="#36">36</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4))) e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="38"/>38</td>
          <td></td>
          <td><a href="setRegT.html">setRegT</a></td>
          <td><pre>k e. Config /\ r e. ns (Regs) /\ bitsUpdate 0 8 v (readReg k r) e. ns (u64) -> setReg k r (bitsUpdate 0 8 v (readReg k r)) e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="39"/>39</td>
          <td><a href="#7">7</a>, <a href="#12">12</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> k e. Config /\ r e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="40"/>40</td>
          <td></td>
          <td><a href="bitsUpdateT.html">bitsUpdateT</a></td>
          <td><pre>0 + 8 <= 64 /\ v e. ns (Bits 8) /\ readReg k r e. ns (Bits 64) -> bitsUpdate 0 8 v (readReg k r) e. ns (Bits 64)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="41"/>41</td>
          <td><a href="#40">40</a></td>
          <td><i>conv</i></td>
          <td><pre>0 + 8 <= 64 /\ v e. ns (Bits 8) /\ readReg k r e. ns (Bits 64) -> bitsUpdate 0 8 v (readReg k r) e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="42"/>42</td>
          <td></td>
          <td><a href="ian.html">ian</a></td>
          <td><pre>0 + 8 <= 64 -> v e. ns (Bits 8) -> 0 + 8 <= 64 /\ v e. ns (Bits 8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="43"/>43</td>
          <td></td>
          <td><a href="dec0.html">dec0</a></td>
          <td><pre>0 = h2n (x0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="44"/>44</td>
          <td></td>
          <td><a href="decadd08.html">decadd08</a></td>
          <td><pre>h2n (x0) + h2n (x8) = h2n (x8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="45"/>45</td>
          <td><a href="#43">43</a>, <a href="#18">18</a>, <a href="#44">44</a></td>
          <td><a href="addeql.html">addeql</a></td>
          <td><pre>0 + 8 = h2n (x8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="46"/>46</td>
          <td></td>
          <td><a href="declt04.html">declt04</a></td>
          <td><pre>h2n (x0) < h2n (x4)</pre></td>
        </tr>        <tr class="st">
          <td><a name="47"/>47</td>
          <td><a href="#46">46</a></td>
          <td><a href="declt0x.html">declt0x</a></td>
          <td><pre>h2n (x8) < h2n (x4) :x x0</pre></td>
        </tr>        <tr class="st">
          <td><a name="48"/>48</td>
          <td><a href="#47">47</a></td>
          <td><a href="ltlei.html">ltlei</a></td>
          <td><pre>h2n (x8) <= h2n (x4) :x x0</pre></td>
        </tr>        <tr class="st">
          <td><a name="49"/>49</td>
          <td><a href="#45">45</a>, <a href="#21">21</a>, <a href="#48">48</a></td>
          <td><a href="leeql.html">leeql</a></td>
          <td><pre>0 + 8 <= 64</pre></td>
        </tr>        <tr class="st">
          <td><a name="50"/>50</td>
          <td><a href="#42">42</a>, <a href="#49">49</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>v e. ns (Bits 8) -> 0 + 8 <= 64 /\ v e. ns (Bits 8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="51"/>51</td>
          <td><a href="#50">50</a>, <a href="#31">31</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> 0 + 8 <= 64 /\ v e. ns (Bits 8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="52"/>52</td>
          <td></td>
          <td><a href="readRegT.html">readRegT</a></td>
          <td><pre>k e. Config /\ r e. ns (Regs) -> readReg k r e. ns (u64)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="53"/>53</td>
          <td><a href="#52">52</a></td>
          <td><i>conv</i></td>
          <td><pre>k e. Config /\ r e. ns (Regs) -> readReg k r e. ns (Bits 64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="54"/>54</td>
          <td><a href="#53">53</a>, <a href="#39">39</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> readReg k r e. ns (Bits 64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="55"/>55</td>
          <td><a href="#41">41</a>, <a href="#51">51</a>, <a href="#54">54</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> bitsUpdate 0 8 v (readReg k r) e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="56"/>56</td>
          <td><a href="#38">38</a>, <a href="#39">39</a>, <a href="#55">55</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 -> setReg k r (bitsUpdate 0 8 v (readReg k r)) e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="57"/>57</td>
          <td><a href="#5">5</a>, <a href="#37">37</a>, <a href="#56">56</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 8 ->
  if (~true (snd sz) /\ 2 e. ns r) (setReg k (r - 4) (bitsUpdate 8 8 v (readReg k (r - 4)))) (setReg k r (bitsUpdate 0 8 v (readReg k r))) e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="58"/>58</td>
          <td></td>
          <td><a href="setRegT.html">setRegT</a></td>
          <td><pre>k e. Config /\ r e. ns (Regs) /\ if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v e. ns (u64) -> setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v) e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="59"/>59</td>
          <td></td>
          <td><a href="an3l.html">an3l</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) -> k e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="60"/>60</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) -> r e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="61"/>61</td>
          <td><a href="#59">59</a>, <a href="#60">60</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) -> k e. Config /\ r e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="62"/>62</td>
          <td></td>
          <td><a href="eleq1.html">eleq1</a></td>
          <td><pre>if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v = bitsUpdate 0 16 v (readReg k r) ->
  (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v e. ns (u64) <-> bitsUpdate 0 16 v (readReg k r) e. ns (u64))</pre></td>
        </tr>        <tr class="st">
          <td><a name="63"/>63</td>
          <td></td>
          <td><a href="eleq1.html">eleq1</a></td>
          <td><pre>if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v = v -> (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v e. ns (u64) <-> v e. ns (u64))</pre></td>
        </tr>        <tr class="st">
          <td><a name="64"/>64</td>
          <td></td>
          <td><a href="bitsUpdateT.html">bitsUpdateT</a></td>
          <td><pre>0 + 16 <= 64 /\ v e. ns (Bits 16) /\ readReg k r e. ns (Bits 64) -> bitsUpdate 0 16 v (readReg k r) e. ns (Bits 64)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="65"/>65</td>
          <td><a href="#64">64</a></td>
          <td><i>conv</i></td>
          <td><pre>0 + 16 <= 64 /\ v e. ns (Bits 16) /\ readReg k r e. ns (Bits 64) -> bitsUpdate 0 16 v (readReg k r) e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="66"/>66</td>
          <td></td>
          <td><a href="ian.html">ian</a></td>
          <td><pre>0 + 16 <= 64 -> v e. ns (Bits 16) -> 0 + 16 <= 64 /\ v e. ns (Bits 16)</pre></td>
        </tr>        <tr class="st">
          <td><a name="67"/>67</td>
          <td></td>
          <td><a href="h2n10.html">h2n10</a></td>
          <td><pre>16 = h2n (x1) :x x0</pre></td>
        </tr>        <tr class="st">
          <td><a name="68"/>68</td>
          <td></td>
          <td><a href="decadd00.html">decadd00</a></td>
          <td><pre>h2n (x0) + h2n (x0) = h2n (x0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="69"/>69</td>
          <td><a href="#68">68</a></td>
          <td><a href="add_0x0.html">add_0x0</a></td>
          <td><pre>h2n (x0) + h2n (x1) :x x0 = h2n (x1) :x x0</pre></td>
        </tr>        <tr class="st">
          <td><a name="70"/>70</td>
          <td><a href="#43">43</a>, <a href="#67">67</a>, <a href="#69">69</a></td>
          <td><a href="addeql.html">addeql</a></td>
          <td><pre>0 + 16 = h2n (x1) :x x0</pre></td>
        </tr>        <tr class="st">
          <td><a name="71"/>71</td>
          <td><a href="#70">70</a>, <a href="#21">21</a>, <a href="#24">24</a></td>
          <td><a href="leeql.html">leeql</a></td>
          <td><pre>0 + 16 <= 64</pre></td>
        </tr>        <tr class="st">
          <td><a name="72"/>72</td>
          <td><a href="#66">66</a>, <a href="#71">71</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>v e. ns (Bits 16) -> 0 + 16 <= 64 /\ v e. ns (Bits 16)</pre></td>
        </tr>        <tr class="st">
          <td><a name="73"/>73</td>
          <td></td>
          <td><a href="anr.html">anr</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 16 -> wsizeBits sz = 16</pre></td>
        </tr>        <tr class="st">
          <td><a name="74"/>74</td>
          <td><a href="#73">73</a></td>
          <td><a href="Bitseqd.html">Bitseqd</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 16 -> Bits (wsizeBits sz) = Bits 16</pre></td>
        </tr>        <tr class="st">
          <td><a name="75"/>75</td>
          <td><a href="#74">74</a></td>
          <td><a href="elneq2d.html">elneq2d</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 16 -> (v e. ns (Bits (wsizeBits sz)) <-> v e. ns (Bits 16))</pre></td>
        </tr>        <tr class="st">
          <td><a name="76"/>76</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 16 -> v e. ns (Bits (wsizeBits sz))</pre></td>
        </tr>        <tr class="st">
          <td><a name="77"/>77</td>
          <td><a href="#75">75</a>, <a href="#76">76</a></td>
          <td><a href="mpbid.html">mpbid</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 16 -> v e. ns (Bits 16)</pre></td>
        </tr>        <tr class="st">
          <td><a name="78"/>78</td>
          <td><a href="#72">72</a>, <a href="#77">77</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 16 -> 0 + 16 <= 64 /\ v e. ns (Bits 16)</pre></td>
        </tr>        <tr class="st">
          <td><a name="79"/>79</td>
          <td></td>
          <td><a href="an4l.html">an4l</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 16 -> k e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="80"/>80</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 16 -> r e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="81"/>81</td>
          <td><a href="#79">79</a>, <a href="#80">80</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 16 -> k e. Config /\ r e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="82"/>82</td>
          <td><a href="#53">53</a>, <a href="#81">81</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 16 -> readReg k r e. ns (Bits 64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="83"/>83</td>
          <td><a href="#65">65</a>, <a href="#78">78</a>, <a href="#82">82</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ wsizeBits sz = 16 -> bitsUpdate 0 16 v (readReg k r) e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="84"/>84</td>
          <td></td>
          <td><a href="ssel.html">ssel</a></td>
          <td><pre>ns (Bits (wsizeBits sz)) C_ ns (u64) -> v e. ns (Bits (wsizeBits sz)) -> v e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="85"/>85</td>
          <td></td>
          <td><a href="Bitsss.html">Bitsss</a></td>
          <td><pre>wsizeBits sz <= 64 -> ns (Bits (wsizeBits sz)) C_ ns (Bits 64)</pre></td>
        </tr>        <tr class="sc">
          <td><a name="86"/>86</td>
          <td><a href="#85">85</a></td>
          <td><i>conv</i></td>
          <td><pre>wsizeBits sz <= 64 -> ns (Bits (wsizeBits sz)) C_ ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="87"/>87</td>
          <td></td>
          <td><a href="wsizeBitsle64.html">wsizeBitsle64</a></td>
          <td><pre>sz e. WSize -> wsizeBits sz <= 64</pre></td>
        </tr>        <tr class="st">
          <td><a name="88"/>88</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) -> sz e. WSize</pre></td>
        </tr>        <tr class="st">
          <td><a name="89"/>89</td>
          <td><a href="#87">87</a>, <a href="#88">88</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) -> wsizeBits sz <= 64</pre></td>
        </tr>        <tr class="st">
          <td><a name="90"/>90</td>
          <td><a href="#86">86</a>, <a href="#89">89</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) -> ns (Bits (wsizeBits sz)) C_ ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="91"/>91</td>
          <td><a href="#84">84</a>, <a href="#90">90</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) -> v e. ns (Bits (wsizeBits sz)) -> v e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="92"/>92</td>
          <td><a href="#91">91</a></td>
          <td><a href="imp.html">imp</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) -> v e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="93"/>93</td>
          <td><a href="#92">92</a></td>
          <td><a href="anwl.html">anwl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ ~wsizeBits sz = 16 -> v e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="94"/>94</td>
          <td><a href="#62">62</a>, <a href="#63">63</a>, <a href="#83">83</a>, <a href="#93">93</a></td>
          <td><a href="ifbothd.html">ifbothd</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) -> if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="95"/>95</td>
          <td><a href="#58">58</a>, <a href="#61">61</a>, <a href="#94">94</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) -> setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v) e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="96"/>96</td>
          <td><a href="#95">95</a></td>
          <td><a href="anwl.html">anwl</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) /\ ~wsizeBits sz = 8 -> setReg k r (if (wsizeBits sz = 16) (bitsUpdate 0 16 v (readReg k r)) v) e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="97"/>97</td>
          <td><a href="#2">2</a>, <a href="#4">4</a>, <a href="#57">57</a>, <a href="#96">96</a></td>
          <td><a href="ifbothd.html">ifbothd</a></td>
          <td><pre>k e. Config /\ sz e. WSize /\ r e. ns (Regs) /\ v e. ns (Bits (wsizeBits sz)) -> writeReg k sz r v e. Config</pre></td>
        </tr>      </tbody>
    </table>
    <h2 class="axioms">Axiom use</h2>
    <a href="ax_1.html">ax_1</a>,
    <a href="ax_2.html">ax_2</a>,
    <a href="ax_3.html">ax_3</a>,
    <a href="ax_mp.html">ax_mp</a>,
    <a href="itru.html">itru</a>,
    <a href="ax_gen.html">ax_gen</a>,
    <a href="ax_4.html">ax_4</a>,
    <a href="ax_5.html">ax_5</a>,
    <a href="ax_6.html">ax_6</a>,
    <a href="ax_7.html">ax_7</a>,
    <a href="ax_10.html">ax_10</a>,
    <a href="ax_11.html">ax_11</a>,
    <a href="ax_12.html">ax_12</a>,
    <a href="elab.html">elab</a>,
    <a href="ax_8.html">ax_8</a>,
    <a href="peano1.html">peano1</a>,
    <a href="peano2.html">peano2</a>,
    <a href="peano5.html">peano5</a>,
    <a href="theid.html">theid</a>,
    <a href="the0.html">the0</a>,
    <a href="addeq.html">addeq</a>,
    <a href="muleq.html">muleq</a>,
    <a href="add0.html">add0</a>,
    <a href="addS.html">addS</a>,
    <a href="mul0.html">mul0</a>,
    <a href="mulS.html">mulS</a>,
    <a href="h2n0.html">h2n0</a>,
    <a href="h2n1.html">h2n1</a>,
    <a href="h2n2.html">h2n2</a>,
    <a href="h2n3.html">h2n3</a>,
    <a href="h2n4.html">h2n4</a>,
    <a href="h2n5.html">h2n5</a>,
    <a href="h2n6.html">h2n6</a>,
    <a href="h2n7.html">h2n7</a>,
    <a href="h2n8.html">h2n8</a>,
    <a href="h2n9.html">h2n9</a>,
    <a href="h2na.html">h2na</a>,
    <a href="h2nb.html">h2nb</a>,
    <a href="h2nc.html">h2nc</a>,
    <a href="h2nd.html">h2nd</a>,
    <a href="h2ne.html">h2ne</a>,
    <a href="h2nf.html">h2nf</a>,
    <a href="h2nlt.html">h2nlt</a>  </section>
</body>
</html>
