// Seed: 3564721659
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  inout id_1;
  logic id_3 = 1;
  assign id_2 = id_3;
  always @(posedge id_1) begin : id_4
    id_1 = id_1;
  end
endmodule
