
---------- Begin Simulation Statistics ----------
simSeconds                                   0.232372                       # Number of seconds simulated (Second)
simTicks                                 232371691000                       # Number of ticks simulated (Tick)
finalTick                                232371691000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3274.69                       # Real time elapsed on the host (Second)
hostTickRate                                 70959934                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8733216                       # Number of bytes of host memory used (Byte)
simInsts                                    500000000                       # Number of instructions simulated (Count)
simOps                                      517121855                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   152686                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     157915                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        464743390                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.928200                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.077354                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       534305899                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   323217                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      569130701                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 119676                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             17507173                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15516409                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               11588                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           463307343                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.228409                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.654784                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 224414127     48.44%     48.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  93088712     20.09%     68.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  62919499     13.58%     82.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  31247830      6.74%     88.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  24763166      5.34%     94.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  12090777      2.61%     96.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   8447162      1.82%     98.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   4418580      0.95%     99.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1917490      0.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             463307343                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  471200      0.09%      0.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   1235      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                491863      0.10%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     1      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult            183013939     36.13%     36.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc          16184777      3.20%     39.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv             255910680     50.52%     90.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc             13310345      2.63%     92.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt             23541404      4.65%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                    982      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    3      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               13111081      2.59%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                504869      0.10%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       314976      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      91989636     16.16%     16.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        56402      0.01%     16.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1113      0.00%     16.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     71963202     12.64%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       565270      0.10%     28.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt      5552923      0.98%     29.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult     71249812     12.52%     42.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc     52021487      9.14%     51.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv     31613634      5.55%     57.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      6008703      1.06%     58.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt      5298339      0.93%     59.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        68282      0.01%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            4      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       202909      0.04%     59.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp       165508      0.03%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        19646      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift        47863      0.01%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            9      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    172609152     30.33%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     59381831     10.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      569130701                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.224613                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           506542379                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.890028                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                734010370                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               141310825                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       126107410                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads               1374220417                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites               410839142                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses       402278092                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   136661944                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                   938696160                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    836370                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           63908                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1436047                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      134078690                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      60143007                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     16050625                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     12445027                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2457748      9.66%      9.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2417988      9.50%     19.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect       101684      0.40%     19.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     19206642     75.50%     95.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1097878      4.32%     99.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       158521      0.62%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       25440461                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       302836      8.70%      8.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       340414      9.77%     18.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        24332      0.70%     19.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      2605443     74.81%     93.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       187407      5.38%     99.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        22262      0.64%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       3482694                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         3817      0.74%      0.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        36400      7.08%      7.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect        14005      2.73%     10.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       436718     84.98%     95.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        14037      2.73%     98.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         8921      1.74%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       513898                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2154912      9.81%      9.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      2077574      9.46%     19.28% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        77352      0.35%     19.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     16601199     75.61%     95.23% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       910471      4.15%     99.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       136259      0.62%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     21957767                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         3218      0.70%      0.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        27021      5.87%      6.57% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect        13904      3.02%      9.59% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       400229     86.99%     96.59% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         6871      1.49%     98.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         8834      1.92%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       460077                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      8961283     35.22%     35.22% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     13784380     54.18%     89.41% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2457748      9.66%     99.07% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       237050      0.93%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     25440461                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       287722     55.99%     55.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       203589     39.62%     95.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect         3817      0.74%     96.35% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect        18770      3.65%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       513898                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          19206642                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     10442966                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            513898                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          92080                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       310309                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        203589                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             25440461                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               283566                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                17172810                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.675020                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           99639                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          260205                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             237050                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            23155                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2457748      9.66%      9.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2417988      9.50%     19.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect       101684      0.40%     19.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     19206642     75.50%     95.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1097878      4.32%     99.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       158521      0.62%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     25440461                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2457748     29.73%     29.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        49285      0.60%     30.32% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect       101684      1.23%     31.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      5482308     66.31%     97.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        18105      0.22%     98.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       158521      1.92%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       8267651                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        36400     12.84%     12.84% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     12.84% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       233129     82.21%     95.05% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        14037      4.95%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       283566                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        36400     12.84%     12.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       233129     82.21%     95.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        14037      4.95%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       283566                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       260205                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       237050                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        23155                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords        22926                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       283131                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2822508                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2822494                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             667582                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2154912                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2151694                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              3218                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        17532852                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          311629                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            463549                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    460819397                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.123684                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.449377                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       342272315     74.27%     74.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        40566359      8.80%     83.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         9524166      2.07%     85.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4764714      1.03%     86.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         7287626      1.58%     87.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         4213664      0.91%     88.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        10195852      2.21%     90.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         3445172      0.75%     91.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        38549529      8.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    460819397                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        5091                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2154926                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       314662      0.06%      0.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     87460577     16.89%     16.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        53275      0.01%     16.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          819      0.00%     16.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     71077717     13.73%     30.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       561062      0.11%     30.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt      5383006      1.04%     31.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult     70118705     13.54%     45.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc     51818208     10.01%     55.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv     30828002      5.95%     61.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      5960173      1.15%     62.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt      5236670      1.01%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        68276      0.01%     63.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            4      0.00%     63.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       199859      0.04%     63.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp       153954      0.03%     63.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        18355      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift        46191      0.01%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     63.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    130515076     25.20%     88.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     58000614     11.20%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    517815205                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      38549529                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            500693350                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              517815205                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      500000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        517121855                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.928200                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.077354                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          188515690                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         268480590                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        130515076                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        57995224                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts         397525195                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       314662      0.06%      0.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     87460577     16.89%     16.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        53275      0.01%     16.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          819      0.00%     16.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     71077717     13.73%     30.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp       561062      0.11%     30.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      5383006      1.04%     31.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult     70118705     13.54%     45.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc     51818208     10.01%     55.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv     30828002      5.95%     61.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc      5960173      1.15%     62.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt      5236670      1.01%     63.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        68276      0.01%     63.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            4      0.00%     63.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       199859      0.04%     63.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp       153954      0.03%     63.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     63.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        18355      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift        46191      0.01%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     63.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    130515076     25.20%     88.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     58000614     11.20%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    517815205                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     21957767                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     19589244                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      2368523                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     16601199                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      5356568                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2154926                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2154912                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      159764983                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         159764983                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     159764983                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        159764983                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     15162941                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        15162941                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     15162941                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       15162941                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 904414870672                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 904414870672                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 904414870672                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 904414870672                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    174927924                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     174927924                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    174927924                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    174927924                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.086681                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.086681                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.086681                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.086681                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 59646.401755                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 59646.401755                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 59646.401755                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 59646.401755                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    133561373                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        16133                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      3075012                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           73                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      43.434423                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          221                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      5741274                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           5741274                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      8944825                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       8944825                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      8944825                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      8944825                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      6218116                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      6218116                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      6218116                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      6218116                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 455603796916                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 455603796916                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 455603796916                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 455603796916                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.035547                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.035547                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.035547                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.035547                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 73270.392015                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 73270.392015                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 73270.392015                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 73270.392015                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                6217551                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            8                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            8                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        93500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        93500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            9                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            9                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.111111                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.111111                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        93500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        93500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        92500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        92500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        92500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        92500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data    115966273                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       115966273                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1000762                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1000762                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  24388152000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  24388152000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    116967035                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    116967035                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008556                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008556                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 24369.582378                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 24369.582378                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       315788                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       315788                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       684974                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       684974                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  17742082000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  17742082000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005856                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005856                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 25901.832770                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 25901.832770                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            7                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            7                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            7                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            7                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data         5388                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            5388                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data        34000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total        34000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data         5390                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         5390                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.000371                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.000371                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        17000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        17000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data        32000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total        32000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.000371                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.000371                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        16000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        16000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data           56                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           56                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data          254                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          254                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      7637894                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      7637894                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          310                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          310                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.819355                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.819355                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 30070.448819                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 30070.448819                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          254                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          254                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      7383894                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      7383894                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.819355                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.819355                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 29070.448819                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 29070.448819                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     43798654                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       43798654                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     14161925                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     14161925                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 880019080778                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 880019080778                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     57960579                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     57960579                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.244337                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.244337                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 62139.792491                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 62139.792491                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      8629037                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      8629037                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      5532888                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      5532888                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 437854331022                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 437854331022                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.095460                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.095460                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 79136.669859                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 79136.669859                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.906915                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            165988601                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            6218063                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              26.694583                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              224500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.906915                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          224                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1405684703                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1405684703                       # Number of data accesses (Count)
system.cpu.dcache.tags.replInvtagdata               0                       # Number of initial replacements (Count)
system.cpu.dcache.tags.replLocal                    0                       # Number of local replacements (Count)
system.cpu.dcache.tags.replGlobal                   0                       # Number of global replacements (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 26471672                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             362742249                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  36599588                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              36972895                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 520939                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             13569029                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 51212                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              539679944                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                176994                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           568294318                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                785276                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         23186116                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       172387923                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       59231866                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.222813                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       43757297                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      43594177                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     371006109                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     83936546                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         231619789                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads   1135620655                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites    235393290                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads       335136                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites       114863                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads     563142429                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites    356990731                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           16479178                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     415891940                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1142752                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  245                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           573                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  44864350                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                212169                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          463307343                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.177299                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.600112                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                368766153     79.59%     79.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  8265274      1.78%     81.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  8976557      1.94%     83.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  7523225      1.62%     84.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  5703397      1.23%     86.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  6515551      1.41%     87.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  6244942      1.35%     88.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  6695947      1.45%     90.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 44616297      9.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            463307343                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             526063574                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.131944                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           25440461                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.054741                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     46843018                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       44769192                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          44769192                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      44769192                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         44769192                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        95157                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           95157                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        95157                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          95157                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2547988497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2547988497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2547988497                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2547988497                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     44864349                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      44864349                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     44864349                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     44864349                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002121                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002121                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002121                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002121                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 26776.679561                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 26776.679561                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 26776.679561                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 26776.679561                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3750                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           85                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      44.117647                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        85669                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             85669                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         8923                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          8923                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         8923                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         8923                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        86234                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        86234                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        86234                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        86234                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2142960499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2142960499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2142960499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2142960499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001922                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001922                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001922                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001922                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 24850.528782                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 24850.528782                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 24850.528782                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 24850.528782                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  85669                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     44769192                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        44769192                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        95157                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         95157                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2547988497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2547988497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     44864349                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     44864349                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 26776.679561                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 26776.679561                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         8923                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         8923                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        86234                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        86234                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2142960499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2142960499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001922                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001922                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 24850.528782                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 24850.528782                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.674816                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             44855426                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              86234                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             520.159403                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               88500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.674816                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999365                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999365                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          359001026                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         359001026                       # Number of data accesses (Count)
system.cpu.icache.tags.replInvtagdata               0                       # Number of initial replacements (Count)
system.cpu.icache.tags.replLocal                    0                       # Number of local replacements (Count)
system.cpu.icache.tags.replGlobal                   0                       # Number of global replacements (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    520939                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   86825441                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 15594979                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              535414392                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               120121                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                134078690                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                60143007                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                323216                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   6721750                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1214051                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          13894                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         259039                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       275429                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               534468                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                528809805                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               528385502                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 376396343                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 505187022                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.136940                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.745063                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                    16523218                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3563594                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 4600                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               13894                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2142387                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               466726                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                3069365                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          130515074                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             14.158261                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            47.868751                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              113673721     87.10%     87.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              2182211      1.67%     88.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1119851      0.86%     89.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              3805422      2.92%     92.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               951279      0.73%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               686118      0.53%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              1054453      0.81%     94.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              1199662      0.92%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               709314      0.54%     96.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               304783      0.23%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             960001      0.74%     97.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             830924      0.64%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             187688      0.14%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             373378      0.29%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             580633      0.44%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             103640      0.08%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             105225      0.08%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              53166      0.04%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              87995      0.07%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             231869      0.18%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             110793      0.08%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             105943      0.08%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              16520      0.01%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              10457      0.01%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              14177      0.01%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              14540      0.01%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269             193039      0.15%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279             217773      0.17%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              21128      0.02%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               5869      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           603502      0.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            130515074                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 520939                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 36852385                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               171467824                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       38649077                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  58648012                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             157169106                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              537708913                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  8829                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              108571236                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               25449360                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               24089680                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           745182836                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2008467927                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                338652074                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                565974977                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups               237118                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.committedMaps             720860380                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 24322304                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  662032                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1258                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 221880165                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        957018131                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1073194319                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                500000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  517121855                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   215                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  77049                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                3225127                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   3302176                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 77049                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               3225127                       # number of overall hits (Count)
system.l2.overallHits::total                  3302176                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 9122                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              2992201                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 3001323                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                9122                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             2992201                       # number of overall misses (Count)
system.l2.overallMisses::total                3001323                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       887382000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    395670714000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       396558096000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      887382000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   395670714000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      396558096000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              86171                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            6217328                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               6303499                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             86171                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           6217328                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              6303499                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.105859                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.481268                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.476136                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.105859                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.481268                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.476136                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 97279.324709                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 132234.002328                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    132127.763656                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 97279.324709                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 132234.002328                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   132127.763656                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2814391                       # number of writebacks (Count)
system.l2.writebacks::total                   2814391                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             9122                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          2992201                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             3001323                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            9122                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         2992201                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            3001323                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    796162000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 365748704000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   366544866000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    796162000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 365748704000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  366544866000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.105859                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.481268                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.476136                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.105859                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.481268                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.476136                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 87279.324709                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 122234.002328                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 122127.763656                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 87279.324709                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 122234.002328                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 122127.763656                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        2882269                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           60                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             60                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            290                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               290                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          448                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             448                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          738                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           738                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.607046                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.607046                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          448                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          448                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     10328000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     10328000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.607046                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.607046                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 23053.571429                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 23053.571429                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           77049                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              77049                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          9122                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             9122                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    887382000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    887382000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        86171                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          86171                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.105859                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.105859                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 97279.324709                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 97279.324709                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         9122                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         9122                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    796162000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    796162000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.105859                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.105859                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 87279.324709                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 87279.324709                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data            2604481                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total               2604481                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          2927878                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             2927878                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 388173998500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   388173998500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        5532359                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           5532359                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.529228                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.529228                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 132578.611028                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 132578.611028                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      2927878                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         2927878                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 358895218500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 358895218500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.529228                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.529228                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 122578.611028                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 122578.611028                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         620646                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            620646                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        64323                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           64323                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   7496715500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   7496715500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       684969                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        684969                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.093906                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.093906                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 116547.976618                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 116547.976618                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        64323                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        64323                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   6853485500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6853485500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.093906                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.093906                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 106547.976618                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 106547.976618                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                52                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   52                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu.data            53                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               53                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.018868                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.018868                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        24500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        24500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.018868                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.018868                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        24500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        24500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        85661                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            85661                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        85661                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        85661                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      5741274                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          5741274                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      5741274                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      5741274                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 119180.846217                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     12606884                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3013631                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       4.183287                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     517.310914                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       932.780467                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     117730.754836                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.002255                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.004067                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.513265                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.519587                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024         131072                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   69                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  656                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 6266                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                48494                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                75587                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.571429                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  356020635                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 356020635                       # Number of data accesses (Count)
system.l2.tags.replInvtagdata                  131362                       # Number of initial replacements (Count)
system.l2.tags.replLocal                            0                       # Number of local replacements (Count)
system.l2.tags.replGlobal                     2882269                       # Number of global replacements (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2814391.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      9122.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   2992185.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000093421652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       146878                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       146878                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             6637221                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            2679219                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3001323                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2814391                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3001323                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2814391                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.87                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      49.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3001323                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2814391                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  804684                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  802757                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  907231                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  486601                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                 125701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                 137197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                 136968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                 150061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                 150066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                 156657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                 148017                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                 298687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                 149330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                 148100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                 147951                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                 147341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                 178355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                 148361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                 147175                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                 147114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                 147082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                 147075                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   1579                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    999                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       146878                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      20.433966                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     19.470425                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    340.994409                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047       146877    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::129024-131071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        146878                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       146878                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      19.161025                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     19.105167                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.412789                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            18932     12.89%     12.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1859      1.27%     14.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            10746      7.32%     21.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19            25326     17.24%     38.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20            86379     58.81%     97.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             2897      1.97%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              253      0.17%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              463      0.32%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               17      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        146878                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               192084672                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            180121024                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              826626820.04582047                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              775141856.67306614                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  232369846500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      39955.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       583808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    191499840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    180117312                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2512388.654089537915                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 824110024.658726692200                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 775125882.265925407410                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         9122                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      2992201                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2814391                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    383724406                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 229310858462                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 11497043536984                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     42065.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     76636.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4085091.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       583808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    191500864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      192084672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       583808                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       583808                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    180121024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    180121024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         9122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      2992201                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3001323                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2814391                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2814391                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2512389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      824114431                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         826626820                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2512389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2512389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    775141857                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        775141857                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    775141857                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2512389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     824114431                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1601768677                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3001307                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2814333                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        93528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        94537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        93236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        94524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        93440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        94418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        93375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        94367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        93045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        94274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        93281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        94121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        92958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        94155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        92895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        94203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        93140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        94322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        93211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        94217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        93050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        94474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        93350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        94274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        93172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        94366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        93486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        94602                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        93208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        94431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        93151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        94496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        87991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        88072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        87992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        88053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        87888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        87997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        87983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        88046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        87988                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        87970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        88036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        87868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        87829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        87885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        87876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        87782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        88024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        87911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        87845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        87816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        87826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        87855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        87965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        87970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        87933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        88036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        87963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        88015                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        87977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        88072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        87928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        87941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            177195720824                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           10000354924                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       229694582868                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                59039.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           76531.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            0.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      5815640                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-71      5815640    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      5815640                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         192083648                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      180117312                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              826.622413                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              775.125882                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    4534061929.487955                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    8004363175.519038                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   4115332816.156426                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  3319795710.335816                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 20170908877.811844                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 29092396876.603458                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 55762028902.944641                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  124998888288.858871                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   537.926491                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 153842513966                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10445750000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  68083427034                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    4534707511.151910                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    8005502875.456717                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   4116959357.279644                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  3319373439.311810                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 20170908877.811844                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 29110052437.553211                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 55749840292.340004                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  125007344790.905945                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   537.962883                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 153782510488                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10445750000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  68143430512                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               73445                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2814391                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             55809                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2927878                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2927878                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          73445                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            448                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      8873295                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8873295                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    372205696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                372205696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3001772                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3001772    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3001772                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         17652983500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        15772969034                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        5871972                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2870201                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             771203                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      8555665                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        85669                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           544154                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               53                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              53                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           5532359                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          5532356                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          86234                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        684969                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           738                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          738                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       258074                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18653785                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               18911859                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10997760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    765350336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               776348096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2882332                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 180125056                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           9186622                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002959                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.054366                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 9159458     99.70%     99.70% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   27141      0.30%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      23      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             9186622                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 232371691000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        12130729000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         129366968                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        9326391982                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      12607572                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      6303226                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        14982                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           12176                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        12153                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           23                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
