set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {SayiciDevre.vo SayiciDevre_v.sdo}}
	{{"Fast Model"} {SayiciDevre_fast.vo SayiciDevre_v_fast.sdo}}
}
