#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Oct 11 14:01:54 2021
# Process ID: 19116
# Current directory: /home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/synth_1
# Command line: vivado -log PCM_Transmitter_ROM_2Chan.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PCM_Transmitter_ROM_2Chan.tcl
# Log file: /home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/synth_1/PCM_Transmitter_ROM_2Chan.vds
# Journal file: /home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source PCM_Transmitter_ROM_2Chan.tcl -notrace
Command: synth_design -top PCM_Transmitter_ROM_2Chan -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19137
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2508.793 ; gain = 0.000 ; free physical = 15019 ; free virtual = 22363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PCM_Transmitter_ROM_2Chan' [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/PCM_Transmitter_ROM_2Chan.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/synth_1/.Xil/Vivado-19116-cameron-xps/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/synth_1/.Xil/Vivado-19116-cameron-xps/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'reset' of module 'clk_wiz_0' is unconnected for instance 'Clk_Wiz' [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/PCM_Transmitter_ROM_2Chan.v:80]
WARNING: [Synth 8-7023] instance 'Clk_Wiz' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/PCM_Transmitter_ROM_2Chan.v:80]
INFO: [Synth 8-6157] synthesizing module 'PCM_Clock_Gen' [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/PCM_Clock_Gen.v:16]
INFO: [Synth 8-6155] done synthesizing module 'PCM_Clock_Gen' (2#1) [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/PCM_Clock_Gen.v:16]
INFO: [Synth 8-6157] synthesizing module 'Address_Counter' [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/Address_Counter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Address_Counter' (3#1) [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/Address_Counter.v:24]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/synth_1/.Xil/Vivado-19116-cameron-xps/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (4#1) [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/synth_1/.Xil/Vivado-19116-cameron-xps/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Serial_FIFO' [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/Serial_FIFO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Serial_FIFO' (5#1) [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/Serial_FIFO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PCM_Transmitter_ROM_2Chan' (6#1) [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/PCM_Transmitter_ROM_2Chan.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2508.793 ; gain = 0.000 ; free physical = 14662 ; free virtual = 22014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2508.793 ; gain = 0.000 ; free physical = 14657 ; free virtual = 22010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2508.793 ; gain = 0.000 ; free physical = 14657 ; free virtual = 22010
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.793 ; gain = 0.000 ; free physical = 14651 ; free virtual = 22004
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ROM_A'
Finished Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ROM_A'
Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clk_Wiz'
Finished Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clk_Wiz'
Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/constrs_1/imports/Zybo_Contraint_Files/2Channel_SDA_Piout.xdc]
Finished Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/constrs_1/imports/Zybo_Contraint_Files/2Channel_SDA_Piout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/constrs_1/imports/Zybo_Contraint_Files/2Channel_SDA_Piout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PCM_Transmitter_ROM_2Chan_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PCM_Transmitter_ROM_2Chan_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.590 ; gain = 0.000 ; free physical = 15386 ; free virtual = 22754
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.590 ; gain = 0.000 ; free physical = 15386 ; free virtual = 22754
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15483 ; free virtual = 22851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15483 ; free virtual = 22851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SCK. (constraint file  /home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SCK. (constraint file  /home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for ROM_A. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Clk_Wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15483 ; free virtual = 22851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15471 ; free virtual = 22843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15453 ; free virtual = 22833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15324 ; free virtual = 22712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15321 ; free virtual = 22709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15320 ; free virtual = 22708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module Clk_Wiz has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15316 ; free virtual = 22704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15316 ; free virtual = 22704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15316 ; free virtual = 22704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15316 ; free virtual = 22704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15316 ; free virtual = 22704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15316 ; free virtual = 22704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |BUFG        |     2|
|4     |CARRY4      |     8|
|5     |LUT1        |     4|
|6     |LUT2        |     2|
|7     |LUT3        |    63|
|8     |LUT4        |   136|
|9     |LUT5        |    39|
|10    |LUT6        |     8|
|11    |FDCE        |   100|
|12    |FDPE        |    68|
|13    |FDRE        |     8|
|14    |LDC         |    64|
|15    |IBUF        |     3|
|16    |OBUF        |    12|
|17    |OBUFT       |     3|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15316 ; free virtual = 22704
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2572.590 ; gain = 0.000 ; free physical = 15371 ; free virtual = 22759
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2572.590 ; gain = 63.797 ; free physical = 15371 ; free virtual = 22759
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.590 ; gain = 0.000 ; free physical = 15458 ; free virtual = 22849
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.590 ; gain = 0.000 ; free physical = 15391 ; free virtual = 22783
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LDC => LDCE: 64 instances

Synth Design complete, checksum: 3466f616
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2572.590 ; gain = 64.031 ; free physical = 15541 ; free virtual = 22932
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/synth_1/PCM_Transmitter_ROM_2Chan.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PCM_Transmitter_ROM_2Chan_utilization_synth.rpt -pb PCM_Transmitter_ROM_2Chan_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 11 14:02:20 2021...
