

================================================================
== Vitis HLS Report for 'gelu_top'
================================================================
* Date:           Sun Jun 22 19:53:05 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        test_gelu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.752 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9510|     9510|  95.100 us|  95.100 us|  9511|  9511|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+-----------+-----------+------+------+---------+
        |                   |         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------+---------+---------+---------+-----------+-----------+------+------+---------+
        |grp_do_gelu_fu_40  |do_gelu  |     9509|     9509|  95.090 us|  95.090 us|  9509|  9509|     none|
        +-------------------+---------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      29|     108|    -|
|Memory           |        -|     -|      16|       8|    -|
|Multiplexer      |        -|     -|       -|      32|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      48|     148|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+----+-----+-----+
    |      Instance     |  Module | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------+---------+---------+----+----+-----+-----+
    |grp_do_gelu_fu_40  |do_gelu  |        0|   0|  29|  108|    0|
    +-------------------+---------+---------+----+----+-----+-----+
    |Total              |         |        0|   0|  29|  108|    0|
    +-------------------+---------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |gelu_inst_table_U  |gelu_inst_table  |        0|  16|   8|    0|    64|    8|     1|          512|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                 |        0|  16|   8|    0|    64|    8|     1|          512|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  14|          3|    1|          3|
    |i_stream_V_read   |   9|          2|    1|          2|
    |o_stream_V_write  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  32|          7|    3|          7|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  2|   0|    2|          0|
    |grp_do_gelu_fu_40_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           |  3|   0|    3|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|      gelu_top|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|      gelu_top|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|      gelu_top|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|      gelu_top|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|      gelu_top|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|      gelu_top|  return value|
|i_stream_V_dout     |   in|   32|     ap_fifo|    i_stream_V|       pointer|
|i_stream_V_empty_n  |   in|    1|     ap_fifo|    i_stream_V|       pointer|
|i_stream_V_read     |  out|    1|     ap_fifo|    i_stream_V|       pointer|
|o_stream_V_din      |  out|   32|     ap_fifo|    o_stream_V|       pointer|
|o_stream_V_full_n   |   in|    1|     ap_fifo|    o_stream_V|       pointer|
|o_stream_V_write    |  out|    1|     ap_fifo|    o_stream_V|       pointer|
|scalars             |   in|   32|     ap_none|       scalars|       pointer|
|table_r             |   in|   32|     ap_none|       table_r|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

