//! **************************************************************************
// Written by: Map P.20131013 on Mon Nov 24 11:13:28 2014
//! **************************************************************************

SCHEMATIC START;
COMP "USER_CLK" LOCATE = SITE "AH15" LEVEL 1;
COMP "dvi_d<10>" LOCATE = SITE "AP14" LEVEL 1;
COMP "dvi_d<11>" LOCATE = SITE "AN14" LEVEL 1;
COMP "dvi_sda" LOCATE = SITE "T29" LEVEL 1;
COMP "dvi_scl" LOCATE = SITE "U27" LEVEL 1;
COMP "dvi_reset_b" LOCATE = SITE "AK6" LEVEL 1;
COMP "dvi_d<0>" LOCATE = SITE "AB8" LEVEL 1;
COMP "dvi_d<1>" LOCATE = SITE "AC8" LEVEL 1;
COMP "dvi_d<2>" LOCATE = SITE "AN12" LEVEL 1;
COMP "dvi_d<3>" LOCATE = SITE "AP12" LEVEL 1;
COMP "dvi_d<4>" LOCATE = SITE "AA9" LEVEL 1;
COMP "dvi_d<5>" LOCATE = SITE "AA8" LEVEL 1;
COMP "dvi_d<6>" LOCATE = SITE "AM13" LEVEL 1;
COMP "dvi_d<7>" LOCATE = SITE "AN13" LEVEL 1;
COMP "dvi_d<8>" LOCATE = SITE "AA10" LEVEL 1;
COMP "dvi_d<9>" LOCATE = SITE "AB10" LEVEL 1;
COMP "dvi_de" LOCATE = SITE "AE8" LEVEL 1;
COMP "dvi_hs" LOCATE = SITE "AM12" LEVEL 1;
COMP "dvi_vs" LOCATE = SITE "AM11" LEVEL 1;
COMP "dvi_xclk_n" LOCATE = SITE "AL10" LEVEL 1;
COMP "dvi_xclk_p" LOCATE = SITE "AL11" LEVEL 1;
COMP "GPIO_SW_C" LOCATE = SITE "AJ6" LEVEL 1;
COMP "CLK_33MHZ_FPGA" LOCATE = SITE "AH17" LEVEL 1;
COMP "CLK_27MHZ_FPGA" LOCATE = SITE "AG18" LEVEL 1;
SCHEMATIC END;

