#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.c_data_out[63] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_1^c_data_out~0.c_data_in[63] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                               0.042     0.042
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.c_data_out[63] (matmul_16x16_systolic) [clock-to-output]     0.110     0.152
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_1^c_data_out~0.c_data_in[63] (matmul_16x16_systolic)                        4.432     4.585
data arrival time                                                                                                                                                                                         4.585

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_1^c_data_out~0.clk[0] (matmul_16x16_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.060    -0.018
data required time                                                                                                                                                                                       -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.018
data arrival time                                                                                                                                                                                        -4.585
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -4.602


#Path 2
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~106.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.a_data[106] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~106.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~106.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.a_data[106] (matmul_16x16_systolic)                       2.726     4.002
data arrival time                                                                                                                                                                                      4.002

clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                            0.042     0.042
clock uncertainty                                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                                             -0.060    -0.018
data required time                                                                                                                                                                                    -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    -0.018
data arrival time                                                                                                                                                                                     -4.002
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -4.020


#Path 3
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n10625.in[1] (.names)                                                                                                          2.296     3.573
n10625.out[0] (.names)                                                                                                         0.235     3.808
matrix_multiplication^c_reg_2~18_FF_NODE.D[0] (.latch)                                                                         0.000     3.808
data arrival time                                                                                                                        3.808

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_2~18_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -3.808
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.831


#Path 4
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~249.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.b_data[249] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~249.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~249.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.b_data[249] (matmul_16x16_systolic)                       2.535     3.811
data arrival time                                                                                                                                                                                      3.811

clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                            0.042     0.042
clock uncertainty                                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                                             -0.060    -0.018
data required time                                                                                                                                                                                    -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    -0.018
data arrival time                                                                                                                                                                                     -3.811
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -3.829


#Path 5
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~237.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.b_data[237] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~237.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~237.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.b_data[237] (matmul_16x16_systolic)                       2.529     3.805
data arrival time                                                                                                                                                                                      3.805

clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                            0.042     0.042
clock uncertainty                                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                                             -0.060    -0.018
data required time                                                                                                                                                                                    -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    -0.018
data arrival time                                                                                                                                                                                     -3.805
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -3.823


#Path 6
Startpoint: matrix_multiplication^data_pi~84.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~84.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~84.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~84.data[0] (single_port_ram)                       3.352     3.352
data arrival time                                                                                                                         3.352

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~84.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.352
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.819


#Path 7
Startpoint: matrix_multiplication^data_pi~87.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~87.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~87.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~87.data[0] (single_port_ram)                       3.300     3.300
data arrival time                                                                                                                         3.300

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~87.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.300
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.767


#Path 8
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.reset[0] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
input external delay                                                                                                                                                                      0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.reset[0] (matmul_16x16_systolic)                       3.743     3.743
data arrival time                                                                                                                                                                                   3.743

clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                          -0.060    -0.018
data required time                                                                                                                                                                                 -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 -0.018
data arrival time                                                                                                                                                                                  -3.743
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                   -3.761


#Path 9
Startpoint: matrix_multiplication^data_pi~228.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~228.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~228.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~228.data[0] (single_port_ram)                       3.288     3.288
data arrival time                                                                                                                          3.288

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~228.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -3.288
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.755


#Path 10
Startpoint: matrix_multiplication^data_pi~37.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~37.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37.data[0] (single_port_ram)                       3.276     3.276
data arrival time                                                                                                                         3.276

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.276
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.742


#Path 11
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[45] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[45] (matmul_16x16_systolic)                       2.405     3.681
data arrival time                                                                                                                                                                                     3.681

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.681
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.699


#Path 12
Startpoint: matrix_multiplication^data_pi~244.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~244.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~244.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~244.data[0] (single_port_ram)                       3.221     3.221
data arrival time                                                                                                                          3.221

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~244.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -3.221
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.688


#Path 13
Startpoint: matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n10350.in[1] (.names)                                                                                                         2.144     3.421
n10350.out[0] (.names)                                                                                                        0.235     3.656
matrix_multiplication^c_reg_2~7_FF_NODE.D[0] (.latch)                                                                         0.000     3.656
data arrival time                                                                                                                       3.656

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_2~7_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -3.656
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.679


#Path 14
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[43] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[43] (matmul_16x16_systolic)                       2.279     3.555
data arrival time                                                                                                                                                                                     3.555

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.555
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.573


#Path 15
Startpoint: matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.b_data_out[47] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.b_data_in[47] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                               0.042     0.042
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.b_data_out[47] (matmul_16x16_systolic) [clock-to-output]     0.110     0.152
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.b_data_in[47] (matmul_16x16_systolic)                        3.401     3.553
data arrival time                                                                                                                                                                                         3.553

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.060    -0.018
data required time                                                                                                                                                                                       -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.018
data arrival time                                                                                                                                                                                        -3.553
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -3.571


#Path 16
Startpoint: matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.b_data_out[22] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.b_data_in[22] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                               0.042     0.042
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.b_data_out[22] (matmul_16x16_systolic) [clock-to-output]     0.110     0.152
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.b_data_in[22] (matmul_16x16_systolic)                        3.395     3.547
data arrival time                                                                                                                                                                                         3.547

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.060    -0.018
data required time                                                                                                                                                                                       -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.018
data arrival time                                                                                                                                                                                        -3.547
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -3.565


#Path 17
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[42] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[42] (matmul_16x16_systolic)                       2.270     3.547
data arrival time                                                                                                                                                                                     3.547

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.547
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.564


#Path 18
Startpoint: matrix_multiplication^data_pi~63.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~63.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63.data[0] (single_port_ram)                       3.082     3.082
data arrival time                                                                                                                         3.082

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.082
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.549


#Path 19
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n10665.in[1] (.names)                                                                                                          1.988     3.265
n10665.out[0] (.names)                                                                                                         0.235     3.500
matrix_multiplication^c_reg_0~20_FF_NODE.D[0] (.latch)                                                                         0.000     3.500
data arrival time                                                                                                                        3.500

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~20_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -3.500
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.523


#Path 20
Startpoint: matrix_multiplication^data_pi~236.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~236.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~236.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~236.data[0] (single_port_ram)                       3.045     3.045
data arrival time                                                                                                                          3.045

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~236.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -3.045
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.512


#Path 21
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[56] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[56] (matmul_16x16_systolic)                       2.210     3.486
data arrival time                                                                                                                                                                                     3.486

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.486
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.504


#Path 22
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[57] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[57] (matmul_16x16_systolic)                       2.210     3.486
data arrival time                                                                                                                                                                                     3.486

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.486
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.504


#Path 23
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[54] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[54] (matmul_16x16_systolic)                       2.210     3.486
data arrival time                                                                                                                                                                                     3.486

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.486
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.504


#Path 24
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[8] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[8] (matmul_16x16_systolic)                       2.206     3.483
data arrival time                                                                                                                                                                                    3.483

clock matrix_multiplication^clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                          0.000     0.042
cell setup time                                                                                                                                                                           -0.060    -0.018
data required time                                                                                                                                                                                  -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                  -0.018
data arrival time                                                                                                                                                                                   -3.483
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                    -3.500


#Path 25
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[40] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[40] (matmul_16x16_systolic)                       2.204     3.481
data arrival time                                                                                                                                                                                     3.481

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.481
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.498


#Path 26
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[9] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[9] (matmul_16x16_systolic)                       2.196     3.473
data arrival time                                                                                                                                                                                    3.473

clock matrix_multiplication^clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                          0.000     0.042
cell setup time                                                                                                                                                                           -0.060    -0.018
data required time                                                                                                                                                                                  -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                  -0.018
data arrival time                                                                                                                                                                                   -3.473
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                    -3.490


#Path 27
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[61] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[61] (matmul_16x16_systolic)                       2.182     3.459
data arrival time                                                                                                                                                                                     3.459

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.459
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.476


#Path 28
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[31] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[31] (matmul_16x16_systolic)                       2.181     3.457
data arrival time                                                                                                                                                                                     3.457

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.457
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.475


#Path 29
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~104.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~104.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~104.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 30
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~93.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~93.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~93.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 31
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~97.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~97.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~97.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 32
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~98.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~98.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~98.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 33
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~99.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~99.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~99.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 34
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~100.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~100.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~100.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 35
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~101.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~101.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~101.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 36
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~102.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~102.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~102.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 37
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~103.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~103.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~103.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 38
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~87.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~87.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~87.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 39
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~105.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~105.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~105.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 40
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~106.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~106.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~106.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 41
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~108.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~108.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~108.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 42
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~109.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~109.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~109.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 43
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~1.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1883.clk[0] (.latch)                                                                                                         0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~1.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                        2.996

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.996
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.462


#Path 44
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~6.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1883.clk[0] (.latch)                                                                                                         0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~6.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                        2.996

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.996
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.462


#Path 45
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~100.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~100.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~100.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 46
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~87.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~87.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~87.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 47
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~88.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~88.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~88.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 48
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~89.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~89.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~89.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 49
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~90.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~90.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~90.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 50
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~91.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~91.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~91.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 51
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~92.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~92.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~92.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 52
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~93.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~93.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~93.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 53
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~105.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~105.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~105.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 54
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~104.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~104.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~104.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 55
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~6.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1883.clk[0] (.latch)                                                                                                         0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~6.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                        2.996

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.996
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.462


#Path 56
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~103.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~103.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~103.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 57
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~102.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~102.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~102.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 58
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~101.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~101.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~101.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 59
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~96.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~96.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~96.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 60
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~94.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~94.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~94.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 61
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~99.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~99.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~99.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 62
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~98.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~98.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~98.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 63
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~97.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~97.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~97.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 64
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~96.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~96.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~96.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 65
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~95.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~95.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~95.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 66
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~95.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~95.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~95.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 67
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~94.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~94.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~94.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 68
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~92.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~92.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~92.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 69
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~91.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~91.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~91.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 70
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~90.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~90.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~90.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 71
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~89.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~89.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~89.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 72
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~88.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~88.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~88.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 73
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~85.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~85.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~85.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 74
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~96.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~96.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~96.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 75
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~102.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~102.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~102.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 76
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~97.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~97.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~97.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 77
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~101.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~101.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~101.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 78
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~88.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~88.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~88.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 79
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~95.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~95.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~95.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 80
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~87.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~87.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~87.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 81
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~86.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~86.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~86.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 82
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~92.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~92.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~92.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 83
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~94.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~94.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~94.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 84
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~6.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1883.clk[0] (.latch)                                                                                                         0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~6.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                        2.996

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.996
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.462


#Path 85
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~93.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~93.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~93.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 86
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~91.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~91.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~91.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 87
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~8.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1883.clk[0] (.latch)                                                                                                         0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~8.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                        2.996

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.996
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.462


#Path 88
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~100.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
lo1883.clk[0] (.latch)                                                                                                           0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                           0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~100.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                          2.996

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~100.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.996
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.462


#Path 89
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~99.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~99.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~99.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 90
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~89.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~89.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~89.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 91
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~90.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~90.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~90.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 92
Startpoint: lo1883.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~98.addr[5] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1883.clk[0] (.latch)                                                                                                          0.042     0.042
lo1883.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~98.addr[5] (single_port_ram)                       2.829     2.996
data arrival time                                                                                                                         2.996

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~98.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.996
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.462


#Path 93
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[41] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[41] (matmul_16x16_systolic)                       2.166     3.443
data arrival time                                                                                                                                                                                     3.443

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.443
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.460


#Path 94
Startpoint: matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.b_data_out[166] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.b_data_in[166] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                                0.042     0.042
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_0_0^c_data_out~0.b_data_out[166] (matmul_16x16_systolic) [clock-to-output]     0.110     0.152
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.b_data_in[166] (matmul_16x16_systolic)                        3.289     3.442
data arrival time                                                                                                                                                                                          3.442

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_1_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                                0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.060    -0.018
data required time                                                                                                                                                                                        -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.018
data arrival time                                                                                                                                                                                         -3.442
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -3.459


#Path 95
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[55] (matmul_16x16_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.a_data[55] (matmul_16x16_systolic)                       2.165     3.441
data arrival time                                                                                                                                                                                     3.441

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_16x16_systolic+u_matmul_16x16_systolic_2_0^c_data_out~0.clk[0] (matmul_16x16_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.441
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.459


#Path 96
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n10815.in[0] (.names)                                                          3.199     3.199
n10815.out[0] (.names)                                                         0.235     3.434
matrix_multiplication^c_reg_0~26_FF_NODE.D[0] (.latch)                         0.000     3.434
data arrival time                                                                        3.434

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~26_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -3.434
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -3.457


#Path 97
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0550.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0550.in[0] (.names)                                                 3.199     3.199
li0550.out[0] (.names)                                                0.235     3.434
lo0550.D[0] (.latch)                                                  0.000     3.434
data arrival time                                                               3.434

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0550.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.434
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.457


#Path 98
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                               0.000     0.000
n10300.in[2] (.names)                                                         3.199     3.199
n10300.out[0] (.names)                                                        0.235     3.434
matrix_multiplication^c_reg_2~5_FF_NODE.D[0] (.latch)                         0.000     3.434
data arrival time                                                                       3.434

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
matrix_multiplication^c_reg_2~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -3.434
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -3.457


#Path 99
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0545.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0545.in[0] (.names)                                                 3.199     3.199
li0545.out[0] (.names)                                                0.235     3.434
lo0545.D[0] (.latch)                                                  0.000     3.434
data arrival time                                                               3.434

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0545.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.434
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.457


#Path 100
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0540.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0540.in[0] (.names)                                                 3.199     3.199
li0540.out[0] (.names)                                                0.235     3.434
lo0540.D[0] (.latch)                                                  0.000     3.434
data arrival time                                                               3.434

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0540.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -3.434
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -3.457


#End of timing report
