--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml cpu_facade.twx cpu_facade.ncd -o cpu_facade.twr
cpu_facade.pcf -ucf cpu_facade.ucf

Design file:              cpu_facade.ncd
Physical constraint file: cpu_facade.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1320 paths analyzed, 336 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.699ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_51/XLXI_2/I_Q0/I_36_35 (SLICE_X26Y0.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/XLXI_1/I_Q0/I_36_35 (FF)
  Destination:          XLXI_51/XLXI_2/I_Q0/I_36_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.699ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 0.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/XLXI_1/I_Q0/I_36_35 to XLXI_51/XLXI_2/I_Q0/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.YQ      Tcko                  0.511   XLXI_51/XLXI_1/Q<0>
                                                       XLXI_51/XLXI_1/I_Q0/I_36_35
    SLICE_X26Y34.G2      net (fanout=5)        0.940   XLXI_51/XLXI_1/Q<0>
    SLICE_X26Y34.Y       Tilo                  0.660   XLXI_51/XLXI_1/Q<6>
                                                       XLXI_51/XLXI_1/I_36_10
    SLICE_X26Y28.F4      net (fanout=5)        0.500   XLXI_51/XLXI_1/T4
    SLICE_X26Y28.X       Tif5x                 1.000   XLXI_51/XLXI_1/T8
                                                       LUT1_XLXI_51/XLXI_1/I_36_14
                                                       F5MUX_XLXI_51/XLXI_1/I_36_14
    SLICE_X26Y22.F4      net (fanout=5)        0.520   XLXI_51/XLXI_1/T8
    SLICE_X26Y22.X       Tif5x                 1.000   XLXI_51/XLXI_1/T12
                                                       LUT1_XLXI_51/XLXI_1/I_36_29
                                                       F5MUX_XLXI_51/XLXI_1/I_36_29
    SLICE_X27Y17.F1      net (fanout=5)        1.102   XLXI_51/XLXI_1/T12
    SLICE_X27Y17.X       Tif5x                 0.890   XLXI_51/XLXI_1/TC
                                                       LUT1_XLXI_51/XLXI_1/I_36_22
                                                       F5MUX_XLXI_51/XLXI_1/I_36_22
    SLICE_X26Y0.CE       net (fanout=8)        1.093   XLXI_51/XLXI_1/TC
    SLICE_X26Y0.CLK      Tceck                 0.483   XLXI_51/XLXI_2/Q<0>
                                                       XLXI_51/XLXI_2/I_Q0/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      8.699ns (4.544ns logic, 4.155ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/XLXI_1/I_Q2/I_36_35 (FF)
  Destination:          XLXI_51/XLXI_2/I_Q0/I_36_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.289ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 0.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/XLXI_1/I_Q2/I_36_35 to XLXI_51/XLXI_2/I_Q0/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y35.YQ      Tcko                  0.567   XLXI_51/XLXI_1/Q<2>
                                                       XLXI_51/XLXI_1/I_Q2/I_36_35
    SLICE_X26Y34.G4      net (fanout=3)        0.474   XLXI_51/XLXI_1/Q<2>
    SLICE_X26Y34.Y       Tilo                  0.660   XLXI_51/XLXI_1/Q<6>
                                                       XLXI_51/XLXI_1/I_36_10
    SLICE_X26Y28.F4      net (fanout=5)        0.500   XLXI_51/XLXI_1/T4
    SLICE_X26Y28.X       Tif5x                 1.000   XLXI_51/XLXI_1/T8
                                                       LUT1_XLXI_51/XLXI_1/I_36_14
                                                       F5MUX_XLXI_51/XLXI_1/I_36_14
    SLICE_X26Y22.F4      net (fanout=5)        0.520   XLXI_51/XLXI_1/T8
    SLICE_X26Y22.X       Tif5x                 1.000   XLXI_51/XLXI_1/T12
                                                       LUT1_XLXI_51/XLXI_1/I_36_29
                                                       F5MUX_XLXI_51/XLXI_1/I_36_29
    SLICE_X27Y17.F1      net (fanout=5)        1.102   XLXI_51/XLXI_1/T12
    SLICE_X27Y17.X       Tif5x                 0.890   XLXI_51/XLXI_1/TC
                                                       LUT1_XLXI_51/XLXI_1/I_36_22
                                                       F5MUX_XLXI_51/XLXI_1/I_36_22
    SLICE_X26Y0.CE       net (fanout=8)        1.093   XLXI_51/XLXI_1/TC
    SLICE_X26Y0.CLK      Tceck                 0.483   XLXI_51/XLXI_2/Q<0>
                                                       XLXI_51/XLXI_2/I_Q0/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      8.289ns (4.600ns logic, 3.689ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/XLXI_1/I_Q1/I_36_35 (FF)
  Destination:          XLXI_51/XLXI_2/I_Q0/I_36_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.247ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 0.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/XLXI_1/I_Q1/I_36_35 to XLXI_51/XLXI_2/I_Q0/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.YQ      Tcko                  0.511   XLXI_51/XLXI_1/Q<1>
                                                       XLXI_51/XLXI_1/I_Q1/I_36_35
    SLICE_X26Y34.G3      net (fanout=4)        0.488   XLXI_51/XLXI_1/Q<1>
    SLICE_X26Y34.Y       Tilo                  0.660   XLXI_51/XLXI_1/Q<6>
                                                       XLXI_51/XLXI_1/I_36_10
    SLICE_X26Y28.F4      net (fanout=5)        0.500   XLXI_51/XLXI_1/T4
    SLICE_X26Y28.X       Tif5x                 1.000   XLXI_51/XLXI_1/T8
                                                       LUT1_XLXI_51/XLXI_1/I_36_14
                                                       F5MUX_XLXI_51/XLXI_1/I_36_14
    SLICE_X26Y22.F4      net (fanout=5)        0.520   XLXI_51/XLXI_1/T8
    SLICE_X26Y22.X       Tif5x                 1.000   XLXI_51/XLXI_1/T12
                                                       LUT1_XLXI_51/XLXI_1/I_36_29
                                                       F5MUX_XLXI_51/XLXI_1/I_36_29
    SLICE_X27Y17.F1      net (fanout=5)        1.102   XLXI_51/XLXI_1/T12
    SLICE_X27Y17.X       Tif5x                 0.890   XLXI_51/XLXI_1/TC
                                                       LUT1_XLXI_51/XLXI_1/I_36_22
                                                       F5MUX_XLXI_51/XLXI_1/I_36_22
    SLICE_X26Y0.CE       net (fanout=8)        1.093   XLXI_51/XLXI_1/TC
    SLICE_X26Y0.CLK      Tceck                 0.483   XLXI_51/XLXI_2/Q<0>
                                                       XLXI_51/XLXI_2/I_Q0/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      8.247ns (4.544ns logic, 3.703ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_51/XLXI_2/I_Q3/I_36_35 (SLICE_X27Y5.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/XLXI_1/I_Q0/I_36_35 (FF)
  Destination:          XLXI_51/XLXI_2/I_Q3/I_36_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.694ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 0.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/XLXI_1/I_Q0/I_36_35 to XLXI_51/XLXI_2/I_Q3/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.YQ      Tcko                  0.511   XLXI_51/XLXI_1/Q<0>
                                                       XLXI_51/XLXI_1/I_Q0/I_36_35
    SLICE_X26Y34.G2      net (fanout=5)        0.940   XLXI_51/XLXI_1/Q<0>
    SLICE_X26Y34.Y       Tilo                  0.660   XLXI_51/XLXI_1/Q<6>
                                                       XLXI_51/XLXI_1/I_36_10
    SLICE_X26Y28.F4      net (fanout=5)        0.500   XLXI_51/XLXI_1/T4
    SLICE_X26Y28.X       Tif5x                 1.000   XLXI_51/XLXI_1/T8
                                                       LUT1_XLXI_51/XLXI_1/I_36_14
                                                       F5MUX_XLXI_51/XLXI_1/I_36_14
    SLICE_X26Y22.F4      net (fanout=5)        0.520   XLXI_51/XLXI_1/T8
    SLICE_X26Y22.X       Tif5x                 1.000   XLXI_51/XLXI_1/T12
                                                       LUT1_XLXI_51/XLXI_1/I_36_29
                                                       F5MUX_XLXI_51/XLXI_1/I_36_29
    SLICE_X27Y17.F1      net (fanout=5)        1.102   XLXI_51/XLXI_1/T12
    SLICE_X27Y17.X       Tif5x                 0.890   XLXI_51/XLXI_1/TC
                                                       LUT1_XLXI_51/XLXI_1/I_36_22
                                                       F5MUX_XLXI_51/XLXI_1/I_36_22
    SLICE_X27Y5.CE       net (fanout=8)        1.088   XLXI_51/XLXI_1/TC
    SLICE_X27Y5.CLK      Tceck                 0.483   XLXI_51/XLXI_2/Q<3>
                                                       XLXI_51/XLXI_2/I_Q3/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      8.694ns (4.544ns logic, 4.150ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/XLXI_1/I_Q2/I_36_35 (FF)
  Destination:          XLXI_51/XLXI_2/I_Q3/I_36_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.284ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 0.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/XLXI_1/I_Q2/I_36_35 to XLXI_51/XLXI_2/I_Q3/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y35.YQ      Tcko                  0.567   XLXI_51/XLXI_1/Q<2>
                                                       XLXI_51/XLXI_1/I_Q2/I_36_35
    SLICE_X26Y34.G4      net (fanout=3)        0.474   XLXI_51/XLXI_1/Q<2>
    SLICE_X26Y34.Y       Tilo                  0.660   XLXI_51/XLXI_1/Q<6>
                                                       XLXI_51/XLXI_1/I_36_10
    SLICE_X26Y28.F4      net (fanout=5)        0.500   XLXI_51/XLXI_1/T4
    SLICE_X26Y28.X       Tif5x                 1.000   XLXI_51/XLXI_1/T8
                                                       LUT1_XLXI_51/XLXI_1/I_36_14
                                                       F5MUX_XLXI_51/XLXI_1/I_36_14
    SLICE_X26Y22.F4      net (fanout=5)        0.520   XLXI_51/XLXI_1/T8
    SLICE_X26Y22.X       Tif5x                 1.000   XLXI_51/XLXI_1/T12
                                                       LUT1_XLXI_51/XLXI_1/I_36_29
                                                       F5MUX_XLXI_51/XLXI_1/I_36_29
    SLICE_X27Y17.F1      net (fanout=5)        1.102   XLXI_51/XLXI_1/T12
    SLICE_X27Y17.X       Tif5x                 0.890   XLXI_51/XLXI_1/TC
                                                       LUT1_XLXI_51/XLXI_1/I_36_22
                                                       F5MUX_XLXI_51/XLXI_1/I_36_22
    SLICE_X27Y5.CE       net (fanout=8)        1.088   XLXI_51/XLXI_1/TC
    SLICE_X27Y5.CLK      Tceck                 0.483   XLXI_51/XLXI_2/Q<3>
                                                       XLXI_51/XLXI_2/I_Q3/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      8.284ns (4.600ns logic, 3.684ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/XLXI_1/I_Q1/I_36_35 (FF)
  Destination:          XLXI_51/XLXI_2/I_Q3/I_36_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.242ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 0.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/XLXI_1/I_Q1/I_36_35 to XLXI_51/XLXI_2/I_Q3/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.YQ      Tcko                  0.511   XLXI_51/XLXI_1/Q<1>
                                                       XLXI_51/XLXI_1/I_Q1/I_36_35
    SLICE_X26Y34.G3      net (fanout=4)        0.488   XLXI_51/XLXI_1/Q<1>
    SLICE_X26Y34.Y       Tilo                  0.660   XLXI_51/XLXI_1/Q<6>
                                                       XLXI_51/XLXI_1/I_36_10
    SLICE_X26Y28.F4      net (fanout=5)        0.500   XLXI_51/XLXI_1/T4
    SLICE_X26Y28.X       Tif5x                 1.000   XLXI_51/XLXI_1/T8
                                                       LUT1_XLXI_51/XLXI_1/I_36_14
                                                       F5MUX_XLXI_51/XLXI_1/I_36_14
    SLICE_X26Y22.F4      net (fanout=5)        0.520   XLXI_51/XLXI_1/T8
    SLICE_X26Y22.X       Tif5x                 1.000   XLXI_51/XLXI_1/T12
                                                       LUT1_XLXI_51/XLXI_1/I_36_29
                                                       F5MUX_XLXI_51/XLXI_1/I_36_29
    SLICE_X27Y17.F1      net (fanout=5)        1.102   XLXI_51/XLXI_1/T12
    SLICE_X27Y17.X       Tif5x                 0.890   XLXI_51/XLXI_1/TC
                                                       LUT1_XLXI_51/XLXI_1/I_36_22
                                                       F5MUX_XLXI_51/XLXI_1/I_36_22
    SLICE_X27Y5.CE       net (fanout=8)        1.088   XLXI_51/XLXI_1/TC
    SLICE_X27Y5.CLK      Tceck                 0.483   XLXI_51/XLXI_2/Q<3>
                                                       XLXI_51/XLXI_2/I_Q3/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      8.242ns (4.544ns logic, 3.698ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_51/XLXI_2/I_Q1/I_36_35 (SLICE_X27Y0.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/XLXI_1/I_Q0/I_36_35 (FF)
  Destination:          XLXI_51/XLXI_2/I_Q1/I_36_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.693ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 0.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/XLXI_1/I_Q0/I_36_35 to XLXI_51/XLXI_2/I_Q1/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.YQ      Tcko                  0.511   XLXI_51/XLXI_1/Q<0>
                                                       XLXI_51/XLXI_1/I_Q0/I_36_35
    SLICE_X26Y34.G2      net (fanout=5)        0.940   XLXI_51/XLXI_1/Q<0>
    SLICE_X26Y34.Y       Tilo                  0.660   XLXI_51/XLXI_1/Q<6>
                                                       XLXI_51/XLXI_1/I_36_10
    SLICE_X26Y28.F4      net (fanout=5)        0.500   XLXI_51/XLXI_1/T4
    SLICE_X26Y28.X       Tif5x                 1.000   XLXI_51/XLXI_1/T8
                                                       LUT1_XLXI_51/XLXI_1/I_36_14
                                                       F5MUX_XLXI_51/XLXI_1/I_36_14
    SLICE_X26Y22.F4      net (fanout=5)        0.520   XLXI_51/XLXI_1/T8
    SLICE_X26Y22.X       Tif5x                 1.000   XLXI_51/XLXI_1/T12
                                                       LUT1_XLXI_51/XLXI_1/I_36_29
                                                       F5MUX_XLXI_51/XLXI_1/I_36_29
    SLICE_X27Y17.F1      net (fanout=5)        1.102   XLXI_51/XLXI_1/T12
    SLICE_X27Y17.X       Tif5x                 0.890   XLXI_51/XLXI_1/TC
                                                       LUT1_XLXI_51/XLXI_1/I_36_22
                                                       F5MUX_XLXI_51/XLXI_1/I_36_22
    SLICE_X27Y0.CE       net (fanout=8)        1.087   XLXI_51/XLXI_1/TC
    SLICE_X27Y0.CLK      Tceck                 0.483   XLXI_51/XLXI_2/Q<1>
                                                       XLXI_51/XLXI_2/I_Q1/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      8.693ns (4.544ns logic, 4.149ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/XLXI_1/I_Q2/I_36_35 (FF)
  Destination:          XLXI_51/XLXI_2/I_Q1/I_36_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.283ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 0.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/XLXI_1/I_Q2/I_36_35 to XLXI_51/XLXI_2/I_Q1/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y35.YQ      Tcko                  0.567   XLXI_51/XLXI_1/Q<2>
                                                       XLXI_51/XLXI_1/I_Q2/I_36_35
    SLICE_X26Y34.G4      net (fanout=3)        0.474   XLXI_51/XLXI_1/Q<2>
    SLICE_X26Y34.Y       Tilo                  0.660   XLXI_51/XLXI_1/Q<6>
                                                       XLXI_51/XLXI_1/I_36_10
    SLICE_X26Y28.F4      net (fanout=5)        0.500   XLXI_51/XLXI_1/T4
    SLICE_X26Y28.X       Tif5x                 1.000   XLXI_51/XLXI_1/T8
                                                       LUT1_XLXI_51/XLXI_1/I_36_14
                                                       F5MUX_XLXI_51/XLXI_1/I_36_14
    SLICE_X26Y22.F4      net (fanout=5)        0.520   XLXI_51/XLXI_1/T8
    SLICE_X26Y22.X       Tif5x                 1.000   XLXI_51/XLXI_1/T12
                                                       LUT1_XLXI_51/XLXI_1/I_36_29
                                                       F5MUX_XLXI_51/XLXI_1/I_36_29
    SLICE_X27Y17.F1      net (fanout=5)        1.102   XLXI_51/XLXI_1/T12
    SLICE_X27Y17.X       Tif5x                 0.890   XLXI_51/XLXI_1/TC
                                                       LUT1_XLXI_51/XLXI_1/I_36_22
                                                       F5MUX_XLXI_51/XLXI_1/I_36_22
    SLICE_X27Y0.CE       net (fanout=8)        1.087   XLXI_51/XLXI_1/TC
    SLICE_X27Y0.CLK      Tceck                 0.483   XLXI_51/XLXI_2/Q<1>
                                                       XLXI_51/XLXI_2/I_Q1/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (4.600ns logic, 3.683ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/XLXI_1/I_Q1/I_36_35 (FF)
  Destination:          XLXI_51/XLXI_2/I_Q1/I_36_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.241ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 0.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/XLXI_1/I_Q1/I_36_35 to XLXI_51/XLXI_2/I_Q1/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.YQ      Tcko                  0.511   XLXI_51/XLXI_1/Q<1>
                                                       XLXI_51/XLXI_1/I_Q1/I_36_35
    SLICE_X26Y34.G3      net (fanout=4)        0.488   XLXI_51/XLXI_1/Q<1>
    SLICE_X26Y34.Y       Tilo                  0.660   XLXI_51/XLXI_1/Q<6>
                                                       XLXI_51/XLXI_1/I_36_10
    SLICE_X26Y28.F4      net (fanout=5)        0.500   XLXI_51/XLXI_1/T4
    SLICE_X26Y28.X       Tif5x                 1.000   XLXI_51/XLXI_1/T8
                                                       LUT1_XLXI_51/XLXI_1/I_36_14
                                                       F5MUX_XLXI_51/XLXI_1/I_36_14
    SLICE_X26Y22.F4      net (fanout=5)        0.520   XLXI_51/XLXI_1/T8
    SLICE_X26Y22.X       Tif5x                 1.000   XLXI_51/XLXI_1/T12
                                                       LUT1_XLXI_51/XLXI_1/I_36_29
                                                       F5MUX_XLXI_51/XLXI_1/I_36_29
    SLICE_X27Y17.F1      net (fanout=5)        1.102   XLXI_51/XLXI_1/T12
    SLICE_X27Y17.X       Tif5x                 0.890   XLXI_51/XLXI_1/TC
                                                       LUT1_XLXI_51/XLXI_1/I_36_22
                                                       F5MUX_XLXI_51/XLXI_1/I_36_22
    SLICE_X27Y0.CE       net (fanout=8)        1.087   XLXI_51/XLXI_1/TC
    SLICE_X27Y0.CLK      Tceck                 0.483   XLXI_51/XLXI_2/Q<1>
                                                       XLXI_51/XLXI_2/I_Q1/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      8.241ns (4.544ns logic, 3.697ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q0/I_36_35 (SLICE_X25Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q0/I_36_35 (FF)
  Destination:          XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q0/I_36_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 20.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q0/I_36_35 to XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q0/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.YQ      Tcko                  0.409   XLXI_7/XLXI_931/XLXI_1/XLXI_2/Q<0>
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q0/I_36_35
    SLICE_X25Y21.BY      net (fanout=4)        0.366   XLXI_7/XLXI_931/XLXI_1/XLXI_2/Q<0>
    SLICE_X25Y21.CLK     Tckdi       (-Th)    -0.117   XLXI_7/XLXI_931/XLXI_1/XLXI_2/Q<0>
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q0/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.526ns logic, 0.366ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_51/XLXI_1/I_Q0/I_36_35 (SLICE_X29Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_51/XLXI_1/I_Q0/I_36_35 (FF)
  Destination:          XLXI_51/XLXI_1/I_Q0/I_36_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 20.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_51/XLXI_1/I_Q0/I_36_35 to XLXI_51/XLXI_1/I_Q0/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.YQ      Tcko                  0.409   XLXI_51/XLXI_1/Q<0>
                                                       XLXI_51/XLXI_1/I_Q0/I_36_35
    SLICE_X29Y35.BY      net (fanout=5)        0.366   XLXI_51/XLXI_1/Q<0>
    SLICE_X29Y35.CLK     Tckdi       (-Th)    -0.117   XLXI_51/XLXI_1/Q<0>
                                                       XLXI_51/XLXI_1/I_Q0/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.526ns logic, 0.366ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_927/XLXI_1/XLXI_2/I_Q0/I_36_35 (SLICE_X22Y27.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.995ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_927/XLXI_1/XLXI_2/I_Q0/I_36_35 (FF)
  Destination:          XLXI_7/XLXI_927/XLXI_1/XLXI_2/I_Q0/I_36_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.995ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_IBUF rising at 20.000ns
  Destination Clock:    in_clk_IBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/XLXI_927/XLXI_1/XLXI_2/I_Q0/I_36_35 to XLXI_7/XLXI_927/XLXI_1/XLXI_2/I_Q0/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.YQ      Tcko                  0.454   XLXI_7/XLXI_927/high<0>
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_2/I_Q0/I_36_35
    SLICE_X22Y27.BY      net (fanout=6)        0.409   XLXI_7/XLXI_927/high<0>
    SLICE_X22Y27.CLK     Tckdi       (-Th)    -0.132   XLXI_7/XLXI_927/high<0>
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_2/I_Q0/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (0.586ns logic, 0.409ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: XLXI_7/XLXI_931/XLXI_1/XLXI_2/Q<0>/SR
  Logical resource: XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q0/I_36_35/SR
  Location pin: SLICE_X25Y21.SR
  Clock network: XLXI_7/XLXI_931/XLXN_37
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: XLXI_7/XLXI_931/XLXI_1/XLXI_2/Q<0>/SR
  Logical resource: XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q0/I_36_35/SR
  Location pin: SLICE_X25Y21.SR
  Clock network: XLXI_7/XLXI_931/XLXN_37
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: XLXI_7/XLXI_931/XLXI_1/XLXI_2/Q<1>/SR
  Logical resource: XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q1/I_36_35/SR
  Location pin: SLICE_X27Y20.SR
  Clock network: XLXI_7/XLXI_931/XLXN_37
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |    8.699|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1320 paths, 0 nets, and 621 connections

Design statistics:
   Minimum period:   8.699ns{1}   (Maximum frequency: 114.956MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 15 01:21:34 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 333 MB



