`default_nettype none
`include "./headers/exception.svh"
module thinpad_top (
    input wire clk_50M,     // 50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592, // 11.0592MHz æ—¶é’Ÿè¾“å…¥ï¼ˆå¤‡ç”¨ï¼Œå¯ä¸ç”¨ï¼‰

    input wire push_btn,  // BTN5 æŒ‰é’®ï¿????å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º 1
    input wire reset_btn, // BTN6 å¤ä½æŒ‰é’®ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ï¿???? 1

    input  wire [ 3:0] touch_btn,  // BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º 1
    input  wire [31:0] dip_sw,     // 32 ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ï¿???? 1
    output wire [15:0] leds,       // 16 ï¿???? LEDï¼Œè¾“å‡ºæ—¶ 1 ç‚¹äº®
    output wire [ 7:0] dpy0,       // æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º 1 ç‚¹äº®
    output wire [ 7:0] dpy1,       // æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º 1 ç‚¹äº®

    // CPLD ä¸²å£æ§åˆ¶å™¨ä¿¡ï¿????
    output wire uart_rdn,        // è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰ï¿????
    output wire uart_wrn,        // å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰ï¿????
    input  wire uart_dataready,  // ä¸²å£æ•°æ®å‡†å¤‡ï¿????
    input  wire uart_tbre,       // å‘ï¿½?ï¿½æ•°æ®æ ‡ï¿????
    input  wire uart_tsre,       // æ•°æ®å‘ï¿½?ï¿½å®Œæ¯•æ ‡ï¿????

    // BaseRAM ä¿¡å·
    inout wire [31:0] base_ram_data,  // BaseRAM æ•°æ®ï¼Œä½ 8 ä½ä¸ CPLD ä¸²å£æ§åˆ¶å™¨å…±ï¿????
    output wire [19:0] base_ram_addr,  // BaseRAM åœ°å€
    output wire [3:0] base_ram_be_n,  // BaseRAM å­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒï¿???? 0
    output wire base_ram_ce_n,  // BaseRAM ç‰‡ï¿½?ï¿½ï¼Œä½æœ‰ï¿????
    output wire base_ram_oe_n,  // BaseRAM è¯»ä½¿èƒ½ï¼Œä½æœ‰ï¿????
    output wire base_ram_we_n,  // BaseRAM å†™ä½¿èƒ½ï¼Œä½æœ‰ï¿????

    // ExtRAM ä¿¡å·
    inout wire [31:0] ext_ram_data,  // ExtRAM æ•°æ®
    output wire [19:0] ext_ram_addr,  // ExtRAM åœ°å€
    output wire [3:0] ext_ram_be_n,  // ExtRAM å­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒï¿???? 0
    output wire ext_ram_ce_n,  // ExtRAM ç‰‡ï¿½?ï¿½ï¼Œä½æœ‰ï¿????
    output wire ext_ram_oe_n,  // ExtRAM è¯»ä½¿èƒ½ï¼Œä½æœ‰ï¿????
    output wire ext_ram_we_n,  // ExtRAM å†™ä½¿èƒ½ï¼Œä½æœ‰ï¿????

    // ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  // ç›´è¿ä¸²å£å‘ï¿½?ï¿½ç«¯
    input  wire rxd,  // ç›´è¿ä¸²å£æ¥æ”¶ï¿????

    // Flash å­˜å‚¨å™¨ä¿¡å·ï¼Œå‚ï¿½?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0] flash_a,  // Flash åœ°å€ï¼Œa0 ä»…åœ¨ 8bit æ¨¡å¼æœ‰æ•ˆï¿????16bit æ¨¡å¼æ— æ„ï¿????
    inout wire [15:0] flash_d,  // Flash æ•°æ®
    output wire flash_rp_n,  // Flash å¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,  // Flash å†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§ï¿????
    output wire flash_ce_n,  // Flash ç‰‡ï¿½?ï¿½ä¿¡å·ï¼Œä½æœ‰ï¿????
    output wire flash_oe_n,  // Flash è¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰ï¿????
    output wire flash_we_n,  // Flash å†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰ï¿????
    output wire flash_byte_n, // Flash 8bit æ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨ flash ï¿???? 16 ä½æ¨¡å¼æ—¶è¯·è®¾ï¿???? 1

    // USB æ§åˆ¶å™¨ä¿¡å·ï¼Œå‚ï¿½?? SL811 èŠ¯ç‰‡æ‰‹å†Œ
    output wire sl811_a0,
    // inout  wire [7:0] sl811_d,     // USB æ•°æ®çº¿ä¸ç½‘ç»œæ§åˆ¶å™¨çš„ dm9k_sd[7:0] å…±äº«
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    // ç½‘ç»œæ§åˆ¶å™¨ä¿¡å·ï¼Œå‚ï¿½?? DM9000A èŠ¯ç‰‡æ‰‹å†Œ
    output wire dm9k_cmd,
    inout wire [15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input wire dm9k_int,

    // å›¾åƒè¾“å‡ºä¿¡å·
    output wire [2:0] video_red,    // çº¢è‰²åƒç´ ï¿????3 ï¿????
    output wire [2:0] video_green,  // ç»¿è‰²åƒç´ ï¿????3 ï¿????
    output wire [1:0] video_blue,   // è“è‰²åƒç´ ï¿????2 ï¿????
    output wire       video_hsync,  // è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡ï¿????
    output wire       video_vsync,  // åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡ï¿????
    output wire       video_clk,    // åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire       video_de      // è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšï¿????
);

  /* =========== Demo code begin =========== */

  // PLL åˆ†é¢‘ç¤ºä¾‹
  logic locked, clk_10M, clk_20M;
  pll_example clock_gen (
      // Clock in ports
      .clk_in1(clk_50M),  // å¤–éƒ¨æ—¶é’Ÿè¾“å…¥
      // Clock out ports
      .clk_out1(clk_10M),  // æ—¶é’Ÿè¾“å‡º 1ï¼Œé¢‘ç‡åœ¨ IP é…ç½®ç•Œé¢ä¸­è®¾ï¿????
      .clk_out2(clk_20M),  // æ—¶é’Ÿè¾“å‡º 2ï¼Œé¢‘ç‡åœ¨ IP é…ç½®ç•Œé¢ä¸­è®¾ï¿????
      // Status and control signals
      .reset(reset_btn),  // PLL å¤ä½è¾“å…¥
      .locked(locked)  // PLL é”å®šæŒ‡ç¤ºè¾“å‡ºï¿????"1"è¡¨ç¤ºæ—¶é’Ÿç¨³å®šï¿????
                       // åçº§ç”µè·¯å¤ä½ä¿¡å·åº”å½“ç”±å®ƒç”Ÿæˆï¼ˆè§ä¸‹ï¼‰
  );

  logic reset_of_clk10M;
  // å¼‚æ­¥å¤ä½ï¼ŒåŒæ­¥é‡Šæ”¾ï¼Œï¿???? locked ä¿¡å·è½¬ä¸ºåçº§ç”µè·¯çš„å¤ï¿???? reset_of_clk10M
  always_ff @(posedge clk_10M or negedge locked) begin
    if (~locked) reset_of_clk10M <= 1'b1;
    else reset_of_clk10M <= 1'b0;
  end

  // always_ff @(posedge clk_10M or posedge reset_of_clk10M) begin
  //   if (reset_of_clk10M) begin
  //     // Your Code
  //   end else begin
  //     // Your Code
  //   end
  // end

  // ä¸ä½¿ç”¨å†…å­˜ï¿½?ï¿½ä¸²å£æ—¶ï¼Œç¦ç”¨å…¶ä½¿èƒ½ä¿¡å·
  // assign base_ram_ce_n = 1'b1;
  // assign base_ram_oe_n = 1'b1;
  // assign base_ram_we_n = 1'b1;

  // assign ext_ram_ce_n = 1'b1;
  // assign ext_ram_oe_n = 1'b1;
  // assign ext_ram_we_n = 1'b1;

  assign uart_rdn = 1'b1;
  assign uart_wrn = 1'b1;

  // æ•°ç ç®¡è¿æ¥å…³ç³»ç¤ºæ„å›¾ï¼Œdpy1 åŒç†
  // p=dpy0[0] // ---a---
  // c=dpy0[1] // |     |
  // d=dpy0[2] // f     b
  // e=dpy0[3] // |     |
  // b=dpy0[4] // ---g---
  // a=dpy0[5] // |     |
  // f=dpy0[6] // e     c
  // g=dpy0[7] // |     |
  //           // ---d---  p

  // 7 æ®µæ•°ç ç®¡è¯‘ç å™¨æ¼”ç¤ºï¼Œï¿???? number ï¿???? 16 è¿›åˆ¶æ˜¾ç¤ºåœ¨æ•°ç ç®¡ä¸Šé¢
  // logic [7:0] number;
  // SEG7_LUT segL (
  //     .oSEG1(dpy0),
  //     .iDIG (number[3:0])
  // );  // dpy0 æ˜¯ä½ä½æ•°ç ç®¡
  // SEG7_LUT segH (
  //     .oSEG1(dpy1),
  //     .iDIG (number[7:4])
  // );  // dpy1 æ˜¯é«˜ä½æ•°ç ç®¡

  // logic [15:0] led_bits;
  // assign leds = led_bits;

  // always_ff @(posedge push_btn or posedge reset_btn) begin
  //   if (reset_btn) begin  // å¤ä½æŒ‰ä¸‹ï¼Œè®¾ï¿???? LED ä¸ºåˆå§‹ï¿½??
  //     led_bits <= 16'h1;
  //   end else begin  // æ¯æ¬¡æŒ‰ä¸‹æŒ‰é’®ï¿????å…³ï¼ŒLED å¾ªç¯å·¦ç§»
  //     led_bits <= {led_bits[14:0], led_bits[15]};
  //   end
  // end

  // ç›´è¿ä¸²å£æ¥æ”¶å‘ï¿½?ï¿½æ¼”ç¤ºï¼Œä»ç›´è¿ä¸²å£æ”¶åˆ°çš„æ•°æ®å†å‘é€å‡ºï¿????
//  logic [7:0] ext_uart_rx;
//  logic [7:0] ext_uart_buffer, ext_uart_tx;
//  logic ext_uart_ready, ext_uart_clear, ext_uart_busy;
//  logic ext_uart_start, ext_uart_avai;

//  assign number = ext_uart_buffer;

  // æ¥æ”¶æ¨¡å—ï¿????9600 æ— æ£€éªŒä½
//  async_receiver #(
//      .ClkFrequency(50000000),
//      .Baud(9600)
//  ) ext_uart_r (
//      .clk           (clk_50M),         // å¤–éƒ¨æ—¶é’Ÿä¿¡å·
//      .RxD           (rxd),             // å¤–éƒ¨ä¸²è¡Œä¿¡å·è¾“å…¥
//      .RxD_data_ready(ext_uart_ready),  // æ•°æ®æ¥æ”¶åˆ°æ ‡ï¿????
//      .RxD_clear     (ext_uart_clear),  // æ¸…é™¤æ¥æ”¶æ ‡å¿—
//      .RxD_data      (ext_uart_rx)      // æ¥æ”¶åˆ°çš„ï¿????å­—èŠ‚æ•°æ®
//  );

//  assign ext_uart_clear = ext_uart_ready; // æ”¶åˆ°æ•°æ®çš„åŒæ—¶ï¼Œæ¸…é™¤æ ‡å¿—ï¼Œå› ä¸ºæ•°æ®å·²å–åˆ° ext_uart_buffer ï¿????
//  always_ff @(posedge clk_50M) begin  // æ¥æ”¶åˆ°ç¼“å†²åŒº ext_uart_buffer
//    if (ext_uart_ready) begin
//      ext_uart_buffer <= ext_uart_rx;
//      ext_uart_avai   <= 1;
//    end else if (!ext_uart_busy && ext_uart_avai) begin
//      ext_uart_avai <= 0;
//    end
//  end
//  always_ff @(posedge clk_50M) begin  // å°†ç¼“å†²åŒº ext_uart_buffer å‘ï¿½?ï¿½å‡ºï¿????
//    if (!ext_uart_busy && ext_uart_avai) begin
//      ext_uart_tx <= ext_uart_buffer;
//      ext_uart_start <= 1;
//    end else begin
//      ext_uart_start <= 0;
//    end
//  end

  // å‘ï¿½?ï¿½æ¨¡å—ï¼Œ9600 æ— æ£€éªŒä½
//  async_transmitter #(
//      .ClkFrequency(50000000),
//      .Baud(9600)
//  ) ext_uart_t (
//      .clk      (clk_50M),         // å¤–éƒ¨æ—¶é’Ÿä¿¡å·
//      .TxD      (txd),             // ä¸²è¡Œä¿¡å·è¾“å‡º
//      .TxD_busy (ext_uart_busy),   // å‘ï¿½?ï¿½å™¨å¿™çŠ¶æ€æŒ‡ï¿????
//      .TxD_start(ext_uart_start),  // ï¿????å§‹å‘é€ä¿¡ï¿????
//      .TxD_data (ext_uart_tx)      // å¾…å‘é€çš„æ•°æ®
//  );

  // å›¾åƒè¾“å‡ºæ¼”ç¤ºï¼Œåˆ†è¾¨ç‡ 800x600@75Hzï¼Œåƒç´ æ—¶é’Ÿä¸º 50MHz
  // logic [11:0] hdata;
  // assign video_red   = hdata < 266 ? 3'b111 : 0;  // çº¢è‰²ç«–æ¡
  // assign video_green = hdata < 532 && hdata >= 266 ? 3'b111 : 0;  // ç»¿è‰²ç«–æ¡
  // assign video_blue  = hdata >= 532 ? 2'b11 : 0;  // è“è‰²ç«–æ¡
  // assign video_clk   = clk_50M;
  // vga #(12, 800, 856, 976, 1040, 600, 637, 643, 666, 1, 1) vga800x600at75 (
  //     .clk        (clk_50M),
  //     .hdata      (hdata),        // æ¨ªåï¿????
  //     .vdata      (),             // çºµåï¿????
  //     .hsync      (video_hsync),
  //     .vsync      (video_vsync),
  //     .data_enable(video_de)
  // );
  /* =========== Demo code end =========== */
  /* =========== Lab6 Master begin =========== */
  logic sys_clk;
  logic sys_rst;

  assign sys_clk = clk_10M;
  assign sys_rst = reset_of_clk10M;
  logic        wbm0_cyc_o;
  logic        wbm0_stb_o;
  logic        wbm0_ack_i;
  logic [31:0] wbm0_adr_o;
  logic [31:0] wbm0_dat_o;
  logic [31:0] wbm0_dat_i;
  logic [ 3:0] wbm0_sel_o;
  logic        wbm0_we_o;
  logic        wbm1_cyc_o;
  logic        wbm1_stb_o;
  logic        wbm1_ack_i;
  logic [31:0] wbm1_adr_o;
  logic [31:0] wbm1_dat_o;
  logic [31:0] wbm1_dat_i;
  logic [ 3:0] wbm1_sel_o;
  logic        wbm1_we_o;
  satp_t satp_o;
  logic [1:0] priviledge_mode_o;

  // mmu_if çš„ä¿¡å?
  logic        mmu_if_cyc_o;
  logic        mmu_if_stb_o;
  logic        mmu_if_ack_i;
  logic [31:0] mmu_if_adr_o;
  logic [31:0] mmu_if_dat_o;
  logic [31:0] mmu_if_dat_i;
  logic [ 3:0] mmu_if_sel_o;
  logic        mmu_if_we_o;

  // mmu_mem çš„ä¿¡å?
  logic        mmu_mem_cyc_o;
  logic        mmu_mem_stb_o;
  logic        mmu_mem_ack_i;
  logic [31:0] mmu_mem_adr_o;
  logic [31:0] mmu_mem_dat_o;
  logic [31:0] mmu_mem_dat_i;
  logic [ 3:0] mmu_mem_sel_o;
  logic        mmu_mem_we_o;

  // logic        query_wen;

  // mmu exception output
  logic [30:0] if_exception_code;
  logic [30:0] mem_exception_code;
  logic [31:0] if_exception_addr;  // VA
  logic [31:0] mem_exception_addr; // VA
  logic [31:0] id_exception_instr;
  logic id_exception_instr_wen;
  logic flush_tlb_o;

  pipeline_master lab6_master(
      .clk_i(sys_clk),
      .rst_i(sys_rst),
      // wishbone master0
      .wb0_cyc_o(mmu_if_cyc_o),
      .wb0_stb_o(mmu_if_stb_o),
      .wb0_ack_i(mmu_if_ack_i),
      .wb0_adr_o(mmu_if_adr_o),
      .wb0_dat_o(mmu_if_dat_o),
      .wb0_dat_i(mmu_if_dat_i),
      .wb0_sel_o(mmu_if_sel_o),
      .wb0_we_o (mmu_if_we_o),
      // wishbone master1
      .wb1_cyc_o(mmu_mem_cyc_o),
      .wb1_stb_o(mmu_mem_stb_o),
      .wb1_ack_i(mmu_mem_ack_i),
      .wb1_adr_o(mmu_mem_adr_o),
      .wb1_dat_o(mmu_mem_dat_o),
      .wb1_dat_i(mmu_mem_dat_i),
      .wb1_sel_o(mmu_mem_sel_o),
      .wb1_we_o (mmu_mem_we_o),
      // mtimer->cpu
      .mtime_exceed_i(mtime_exceed_o),
      .mtime_lo_i(mtime_lo_o),
      .mtime_hi_i(mtime_hi_o),
      // mmu<-cpu<-csr
      .satp_o(satp_o),
      .priviledge_mode_o(priviledge_mode_o),
      // DEBUG
      .dip_sw(dip_sw),
      .leds(leds),
      // for mmu exception
      // .exme_rf_wen(query_wen),

      // mmu page fault exception input
      .if_exception_code_i(if_exception_code),
      .if_exception_addr_i(if_exception_addr),
      .mem_exception_code_i(mem_exception_code),
      .mem_exception_addr_i(mem_exception_addr),
      .id_exception_instr_i(id_exception_instr),
      .id_exception_instr_wen(id_exception_instr_wen),
      .flush_tlb_o(flush_tlb_o)
  );
  
  /* =========== MMU begin ===================*/
  mmu u_mmu_if(
    .clk(sys_clk),
    .rst(sys_rst),

    // è¾“å…¥
    .master_addr_in(mmu_if_adr_o),
    .master_data_in(mmu_if_dat_o),
    .master_data_out(mmu_if_dat_i),
    .master_we_in(mmu_if_we_o),
    .master_sel_in(mmu_if_sel_o),
    .master_stb_in(mmu_if_stb_o),
    .master_cyc_in(mmu_if_cyc_o),
    .master_ack_out(mmu_if_ack_i),

    // mux
    .mux_addr_out(wbm0_adr_o),
    .mux_data_out(wbm0_dat_o),
    .mux_data_in(wbm0_dat_i),
    .mux_we_out(wbm0_we_o),
    .mux_sel_out(wbm0_sel_o),
    .mux_stb_out(wbm0_stb_o),
    .mux_cyc_out(wbm0_cyc_o),
    .mux_ack_in(wbm0_ack_i),

    // mode
    .mode_in(priviledge_mode_o),
    // satp
    .satp_in(satp_o),

    // mmu_if or mmu_em
    .is_if_mmu(1'b1),
    .query_wen(1'b0),

    // exception output
    .tlb_exception_code(if_exception_code),
    .if_exception_addr_o(if_exception_addr),
    .id_exception_instr_i(id_exception_instr),
    .id_exception_instr_wen(id_exception_instr_wen),
    .flush_tlb_i(flush_tlb_o)
  );

    /* =========== MMU begin ===================*/
  mmu u_mmu_mem(
    .clk(sys_clk),
    .rst(sys_rst),

    // è¾“å…¥
    .master_addr_in(mmu_mem_adr_o),
    .master_data_in(mmu_mem_dat_o),
    .master_data_out(mmu_mem_dat_i),
    .master_we_in(mmu_mem_we_o),
    .master_sel_in(mmu_mem_sel_o),
    .master_stb_in(mmu_mem_stb_o),
    .master_cyc_in(mmu_mem_cyc_o),
    .master_ack_out(mmu_mem_ack_i),

    // mux
    .mux_addr_out(wbm1_adr_o),
    .mux_data_out(wbm1_dat_o),
    .mux_data_in(wbm1_dat_i),
    .mux_we_out(wbm1_we_o),
    .mux_sel_out(wbm1_sel_o),
    .mux_stb_out(wbm1_stb_o),
    .mux_cyc_out(wbm1_cyc_o),
    .mux_ack_in(wbm1_ack_i),

    // mode
    .mode_in(priviledge_mode_o),
    // satp
    .satp_in(satp_o),

    // mmu_if or mmu_em
    .is_if_mmu(1'b0),
    .query_wen(mmu_mem_we_o), // TODO Discuss with team membears

    // exception output
    .tlb_exception_code(mem_exception_code),
    .mem_exception_addr_o(mem_exception_addr),
    .flush_tlb_i(flush_tlb_o)
  );

  /* =========== Lab5 MUX begin =========== */
  // IF-Master
  // Wishbone MUX (Masters) => bus slaves
  logic wbs0_if_cyc_o;
  logic wbs0_if_stb_o;
  logic wbs0_if_ack_i;
  logic [31:0] wbs0_if_adr_o;
  logic [31:0] wbs0_if_dat_o;
  logic [31:0] wbs0_if_dat_i;
  logic [3:0] wbs0_if_sel_o;
  logic wbs0_if_we_o;

  logic wbs1_if_cyc_o;
  logic wbs1_if_stb_o;
  logic wbs1_if_ack_i;
  logic [31:0] wbs1_if_adr_o;
  logic [31:0] wbs1_if_dat_o;
  logic [31:0] wbs1_if_dat_i;
  logic [3:0] wbs1_if_sel_o;
  logic wbs1_if_we_o;

  logic wbs2_if_cyc_o;
  logic wbs2_if_stb_o;
  logic wbs2_if_ack_i;
  logic [31:0] wbs2_if_adr_o;
  logic [31:0] wbs2_if_dat_o;
  logic [31:0] wbs2_if_dat_i;
  logic [3:0] wbs2_if_sel_o;
  logic wbs2_if_we_o;

  logic wbs3_if_cyc_o;
  logic wbs3_if_stb_o;
  logic wbs3_if_ack_i;
  logic [31:0] wbs3_if_adr_o;
  logic [31:0] wbs3_if_dat_o;
  logic [31:0] wbs3_if_dat_i;
  logic [3:0] wbs3_if_sel_o;
  logic wbs3_if_we_o;
  
  wb_mux_4 wb_mux_if (
      .clk(sys_clk),
      .rst(sys_rst),

      // Master interface (to if master)
      .wbm_adr_i(wbm0_adr_o),
      .wbm_dat_i(wbm0_dat_o),
      .wbm_dat_o(wbm0_dat_i),
      .wbm_we_i (wbm0_we_o),
      .wbm_sel_i(wbm0_sel_o),
      .wbm_stb_i(wbm0_stb_o),
      .wbm_ack_o(wbm0_ack_i),
      .wbm_err_o(),
      .wbm_rty_o(),
      .wbm_cyc_i(wbm0_cyc_o),

      // Slave interface 0 (to BaseRAM controller)
      // Address range: 0x8000_0000 ~ 0x803F_FFFF
      .wbs0_addr    (32'h8000_0000),
      .wbs0_addr_msk(32'hFFC0_0000),

      .wbs0_adr_o(wbs0_if_adr_o),
      .wbs0_dat_i(wbs0_if_dat_i),
      .wbs0_dat_o(wbs0_if_dat_o),
      .wbs0_we_o (wbs0_if_we_o),
      .wbs0_sel_o(wbs0_if_sel_o),
      .wbs0_stb_o(wbs0_if_stb_o),
      .wbs0_ack_i(wbs0_if_ack_i),
      .wbs0_err_i('0),
      .wbs0_rty_i('0),
      .wbs0_cyc_o(wbs0_if_cyc_o),

      // Slave interface 1 (to ExtRAM controller)
      // Address range: 0x8040_0000 ~ 0x807F_FFFF
      .wbs1_addr    (32'h8040_0000),
      .wbs1_addr_msk(32'hFFC0_0000),

      .wbs1_adr_o(wbs1_if_adr_o),
      .wbs1_dat_i(wbs1_if_dat_i),
      .wbs1_dat_o(wbs1_if_dat_o),
      .wbs1_we_o (wbs1_if_we_o),
      .wbs1_sel_o(wbs1_if_sel_o),
      .wbs1_stb_o(wbs1_if_stb_o),
      .wbs1_ack_i(wbs1_if_ack_i),
      .wbs1_err_i('0),
      .wbs1_rty_i('0),
      .wbs1_cyc_o(wbs1_if_cyc_o),

      // Slave interface 2 (to UART controller)
      // Address range: 0x1000_0000 ~ 0x1000_FFFF
      .wbs2_addr    (32'h1000_0000),
      .wbs2_addr_msk(32'hFFFF_0000),

      .wbs2_adr_o(wbs2_if_adr_o),
      .wbs2_dat_i(wbs2_if_dat_i),
      .wbs2_dat_o(wbs2_if_dat_o),
      .wbs2_we_o (wbs2_if_we_o),
      .wbs2_sel_o(wbs2_if_sel_o),
      .wbs2_stb_o(wbs2_if_stb_o),
      .wbs2_ack_i(wbs2_if_ack_i),
      .wbs2_err_i('0),
      .wbs2_rty_i('0),
      .wbs2_cyc_o(wbs2_if_cyc_o),

      // Slave interface 3 (to MTime controller)
      // Address range: 0x02004000 ~ 0x0200BFF8	
      .wbs3_addr    (32'h0200_0000),
      .wbs3_addr_msk(32'hFFFF_0000),

      .wbs3_adr_o(wbs3_if_adr_o),
      .wbs3_dat_i(wbs3_if_dat_i),
      .wbs3_dat_o(wbs3_if_dat_o),
      .wbs3_we_o (wbs3_if_we_o),
      .wbs3_sel_o(wbs3_if_sel_o),
      .wbs3_stb_o(wbs3_if_stb_o),
      .wbs3_ack_i(wbs3_if_ack_i),
      .wbs3_err_i('0),
      .wbs3_rty_i('0),
      .wbs3_cyc_o(wbs3_if_cyc_o)
  );
  
  // MEM-Master
  // Wishbone MUX (Masters) => bus slaves
  logic wbs0_mem_cyc_o;
  logic wbs0_mem_stb_o;
  logic wbs0_mem_ack_i;
  logic [31:0] wbs0_mem_adr_o;
  logic [31:0] wbs0_mem_dat_o;
  logic [31:0] wbs0_mem_dat_i;
  logic [3:0] wbs0_mem_sel_o;
  logic wbs0_mem_we_o;

  logic wbs1_mem_cyc_o;
  logic wbs1_mem_stb_o;
  logic wbs1_mem_ack_i;
  logic [31:0] wbs1_mem_adr_o;
  logic [31:0] wbs1_mem_dat_o;
  logic [31:0] wbs1_mem_dat_i;
  logic [3:0] wbs1_mem_sel_o;
  logic wbs1_mem_we_o;

  logic wbs2_mem_cyc_o;
  logic wbs2_mem_stb_o;
  logic wbs2_mem_ack_i;
  logic [31:0] wbs2_mem_adr_o;
  logic [31:0] wbs2_mem_dat_o;
  logic [31:0] wbs2_mem_dat_i;
  logic [3:0] wbs2_mem_sel_o;
  logic wbs2_mem_we_o;

  logic wbs3_mem_cyc_o;
  logic wbs3_mem_stb_o;
  logic wbs3_mem_ack_i;
  logic [31:0] wbs3_mem_adr_o;
  logic [31:0] wbs3_mem_dat_o;
  logic [31:0] wbs3_mem_dat_i;
  logic [3:0] wbs3_mem_sel_o;
  logic wbs3_mem_we_o;
  
  wb_mux_4 wb_mux_mem (
      .clk(sys_clk),
      .rst(sys_rst),

      // Master interface (to if master)
      .wbm_adr_i(wbm1_adr_o),
      .wbm_dat_i(wbm1_dat_o),
      .wbm_dat_o(wbm1_dat_i),
      .wbm_we_i (wbm1_we_o),
      .wbm_sel_i(wbm1_sel_o),
      .wbm_stb_i(wbm1_stb_o),
      .wbm_ack_o(wbm1_ack_i),
      .wbm_err_o(),
      .wbm_rty_o(),
      .wbm_cyc_i(wbm1_cyc_o),

      // Slave interface 0 (to BaseRAM controller)
      // Address range: 0x8000_0000 ~ 0x803F_FFFF
      .wbs0_addr    (32'h8000_0000),
      .wbs0_addr_msk(32'hFFC0_0000),

      .wbs0_adr_o(wbs0_mem_adr_o),
      .wbs0_dat_i(wbs0_mem_dat_i),
      .wbs0_dat_o(wbs0_mem_dat_o),
      .wbs0_we_o (wbs0_mem_we_o),
      .wbs0_sel_o(wbs0_mem_sel_o),
      .wbs0_stb_o(wbs0_mem_stb_o),
      .wbs0_ack_i(wbs0_mem_ack_i),
      .wbs0_err_i('0),
      .wbs0_rty_i('0),
      .wbs0_cyc_o(wbs0_mem_cyc_o),

      // Slave interface 1 (to ExtRAM controller)
      // Address range: 0x8040_0000 ~ 0x807F_FFFF
      .wbs1_addr    (32'h8040_0000),
      .wbs1_addr_msk(32'hFFC0_0000),

      .wbs1_adr_o(wbs1_mem_adr_o),
      .wbs1_dat_i(wbs1_mem_dat_i),
      .wbs1_dat_o(wbs1_mem_dat_o),
      .wbs1_we_o (wbs1_mem_we_o),
      .wbs1_sel_o(wbs1_mem_sel_o),
      .wbs1_stb_o(wbs1_mem_stb_o),
      .wbs1_ack_i(wbs1_mem_ack_i),
      .wbs1_err_i('0),
      .wbs1_rty_i('0),
      .wbs1_cyc_o(wbs1_mem_cyc_o),

      // Slave interface 2 (to UART controller)
      // Address range: 0x1000_0000 ~ 0x1000_FFFF
      .wbs2_addr    (32'h1000_0000),
      .wbs2_addr_msk(32'hFFFF_0000),

      .wbs2_adr_o(wbs2_mem_adr_o),
      .wbs2_dat_i(wbs2_mem_dat_i),
      .wbs2_dat_o(wbs2_mem_dat_o),
      .wbs2_we_o (wbs2_mem_we_o),
      .wbs2_sel_o(wbs2_mem_sel_o),
      .wbs2_stb_o(wbs2_mem_stb_o),
      .wbs2_ack_i(wbs2_mem_ack_i),
      .wbs2_err_i('0),
      .wbs2_rty_i('0),
      .wbs2_cyc_o(wbs2_mem_cyc_o),

      // Slave interface 3 (to MTime controller)
      // Address range: 0x02004000 ~ 0x0200BFF8	
      .wbs3_addr    (32'h0200_0000),
      .wbs3_addr_msk(32'hFFFF_0000),

      .wbs3_adr_o(wbs3_mem_adr_o),
      .wbs3_dat_i(wbs3_mem_dat_i),
      .wbs3_dat_o(wbs3_mem_dat_o),
      .wbs3_we_o (wbs3_mem_we_o),
      .wbs3_sel_o(wbs3_mem_sel_o),
      .wbs3_stb_o(wbs3_mem_stb_o),
      .wbs3_ack_i(wbs3_mem_ack_i),
      .wbs3_err_i('0),
      .wbs3_rty_i('0),
      .wbs3_cyc_o(wbs3_mem_cyc_o)
  );
  /* =========== Lab5 MUX end =========== */
  /* =========== Arbiter Begin =========== */
  // BASE Sram Arbiter
  logic wbs0_cyc_o;
  logic wbs0_stb_o;
  logic wbs0_ack_i;
  logic [31:0] wbs0_adr_o;
  logic [31:0] wbs0_dat_o;
  logic [31:0] wbs0_dat_i;
  logic [3:0] wbs0_sel_o;
  logic wbs0_we_o;
  wb_arbiter_2 sram_base_arbiter(
    .clk(sys_clk),
    .rst(sys_rst),
    /*
     * Wishbone master 0 input
     */
    .wbm0_adr_i(wbs0_if_adr_o),
    .wbm0_dat_i(wbs0_if_dat_o),
    .wbm0_dat_o(wbs0_if_dat_i),
    .wbm0_we_i(wbs0_if_we_o),
    .wbm0_sel_i(wbs0_if_sel_o),
    .wbm0_stb_i(wbs0_if_stb_o),
    .wbm0_ack_o(wbs0_if_ack_i),
    .wbm0_err_o(),
    .wbm0_rty_o(),
    .wbm0_cyc_i(wbs0_if_cyc_o),
    /*
     * Wishbone master 1 input
     */
    .wbm1_adr_i(wbs0_mem_adr_o),
    .wbm1_dat_i(wbs0_mem_dat_o),
    .wbm1_dat_o(wbs0_mem_dat_i),
    .wbm1_we_i(wbs0_mem_we_o),
    .wbm1_sel_i(wbs0_mem_sel_o),
    .wbm1_stb_i(wbs0_mem_stb_o),
    .wbm1_ack_o(wbs0_mem_ack_i),
    .wbm1_err_o(),
    .wbm1_rty_o(),
    .wbm1_cyc_i(wbs0_mem_cyc_o),
    /*
     * Wishbone slave output
     */
    .wbs_adr_o(wbs0_adr_o),
    .wbs_dat_i(wbs0_dat_i),
    .wbs_dat_o(wbs0_dat_o),
    .wbs_we_o(wbs0_we_o),
    .wbs_sel_o(wbs0_sel_o),
    .wbs_stb_o(wbs0_stb_o),
    .wbs_ack_i(wbs0_ack_i),
    .wbs_err_i(),
    .wbs_rty_i(),
    .wbs_cyc_o(wbs0_cyc_o)
  );
  // EXT Sram Arbiter
  logic wbs1_cyc_o;
  logic wbs1_stb_o;
  logic wbs1_ack_i;
  logic [31:0] wbs1_adr_o;
  logic [31:0] wbs1_dat_o;
  logic [31:0] wbs1_dat_i;
  logic [3:0] wbs1_sel_o;
  logic wbs1_we_o;
  wb_arbiter_2 sram_ext_arbiter(
    .clk(sys_clk),
    .rst(sys_rst),
    /*
     * Wishbone master 0 input
     */
    .wbm0_adr_i(wbs1_if_adr_o),
    .wbm0_dat_i(wbs1_if_dat_o),
    .wbm0_dat_o(wbs1_if_dat_i),
    .wbm0_we_i(wbs1_if_we_o),
    .wbm0_sel_i(wbs1_if_sel_o),
    .wbm0_stb_i(wbs1_if_stb_o),
    .wbm0_ack_o(wbs1_if_ack_i),
    .wbm0_err_o(),
    .wbm0_rty_o(),
    .wbm0_cyc_i(wbs1_if_cyc_o),
    /*
     * Wishbone master 1 input
     */
    .wbm1_adr_i(wbs1_mem_adr_o),
    .wbm1_dat_i(wbs1_mem_dat_o),
    .wbm1_dat_o(wbs1_mem_dat_i),
    .wbm1_we_i(wbs1_mem_we_o),
    .wbm1_sel_i(wbs1_mem_sel_o),
    .wbm1_stb_i(wbs1_mem_stb_o),
    .wbm1_ack_o(wbs1_mem_ack_i),
    .wbm1_err_o(),
    .wbm1_rty_o(),
    .wbm1_cyc_i(wbs1_mem_cyc_o),
    /*
     * Wishbone slave output
     */
    .wbs_adr_o(wbs1_adr_o),
    .wbs_dat_i(wbs1_dat_i),
    .wbs_dat_o(wbs1_dat_o),
    .wbs_we_o(wbs1_we_o),
    .wbs_sel_o(wbs1_sel_o),
    .wbs_stb_o(wbs1_stb_o),
    .wbs_ack_i(wbs1_ack_i),
    .wbs_err_i(),
    .wbs_rty_i(),
    .wbs_cyc_o(wbs1_cyc_o)
  );
  // UART Arbiter
  logic wbs2_cyc_o;
  logic wbs2_stb_o;
  logic wbs2_ack_i;
  logic [31:0] wbs2_adr_o;
  logic [31:0] wbs2_dat_o;
  logic [31:0] wbs2_dat_i;
  logic [3:0] wbs2_sel_o;
  logic wbs2_we_o;
  wb_arbiter_2 sram_uart_arbiter(
    .clk(sys_clk),
    .rst(sys_rst),
    /*
     * Wishbone master 0 input
     */
    .wbm0_adr_i(wbs2_if_adr_o),
    .wbm0_dat_i(wbs2_if_dat_o),
    .wbm0_dat_o(wbs2_if_dat_i),
    .wbm0_we_i(wbs2_if_we_o),
    .wbm0_sel_i(wbs2_if_sel_o),
    .wbm0_stb_i(wbs2_if_stb_o),
    .wbm0_ack_o(wbs2_if_ack_i),
    .wbm0_err_o(),
    .wbm0_rty_o(),
    .wbm0_cyc_i(wbs2_if_cyc_o),
    /*
     * Wishbone master 1 input
     */
    .wbm1_adr_i(wbs2_mem_adr_o),
    .wbm1_dat_i(wbs2_mem_dat_o),
    .wbm1_dat_o(wbs2_mem_dat_i),
    .wbm1_we_i(wbs2_mem_we_o),
    .wbm1_sel_i(wbs2_mem_sel_o),
    .wbm1_stb_i(wbs2_mem_stb_o),
    .wbm1_ack_o(wbs2_mem_ack_i),
    .wbm1_err_o(),
    .wbm1_rty_o(),
    .wbm1_cyc_i(wbs2_mem_cyc_o),
    /*
     * Wishbone slave output
     */
    .wbs_adr_o(wbs2_adr_o),
    .wbs_dat_i(wbs2_dat_i),
    .wbs_dat_o(wbs2_dat_o),
    .wbs_we_o(wbs2_we_o),
    .wbs_sel_o(wbs2_sel_o),
    .wbs_stb_o(wbs2_stb_o),
    .wbs_ack_i(wbs2_ack_i),
    .wbs_err_i(),
    .wbs_rty_i(),
    .wbs_cyc_o(wbs2_cyc_o)
  );
  // MTime Arbiter
  logic wbs3_cyc_o;
  logic wbs3_stb_o;
  logic wbs3_ack_i;
  logic [31:0] wbs3_adr_o;
  logic [31:0] wbs3_dat_o;
  logic [31:0] wbs3_dat_i;
  logic [3:0] wbs3_sel_o;
  logic wbs3_we_o;
  wb_arbiter_2 sram_mtimer_arbiter(
    .clk(sys_clk),
    .rst(sys_rst),
    /*
     * Wishbone master 0 input
     */
    .wbm0_adr_i(wbs3_if_adr_o),
    .wbm0_dat_i(wbs3_if_dat_o),
    .wbm0_dat_o(wbs3_if_dat_i),
    .wbm0_we_i(wbs3_if_we_o),
    .wbm0_sel_i(wbs3_if_sel_o),
    .wbm0_stb_i(wbs3_if_stb_o),
    .wbm0_ack_o(wbs3_if_ack_i),
    .wbm0_err_o(),
    .wbm0_rty_o(),
    .wbm0_cyc_i(wbs3_if_cyc_o),
    /*
     * Wishbone master 1 input
     */
    .wbm1_adr_i(wbs3_mem_adr_o),
    .wbm1_dat_i(wbs3_mem_dat_o),
    .wbm1_dat_o(wbs3_mem_dat_i),
    .wbm1_we_i(wbs3_mem_we_o),
    .wbm1_sel_i(wbs3_mem_sel_o),
    .wbm1_stb_i(wbs3_mem_stb_o),
    .wbm1_ack_o(wbs3_mem_ack_i),
    .wbm1_err_o(),
    .wbm1_rty_o(),
    .wbm1_cyc_i(wbs3_mem_cyc_o),
    /*
     * Wishbone slave output
     */
    .wbs_adr_o(wbs3_adr_o),
    .wbs_dat_i(wbs3_dat_i),
    .wbs_dat_o(wbs3_dat_o),
    .wbs_we_o(wbs3_we_o),
    .wbs_sel_o(wbs3_sel_o),
    .wbs_stb_o(wbs3_stb_o),
    .wbs_ack_i(wbs3_ack_i),
    .wbs_err_i(),
    .wbs_rty_i(),
    .wbs_cyc_o(wbs3_cyc_o)
  );
  /* =========== Arbiter End =========== */
  /* =========== Lab5 Slaves begin =========== */
  sram_controller #(
      .SRAM_ADDR_WIDTH(20),
      .SRAM_DATA_WIDTH(32)
  ) sram_controller_base (
      .clk_i(sys_clk),
      .rst_i(sys_rst),

      // Wishbone slave (to MUX)
      .wb_cyc_i(wbs0_cyc_o),
      .wb_stb_i(wbs0_stb_o),
      .wb_ack_o(wbs0_ack_i),
      .wb_adr_i(wbs0_adr_o),
      .wb_dat_i(wbs0_dat_o),
      .wb_dat_o(wbs0_dat_i),
      .wb_sel_i(wbs0_sel_o),
      .wb_we_i (wbs0_we_o),

      // To SRAM chip
      .sram_addr(base_ram_addr),
      .sram_data(base_ram_data),
      .sram_ce_n(base_ram_ce_n),
      .sram_oe_n(base_ram_oe_n),
      .sram_we_n(base_ram_we_n),
      .sram_be_n(base_ram_be_n)
  );
  sram_controller #(
      .SRAM_ADDR_WIDTH(20),
      .SRAM_DATA_WIDTH(32)
  ) sram_controller_ext (
      .clk_i(sys_clk),
      .rst_i(sys_rst),

      // Wishbone slave (to MUX)
      .wb_cyc_i(wbs1_cyc_o),
      .wb_stb_i(wbs1_stb_o),
      .wb_ack_o(wbs1_ack_i),
      .wb_adr_i(wbs1_adr_o),
      .wb_dat_i(wbs1_dat_o),
      .wb_dat_o(wbs1_dat_i),
      .wb_sel_i(wbs1_sel_o),
      .wb_we_i (wbs1_we_o),

      // To SRAM chip
      .sram_addr(ext_ram_addr),
      .sram_data(ext_ram_data),
      .sram_ce_n(ext_ram_ce_n),
      .sram_oe_n(ext_ram_oe_n),
      .sram_we_n(ext_ram_we_n),
      .sram_be_n(ext_ram_be_n)
  );

  // ä¸²å£æ§åˆ¶å™¨æ¨¡ï¿??
  // NOTE: å¦‚æœä¿®æ”¹ç³»ç»Ÿæ—¶é’Ÿé¢‘ç‡ï¼Œä¹Ÿè¦ä¿®æ”¹æ­¤å¤„çš„æ—¶é’Ÿé¢‘ç‡å‚æ•°
  uart_controller #(
      .CLK_FREQ(10_000_000),
      .BAUD    (115200)
  ) uart_controller (
      .clk_i(sys_clk),
      .rst_i(sys_rst),

      .wb_cyc_i(wbs2_cyc_o),
      .wb_stb_i(wbs2_stb_o),
      .wb_ack_o(wbs2_ack_i),
      .wb_adr_i(wbs2_adr_o),
      .wb_dat_i(wbs2_dat_o),
      .wb_dat_o(wbs2_dat_i),
      .wb_sel_i(wbs2_sel_o),
      .wb_we_i (wbs2_we_o),

      // to UART pins
      .uart_txd_o(txd),
      .uart_rxd_i(rxd)
  );
  // Mtime Module
  wire mtime_exceed_o;
  wire[31:0] mtime_lo_o;
  wire[31:0] mtime_hi_o;
  MtimeController u_mtimer_controller(
      .clk_i(sys_clk),
      .rst_i(sys_rst),

      .wb_cyc_i(wbs3_cyc_o),
      .wb_stb_i(wbs3_stb_o),
      .wb_ack_o(wbs3_ack_i),
      .wb_adr_i(wbs3_adr_o),
      .wb_dat_i(wbs3_dat_o),
      .wb_dat_o(wbs3_dat_i),
      .wb_sel_i(wbs3_sel_o),
      .wb_we_i (wbs3_we_o),

      // mtimer -> csr
      .mtime_exceed_o(mtime_exceed_o),
      .mtime_lo_o(mtime_lo_o),
      .mtime_hi_o(mtime_hi_o)
  );
  /* =========== Lab5 Slaves end =========== */
endmodule
