INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/mx_rcvr.sv:65]
INFO: [VRFC 10-2458] undeclared symbol replace_eof, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/mx_rcvr.sv:153]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/topmodule.sv:113]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/topmodule.sv:116]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/topmodule.sv:117]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/topmodule.sv:55]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/topmodule.sv:71]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/sources/topmodule.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/tests/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/tests/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol outdata_copy, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/tests/TopLevelTest.sv:46]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/tests/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab06/lab6/lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
