vendor_name = ModelSim
source_file = 1, C:/Users/wyh/Desktop/vhdl_test/main.vhd
source_file = 1, C:/Users/wyh/Desktop/vhdl_test/db/first.cbx.xml
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = first
instance = comp, \led[0]~output\, led[0]~output, first, 1
instance = comp, \led[1]~output\, led[1]~output, first, 1
instance = comp, \led[2]~output\, led[2]~output, first, 1
instance = comp, \led[3]~output\, led[3]~output, first, 1
instance = comp, \led[4]~output\, led[4]~output, first, 1
instance = comp, \led[5]~output\, led[5]~output, first, 1
instance = comp, \led[6]~output\, led[6]~output, first, 1
instance = comp, \led[7]~output\, led[7]~output, first, 1
instance = comp, \input[1]~input\, input[1]~input, first, 1
instance = comp, \input[0]~input\, input[0]~input, first, 1
instance = comp, \enable~input\, enable~input, first, 1
instance = comp, \led~0\, led~0, first, 1
instance = comp, \input[2]~input\, input[2]~input, first, 1
instance = comp, \led~1\, led~1, first, 1
instance = comp, \input[3]~input\, input[3]~input, first, 1
instance = comp, \led~2\, led~2, first, 1
instance = comp, \input[4]~input\, input[4]~input, first, 1
instance = comp, \led~3\, led~3, first, 1
instance = comp, \input[5]~input\, input[5]~input, first, 1
instance = comp, \led~4\, led~4, first, 1
instance = comp, \input[6]~input\, input[6]~input, first, 1
instance = comp, \led~5\, led~5, first, 1
instance = comp, \input[7]~input\, input[7]~input, first, 1
instance = comp, \led~6\, led~6, first, 1
instance = comp, \led~7\, led~7, first, 1
