 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SCC_8LC_decoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 16:36:43 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[46]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[57] (in)                        0.00       0.00 f
  U2771/X (STP_EO2_6)                      0.06       0.06 r
  U2769/X (STP_EN2_6)                      0.04       0.10 f
  U2796/X (STP_EO3_3)                      0.07       0.16 f
  U2799/X (STP_EN3_3)                      0.07       0.23 r
  U2766/X (STP_BUF_S_12)                   0.03       0.26 r
  U2419/X (STP_INV_18)                     0.01       0.27 f
  U2502/X (STP_ND2_16)                     0.01       0.28 r
  U2374/X (STP_NR2_G_16)                   0.01       0.30 f
  U2004/X (STP_ND2_S_7)                    0.01       0.31 r
  U1913/X (STP_ND3_6)                      0.02       0.33 f
  U2458/X (STP_OAI21_4)                    0.02       0.35 r
  U2793/X (STP_OR3B_4)                     0.02       0.37 f
  U2706/X (STP_OR3B_8)                     0.04       0.40 f
  U1483/X (STP_INV_S_14)                   0.01       0.42 r
  U2430/X (STP_ND2_S_16)                   0.02       0.43 f
  U1979/X (STP_NR2_S_20)                   0.01       0.45 r
  U1486/X (STP_BUF_S_8)                    0.02       0.47 r
  U1949/X (STP_ND2_5)                      0.01       0.48 f
  U2162/X (STP_ND2_G_2)                    0.01       0.49 r
  U2734/X (STP_AOI21_1)                    0.01       0.50 f
  U2629/X (STP_AOI31_0P5)                  0.02       0.52 r
  message[46] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.50       0.50
  clock network delay (ideal)              0.00       0.50
  output external delay                    0.00       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: codeword[62]
              (input port clocked by vclk)
  Endpoint: message[46]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[62] (in)                        0.00       0.00 r
  U2770/X (STP_EO2_4)                      0.06       0.06 f
  U2769/X (STP_EN2_6)                      0.04       0.10 r
  U2796/X (STP_EO3_3)                      0.06       0.16 f
  U2799/X (STP_EN3_3)                      0.07       0.23 r
  U2766/X (STP_BUF_S_12)                   0.03       0.26 r
  U2419/X (STP_INV_18)                     0.01       0.27 f
  U2502/X (STP_ND2_16)                     0.01       0.28 r
  U2374/X (STP_NR2_G_16)                   0.01       0.30 f
  U2004/X (STP_ND2_S_7)                    0.01       0.31 r
  U1913/X (STP_ND3_6)                      0.02       0.33 f
  U2458/X (STP_OAI21_4)                    0.02       0.35 r
  U2793/X (STP_OR3B_4)                     0.02       0.37 f
  U2706/X (STP_OR3B_8)                     0.04       0.40 f
  U1483/X (STP_INV_S_14)                   0.01       0.42 r
  U2430/X (STP_ND2_S_16)                   0.02       0.43 f
  U1979/X (STP_NR2_S_20)                   0.01       0.45 r
  U1486/X (STP_BUF_S_8)                    0.02       0.47 r
  U1949/X (STP_ND2_5)                      0.01       0.48 f
  U2162/X (STP_ND2_G_2)                    0.01       0.49 r
  U2734/X (STP_AOI21_1)                    0.01       0.50 f
  U2629/X (STP_AOI31_0P5)                  0.02       0.52 r
  message[46] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.50       0.50
  clock network delay (ideal)              0.00       0.50
  output external delay                    0.00       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: codeword[62]
              (input port clocked by vclk)
  Endpoint: message[46]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[62] (in)                        0.00       0.00 r
  U2770/X (STP_EO2_4)                      0.06       0.06 f
  U2769/X (STP_EN2_6)                      0.03       0.10 f
  U2796/X (STP_EO3_3)                      0.07       0.16 f
  U2799/X (STP_EN3_3)                      0.07       0.23 r
  U2766/X (STP_BUF_S_12)                   0.03       0.26 r
  U2419/X (STP_INV_18)                     0.01       0.27 f
  U2502/X (STP_ND2_16)                     0.01       0.28 r
  U2374/X (STP_NR2_G_16)                   0.01       0.30 f
  U2004/X (STP_ND2_S_7)                    0.01       0.31 r
  U1913/X (STP_ND3_6)                      0.02       0.33 f
  U2458/X (STP_OAI21_4)                    0.02       0.35 r
  U2793/X (STP_OR3B_4)                     0.02       0.37 f
  U2706/X (STP_OR3B_8)                     0.04       0.40 f
  U1483/X (STP_INV_S_14)                   0.01       0.42 r
  U2430/X (STP_ND2_S_16)                   0.02       0.43 f
  U1979/X (STP_NR2_S_20)                   0.01       0.45 r
  U1486/X (STP_BUF_S_8)                    0.02       0.47 r
  U1949/X (STP_ND2_5)                      0.01       0.48 f
  U2162/X (STP_ND2_G_2)                    0.01       0.49 r
  U2734/X (STP_AOI21_1)                    0.01       0.50 f
  U2629/X (STP_AOI31_0P5)                  0.02       0.52 r
  message[46] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.50       0.50
  clock network delay (ideal)              0.00       0.50
  output external delay                    0.00       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[51]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[57] (in)                        0.00       0.00 f
  U2771/X (STP_EO2_6)                      0.06       0.06 r
  U2769/X (STP_EN2_6)                      0.04       0.10 f
  U2796/X (STP_EO3_3)                      0.07       0.16 f
  U2799/X (STP_EN3_3)                      0.07       0.23 r
  U2766/X (STP_BUF_S_12)                   0.03       0.26 r
  U2419/X (STP_INV_18)                     0.01       0.27 f
  U2502/X (STP_ND2_16)                     0.01       0.28 r
  U2053/X (STP_OR3_3)                      0.02       0.30 r
  U2054/X (STP_AN3B_4)                     0.03       0.33 r
  U2665/X (STP_AOI21_4)                    0.02       0.35 f
  U2392/X (STP_NR3_G_4)                    0.02       0.37 r
  U2474/X (STP_ND3_8)                      0.03       0.40 f
  U2454/X (STP_INV_11)                     0.02       0.42 r
  U2578/X (STP_ND2_16)                     0.02       0.44 f
  U2047/X (STP_ND2_S_24)                   0.02       0.46 r
  U2153/X (STP_ND2_S_16)                   0.01       0.47 f
  U1892/X (STP_ND2_7)                      0.01       0.48 r
  U1881/X (STP_INV_4)                      0.01       0.49 f
  U2631/X (STP_ND2_G_4)                    0.01       0.49 r
  U2655/X (STP_ND2_G_1P5)                  0.01       0.50 f
  U2092/X (STP_MUXI2_MG_0P5)               0.01       0.52 r
  message[51] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.50       0.50
  clock network delay (ideal)              0.00       0.50
  output external delay                    0.00       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[43]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[57] (in)                        0.00       0.00 f
  U2771/X (STP_EO2_6)                      0.06       0.06 r
  U2769/X (STP_EN2_6)                      0.04       0.10 f
  U2796/X (STP_EO3_3)                      0.07       0.16 f
  U2799/X (STP_EN3_3)                      0.07       0.23 r
  U2766/X (STP_BUF_S_12)                   0.03       0.26 r
  U2419/X (STP_INV_18)                     0.01       0.27 f
  U2502/X (STP_ND2_16)                     0.01       0.28 r
  U2053/X (STP_OR3_3)                      0.02       0.30 r
  U2054/X (STP_AN3B_4)                     0.03       0.33 r
  U2665/X (STP_AOI21_4)                    0.02       0.35 f
  U2392/X (STP_NR3_G_4)                    0.02       0.37 r
  U2474/X (STP_ND3_8)                      0.03       0.40 f
  U2454/X (STP_INV_11)                     0.02       0.42 r
  U2578/X (STP_ND2_16)                     0.02       0.44 f
  U2047/X (STP_ND2_S_24)                   0.02       0.46 r
  U2153/X (STP_ND2_S_16)                   0.01       0.47 f
  U1892/X (STP_ND2_7)                      0.01       0.48 r
  U1881/X (STP_INV_4)                      0.01       0.49 f
  U2631/X (STP_ND2_G_4)                    0.01       0.49 r
  U2656/X (STP_ND2_G_1P5)                  0.01       0.50 f
  U2093/X (STP_MUXI2_MG_0P5)               0.01       0.52 r
  message[43] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.50       0.50
  clock network delay (ideal)              0.00       0.50
  output external delay                    0.00       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[51]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[57] (in)                        0.00       0.00 f
  U2771/X (STP_EO2_6)                      0.06       0.06 r
  U2769/X (STP_EN2_6)                      0.04       0.10 f
  U2796/X (STP_EO3_3)                      0.07       0.16 f
  U2799/X (STP_EN3_3)                      0.07       0.23 r
  U2766/X (STP_BUF_S_12)                   0.03       0.26 r
  U2419/X (STP_INV_18)                     0.01       0.27 f
  U2502/X (STP_ND2_16)                     0.01       0.28 r
  U2053/X (STP_OR3_3)                      0.02       0.30 r
  U2054/X (STP_AN3B_4)                     0.03       0.33 r
  U2665/X (STP_AOI21_4)                    0.02       0.35 f
  U2392/X (STP_NR3_G_4)                    0.02       0.37 r
  U2474/X (STP_ND3_8)                      0.03       0.40 f
  U2454/X (STP_INV_11)                     0.02       0.42 r
  U2578/X (STP_ND2_16)                     0.02       0.44 f
  U2047/X (STP_ND2_S_24)                   0.02       0.46 r
  U2153/X (STP_ND2_S_16)                   0.01       0.47 f
  U1892/X (STP_ND2_7)                      0.01       0.48 r
  U1881/X (STP_INV_4)                      0.01       0.49 f
  U2631/X (STP_ND2_G_4)                    0.01       0.49 r
  U2655/X (STP_ND2_G_1P5)                  0.01       0.50 f
  U2092/X (STP_MUXI2_MG_0P5)               0.01       0.52 r
  message[51] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.50       0.50
  clock network delay (ideal)              0.00       0.50
  output external delay                    0.00       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[43]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[57] (in)                        0.00       0.00 f
  U2771/X (STP_EO2_6)                      0.06       0.06 r
  U2769/X (STP_EN2_6)                      0.04       0.10 f
  U2796/X (STP_EO3_3)                      0.07       0.16 f
  U2799/X (STP_EN3_3)                      0.07       0.23 r
  U2766/X (STP_BUF_S_12)                   0.03       0.26 r
  U2419/X (STP_INV_18)                     0.01       0.27 f
  U2502/X (STP_ND2_16)                     0.01       0.28 r
  U2053/X (STP_OR3_3)                      0.02       0.30 r
  U2054/X (STP_AN3B_4)                     0.03       0.33 r
  U2665/X (STP_AOI21_4)                    0.02       0.35 f
  U2392/X (STP_NR3_G_4)                    0.02       0.37 r
  U2474/X (STP_ND3_8)                      0.03       0.40 f
  U2454/X (STP_INV_11)                     0.02       0.42 r
  U2578/X (STP_ND2_16)                     0.02       0.44 f
  U2047/X (STP_ND2_S_24)                   0.02       0.46 r
  U2153/X (STP_ND2_S_16)                   0.01       0.47 f
  U1892/X (STP_ND2_7)                      0.01       0.48 r
  U1881/X (STP_INV_4)                      0.01       0.49 f
  U2631/X (STP_ND2_G_4)                    0.01       0.49 r
  U2656/X (STP_ND2_G_1P5)                  0.01       0.50 f
  U2093/X (STP_MUXI2_MG_0P5)               0.01       0.52 r
  message[43] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.50       0.50
  clock network delay (ideal)              0.00       0.50
  output external delay                    0.00       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[46]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[57] (in)                        0.00       0.00 f
  U2771/X (STP_EO2_6)                      0.06       0.06 r
  U2769/X (STP_EN2_6)                      0.04       0.10 f
  U2796/X (STP_EO3_3)                      0.07       0.16 f
  U2799/X (STP_EN3_3)                      0.07       0.23 r
  U2766/X (STP_BUF_S_12)                   0.03       0.26 r
  U2028/X (STP_INV_6P5)                    0.02       0.28 f
  U1800/X (STP_INV_4)                      0.02       0.29 r
  U1959/X (STP_NR2_G_16)                   0.01       0.31 f
  U1579/X (STP_ND2_G_4)                    0.01       0.31 r
  U2415/X (STP_OAI211_4)                   0.02       0.33 f
  U2458/X (STP_OAI21_4)                    0.02       0.35 r
  U2793/X (STP_OR3B_4)                     0.02       0.37 f
  U2706/X (STP_OR3B_8)                     0.04       0.40 f
  U1483/X (STP_INV_S_14)                   0.01       0.42 r
  U2430/X (STP_ND2_S_16)                   0.02       0.43 f
  U1979/X (STP_NR2_S_20)                   0.01       0.45 r
  U1486/X (STP_BUF_S_8)                    0.02       0.47 r
  U1949/X (STP_ND2_5)                      0.01       0.48 f
  U2162/X (STP_ND2_G_2)                    0.01       0.49 r
  U2734/X (STP_AOI21_1)                    0.01       0.50 f
  U2629/X (STP_AOI31_0P5)                  0.02       0.52 r
  message[46] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.50       0.50
  clock network delay (ideal)              0.00       0.50
  output external delay                    0.00       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[57]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U2757/X (STP_INV_18)                     0.01       0.01 f
  U2688/X (STP_EN3_6)                      0.07       0.08 f
  U2689/X (STP_EO3_3)                      0.07       0.16 f
  U2713/X (STP_EN3_6)                      0.08       0.23 r
  U2648/X (STP_BUF_S_20)                   0.03       0.26 r
  U1674/X (STP_INV_S_1)                    0.03       0.29 f
  U2194/X (STP_AOI22_6)                    0.03       0.32 r
  U2161/X (STP_AOI21_8)                    0.02       0.34 f
  U2425/X (STP_NR3_G_8)                    0.02       0.36 r
  U2710/X (STP_OR3B_8)                     0.02       0.37 f
  U2312/X (STP_NR3_G_12)                   0.02       0.39 r
  U1508/X (STP_INV_S_12)                   0.02       0.42 f
  U2597/X (STP_NR2_G_12)                   0.02       0.43 r
  U1504/X (STP_BUF_5)                      0.02       0.46 r
  U1371/X (STP_AOI21_1)                    0.02       0.48 f
  U2000/X (STP_AOI211_1P5)                 0.03       0.50 r
  U2671/X (STP_MUXI2_MG_0P5)               0.02       0.52 f
  message[57] (out)                        0.00       0.52 f
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.50       0.50
  clock network delay (ideal)              0.00       0.50
  output external delay                    0.00       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: codeword[8]
              (input port clocked by vclk)
  Endpoint: message[57]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[8] (in)                         0.00       0.00 r
  U2757/X (STP_INV_18)                     0.01       0.01 f
  U2688/X (STP_EN3_6)                      0.07       0.08 f
  U2689/X (STP_EO3_3)                      0.07       0.16 f
  U2713/X (STP_EN3_6)                      0.08       0.23 r
  U2648/X (STP_BUF_S_20)                   0.03       0.26 r
  U1674/X (STP_INV_S_1)                    0.03       0.29 f
  U2194/X (STP_AOI22_6)                    0.03       0.32 r
  U2161/X (STP_AOI21_8)                    0.02       0.34 f
  U2425/X (STP_NR3_G_8)                    0.02       0.36 r
  U2710/X (STP_OR3B_8)                     0.02       0.37 f
  U2312/X (STP_NR3_G_12)                   0.02       0.39 r
  U1508/X (STP_INV_S_12)                   0.02       0.42 f
  U2597/X (STP_NR2_G_12)                   0.02       0.43 r
  U1504/X (STP_BUF_5)                      0.02       0.46 r
  U1371/X (STP_AOI21_1)                    0.02       0.48 f
  U2000/X (STP_AOI211_1P5)                 0.03       0.50 r
  U2671/X (STP_MUXI2_MG_0P5)               0.02       0.52 f
  message[57] (out)                        0.00       0.52 f
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.50       0.50
  clock network delay (ideal)              0.00       0.50
  output external delay                    0.00       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


1
