[
    {
        "repo": "floatingcat",
        "description": "Catalog of floating point software and hardware implementations.",
        "owner": "nwhitehead",
        "stars": 2,
        "forks": 0,
        "size": 96,
        "created": "2009-09-26T20:29:16Z",
        "updated": "2016-05-14T05:20:43Z",
        "pushed": "2009-10-12T01:53:43Z",
        "url": "https://github.com/nwhitehead/floatingcat",
        "id": 318563
    },
    {
        "repo": "OFDM_MyHDL",
        "description": "Hardware description of various digital blocks used on communication system based on OFDM",
        "owner": "euripedesrocha",
        "stars": 3,
        "forks": 0,
        "size": 72,
        "created": "2010-01-22T13:07:10Z",
        "updated": "2019-03-14T21:48:34Z",
        "pushed": "2010-01-22T13:19:46Z",
        "url": "https://github.com/euripedesrocha/OFDM_MyHDL",
        "id": 483789
    },
    {
        "repo": "pymips",
        "description": "A pipelined MIPS processor implemented in Python",
        "owner": "mgaitan",
        "stars": 19,
        "forks": 7,
        "size": 956,
        "created": "2010-10-21T04:35:40Z",
        "updated": "2023-09-08T16:27:44Z",
        "pushed": "2016-03-31T04:59:59Z",
        "url": "https://github.com/mgaitan/pymips",
        "id": 1011231
    },
    {
        "repo": "myhdl-talk",
        "description": "Slides and notes for a MyHDL talk on Cordoba PyDay 2011, Argentina",
        "owner": "mgaitan",
        "stars": 3,
        "forks": 0,
        "size": 892,
        "created": "2011-04-29T20:38:19Z",
        "updated": "2016-09-27T03:02:22Z",
        "pushed": "2012-11-17T16:29:12Z",
        "url": "https://github.com/mgaitan/myhdl-talk",
        "id": 1682486
    },
    {
        "repo": "CPLD-MYHDL",
        "description": "CPLD-MYHDL notes",
        "owner": "tonylijo",
        "stars": 4,
        "forks": 0,
        "size": 100,
        "created": "2011-08-15T06:14:09Z",
        "updated": "2013-06-02T04:56:07Z",
        "pushed": "2011-08-15T18:26:07Z",
        "url": "https://github.com/tonylijo/CPLD-MYHDL",
        "id": 2208419
    },
    {
        "repo": "hdl_devel",
        "description": "A new CASPER toolflow based on an HDL primitives library",
        "owner": "casper-astro",
        "stars": 18,
        "forks": 4,
        "size": 1458,
        "created": "2011-10-14T08:21:37Z",
        "updated": "2023-06-30T07:15:37Z",
        "pushed": "2012-04-11T09:48:49Z",
        "url": "https://github.com/casper-astro/hdl_devel",
        "id": 2575006
    },
    {
        "repo": "MyHDL-based-FPGA-DSP-Toolflow",
        "description": "A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. Targeted at the Rhino Project (see URL).",
        "owner": "Gordonei",
        "stars": 22,
        "forks": 3,
        "size": 367,
        "created": "2011-12-19T18:15:31Z",
        "updated": "2022-04-27T05:02:24Z",
        "pushed": "2012-08-29T14:29:58Z",
        "url": "https://github.com/Gordonei/MyHDL-based-FPGA-DSP-Toolflow",
        "id": 3013946
    },
    {
        "repo": "casper_myhdl",
        "description": "Development of DSP blocks found in CASPER library using MyHDL package and Python",
        "owner": "amitbansod",
        "stars": 6,
        "forks": 0,
        "size": 176,
        "created": "2012-01-08T12:59:05Z",
        "updated": "2016-04-27T15:47:19Z",
        "pushed": "2013-04-05T09:59:42Z",
        "url": "https://github.com/amitbansod/casper_myhdl",
        "id": 3129824
    },
    {
        "repo": "nocmodel",
        "description": "NoCmodel is a Python module for Network-on-Chip modeling, with add-ons for simulation (functional or RTL) and code generation. ",
        "owner": "dargor0",
        "stars": 6,
        "forks": 4,
        "size": 258,
        "created": "2012-07-05T20:11:34Z",
        "updated": "2021-05-05T13:23:54Z",
        "pushed": "2012-07-05T20:21:35Z",
        "url": "https://github.com/dargor0/nocmodel",
        "id": 4914402
    },
    {
        "repo": "fft-dit-fpga",
        "description": "Verilog module for calculation of FFT.",
        "owner": "benreynwar",
        "stars": 130,
        "forks": 52,
        "size": 113,
        "created": "2012-08-22T23:53:30Z",
        "updated": "2023-09-08T02:45:48Z",
        "pushed": "2012-08-22T23:54:11Z",
        "url": "https://github.com/benreynwar/fft-dit-fpga",
        "id": 5516872
    },
    {
        "repo": "fpga-sdrlib",
        "description": "Verilog modules for software-defined radio.",
        "owner": "benreynwar",
        "stars": 16,
        "forks": 5,
        "size": 320,
        "created": "2012-09-14T18:07:49Z",
        "updated": "2022-11-02T23:51:19Z",
        "pushed": "2012-12-31T20:36:27Z",
        "url": "https://github.com/benreynwar/fpga-sdrlib",
        "id": 5812896
    },
    {
        "repo": "msu-myhdlsim",
        "description": "MyHDLSim - Creates a GUI environment on top of MyHDL",
        "owner": "mattsnowboard",
        "stars": 2,
        "forks": 0,
        "size": 204,
        "created": "2012-10-16T02:31:53Z",
        "updated": "2021-03-30T10:20:06Z",
        "pushed": "2012-10-17T03:56:37Z",
        "url": "https://github.com/mattsnowboard/msu-myhdlsim",
        "id": 6237736
    },
    {
        "repo": "PigeonComputer",
        "description": "Simple computer system built around ATmega328P microcontroller.",
        "owner": "PhoenixBureau",
        "stars": 7,
        "forks": 2,
        "size": 1475,
        "created": "2012-11-12T06:54:25Z",
        "updated": "2023-06-10T19:53:46Z",
        "pushed": "2021-04-22T19:00:07Z",
        "url": "https://github.com/PhoenixBureau/PigeonComputer",
        "id": 6649504
    },
    {
        "repo": "comphdl",
        "description": "Compare HDLs",
        "owner": "schoeberl",
        "stars": 12,
        "forks": 2,
        "size": 2526,
        "created": "2013-01-03T23:11:01Z",
        "updated": "2022-03-17T00:13:02Z",
        "pushed": "2015-02-09T13:19:20Z",
        "url": "https://github.com/schoeberl/comphdl",
        "id": 7431985
    },
    {
        "repo": "minnesota",
        "description": "A collection of HDL cores written in MyHDL.",
        "owner": "cfelton",
        "stars": 12,
        "forks": 6,
        "size": 698,
        "created": "2013-01-24T20:43:12Z",
        "updated": "2022-04-20T23:57:40Z",
        "pushed": "2015-10-28T15:38:23Z",
        "url": "https://github.com/cfelton/minnesota",
        "id": 7806758
    },
    {
        "repo": "myhdl-examples",
        "description": null,
        "owner": "jandecaluwe",
        "stars": 13,
        "forks": 2,
        "size": 200,
        "created": "2013-01-26T16:47:20Z",
        "updated": "2022-02-10T03:54:59Z",
        "pushed": "2014-06-08T16:09:40Z",
        "url": "https://github.com/jandecaluwe/myhdl-examples",
        "id": 7840471
    },
    {
        "repo": "example_MyHDL",
        "description": "example code for MyHDL project",
        "owner": "funningboy",
        "stars": 2,
        "forks": 2,
        "size": 180,
        "created": "2013-02-18T14:43:29Z",
        "updated": "2014-05-29T22:49:05Z",
        "pushed": "2013-02-18T15:05:17Z",
        "url": "https://github.com/funningboy/example_MyHDL",
        "id": 8270233
    },
    {
        "repo": "tozPU",
        "description": "tweakpu : nano processor experiment in verilog ",
        "owner": "tweakoz",
        "stars": 0,
        "forks": 0,
        "size": 188,
        "created": "2013-03-03T00:05:33Z",
        "updated": "2014-04-09T01:00:11Z",
        "pushed": "2013-03-18T03:27:21Z",
        "url": "https://github.com/tweakoz/tozPU",
        "id": 8529241
    },
    {
        "repo": "redshift",
        "description": "A simple 16-bit processor",
        "owner": "laszuba",
        "stars": 1,
        "forks": 0,
        "size": 140,
        "created": "2013-03-04T04:45:45Z",
        "updated": "2016-12-21T20:10:00Z",
        "pushed": "2014-05-21T00:42:14Z",
        "url": "https://github.com/laszuba/redshift",
        "id": 8548322
    },
    {
        "repo": "sqoc",
        "description": "Squeak on-a-chip",
        "owner": "cdegroot",
        "stars": 0,
        "forks": 0,
        "size": 128,
        "created": "2013-03-06T08:57:15Z",
        "updated": "2014-03-08T12:10:15Z",
        "pushed": "2013-03-11T07:32:38Z",
        "url": "https://github.com/cdegroot/sqoc",
        "id": 8599553
    },
    {
        "repo": "myhdl-addons",
        "description": "MyHDL related subprojects",
        "owner": "dargor0",
        "stars": 8,
        "forks": 2,
        "size": 259,
        "created": "2013-03-27T11:58:19Z",
        "updated": "2019-02-19T05:07:04Z",
        "pushed": "2013-05-02T03:19:38Z",
        "url": "https://github.com/dargor0/myhdl-addons",
        "id": 9052826
    },
    {
        "repo": "whitebox",
        "description": "A cross between a smartphone and a software radio with an open hardware & software license.  Built to set the Internet FREE from its bondage to wires.",
        "owner": "testaco",
        "stars": 109,
        "forks": 13,
        "size": 6519,
        "created": "2013-05-06T17:51:45Z",
        "updated": "2023-08-01T20:37:25Z",
        "pushed": "2016-01-31T20:38:25Z",
        "url": "https://github.com/testaco/whitebox",
        "id": 9892645
    },
    {
        "repo": "myblaze",
        "description": "MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of MB-Lite from VHDL to MyHDL, along with a simple emulator. Its minimal configuration was tested on the Spartan-3E Starter Kit.",
        "owner": "wware",
        "stars": 17,
        "forks": 7,
        "size": 1304,
        "created": "2013-05-30T21:55:00Z",
        "updated": "2023-05-16T16:19:45Z",
        "pushed": "2013-05-30T21:55:55Z",
        "url": "https://github.com/wware/myblaze",
        "id": 10392878
    },
    {
        "repo": "qwave-project",
        "description": "FPGA development board with DSO module",
        "owner": "josko7452",
        "stars": 5,
        "forks": 2,
        "size": 576,
        "created": "2013-06-25T22:10:25Z",
        "updated": "2019-10-08T16:09:00Z",
        "pushed": "2013-06-26T21:39:18Z",
        "url": "https://github.com/josko7452/qwave-project",
        "id": 10951683
    },
    {
        "repo": "myhdl",
        "description": "Python package for using Python as a hardware description and verification language",
        "owner": "juhasch",
        "stars": 4,
        "forks": 1,
        "size": 8308,
        "created": "2013-07-06T06:42:04Z",
        "updated": "2022-04-20T22:37:11Z",
        "pushed": "2017-08-24T12:09:58Z",
        "url": "https://github.com/juhasch/myhdl",
        "id": 11214353
    },
    {
        "repo": "myhdl-python",
        "description": "fork of myhdl in git",
        "owner": "cordoval",
        "stars": 3,
        "forks": 1,
        "size": 9878,
        "created": "2013-07-10T21:37:28Z",
        "updated": "2017-11-30T01:25:37Z",
        "pushed": "2013-07-10T21:41:45Z",
        "url": "https://github.com/cordoval/myhdl-python",
        "id": 11325305
    },
    {
        "repo": "nesfpga",
        "description": "A Simple FPGA Implementation of the Nintendo Entertainment System",
        "owner": "strfry",
        "stars": 24,
        "forks": 8,
        "size": 2105,
        "created": "2013-07-13T00:53:09Z",
        "updated": "2023-08-03T17:07:06Z",
        "pushed": "2018-10-28T01:56:07Z",
        "url": "https://github.com/strfry/nesfpga",
        "id": 11380870
    },
    {
        "repo": "nco",
        "description": "Configurable NCO (numerically controlled oscillator) written in MyHDL using a pipelined CORDIC implementation",
        "owner": "benzea",
        "stars": 5,
        "forks": 3,
        "size": 76,
        "created": "2013-09-04T14:07:02Z",
        "updated": "2022-05-09T12:03:28Z",
        "pushed": "2020-08-31T14:39:04Z",
        "url": "https://github.com/benzea/nco",
        "id": 12592285
    },
    {
        "repo": "CPU-using-MyHDL",
        "description": null,
        "owner": "HAYASAKA-Ryosuke",
        "stars": 3,
        "forks": 0,
        "size": 108,
        "created": "2013-09-17T00:00:15Z",
        "updated": "2022-12-08T23:49:19Z",
        "pushed": "2013-09-17T00:06:58Z",
        "url": "https://github.com/HAYASAKA-Ryosuke/CPU-using-MyHDL",
        "id": 12881829
    },
    {
        "repo": "openCV_myHDL",
        "description": "build up a co-sim verification env via openCV and myHDL",
        "owner": "funningboy",
        "stars": 3,
        "forks": 0,
        "size": 136,
        "created": "2013-09-24T15:46:19Z",
        "updated": "2022-04-28T22:55:01Z",
        "pushed": "2013-09-25T14:53:36Z",
        "url": "https://github.com/funningboy/openCV_myHDL",
        "id": 13069284
    },
    {
        "repo": "uhdl",
        "description": "Utilities for MyHDL",
        "owner": "jck",
        "stars": 17,
        "forks": 2,
        "size": 84,
        "created": "2013-10-21T14:57:23Z",
        "updated": "2023-05-13T15:43:33Z",
        "pushed": "2022-06-26T07:15:27Z",
        "url": "https://github.com/jck/uhdl",
        "id": 13745628
    },
    {
        "repo": "uni-projekt",
        "description": "Projekt Mikrocomputer",
        "owner": "svenstaro",
        "stars": 1,
        "forks": 1,
        "size": 11820,
        "created": "2013-11-14T14:05:46Z",
        "updated": "2019-01-20T18:24:33Z",
        "pushed": "2014-06-08T10:04:02Z",
        "url": "https://github.com/svenstaro/uni-projekt",
        "id": 14396627
    },
    {
        "repo": "alt.hdl",
        "description": "Exploration of alternative hardware description languages",
        "owner": "cfelton",
        "stars": 28,
        "forks": 2,
        "size": 92,
        "created": "2014-01-09T00:17:55Z",
        "updated": "2023-01-24T01:24:46Z",
        "pushed": "2018-03-09T13:01:50Z",
        "url": "https://github.com/cfelton/alt.hdl",
        "id": 15752261
    },
    {
        "repo": "leaflabs-projects-note",
        "description": null,
        "owner": "minghuadev",
        "stars": 0,
        "forks": 0,
        "size": 124,
        "created": "2014-02-22T18:50:51Z",
        "updated": "2014-02-24T17:01:38Z",
        "pushed": "2014-02-24T17:01:37Z",
        "url": "https://github.com/minghuadev/leaflabs-projects-note",
        "id": 17091740
    },
    {
        "repo": "myhdl-test",
        "description": "Repository to test MyHDL",
        "owner": "seletz",
        "stars": 0,
        "forks": 0,
        "size": 256,
        "created": "2014-04-18T13:53:46Z",
        "updated": "2023-01-28T03:30:18Z",
        "pushed": "2014-04-21T12:06:35Z",
        "url": "https://github.com/seletz/myhdl-test",
        "id": 18914437
    },
    {
        "repo": "LFSR-Simulator",
        "description": "A simulator for design and implementation of LFSRs in Verilog, VHDL and AHDL.",
        "owner": "aanunez",
        "stars": 2,
        "forks": 1,
        "size": 373,
        "created": "2014-05-04T10:20:30Z",
        "updated": "2020-06-17T22:04:12Z",
        "pushed": "2015-11-05T04:58:59Z",
        "url": "https://github.com/aanunez/LFSR-Simulator",
        "id": 19424102
    },
    {
        "repo": "myhdl",
        "description": null,
        "owner": "stefaan-michielsen",
        "stars": 0,
        "forks": 0,
        "size": 108,
        "created": "2014-05-24T08:48:23Z",
        "updated": "2014-05-24T08:49:57Z",
        "pushed": "2014-05-24T08:49:58Z",
        "url": "https://github.com/stefaan-michielsen/myhdl",
        "id": 20125666
    },
    {
        "repo": "MyHDL-samples",
        "description": null,
        "owner": "monotone-RK",
        "stars": 0,
        "forks": 0,
        "size": 144,
        "created": "2014-06-11T19:35:02Z",
        "updated": "2014-06-15T15:17:55Z",
        "pushed": "2014-06-15T15:17:55Z",
        "url": "https://github.com/monotone-RK/MyHDL-samples",
        "id": 20738266
    },
    {
        "repo": "nocmodel",
        "description": "NoCmodel",
        "owner": "freecores",
        "stars": 2,
        "forks": 1,
        "size": 216,
        "created": "2014-07-16T21:03:48Z",
        "updated": "2022-06-12T15:59:09Z",
        "pushed": "2014-07-17T13:37:40Z",
        "url": "https://github.com/freecores/nocmodel",
        "id": 21917676
    },
    {
        "repo": "pycpu",
        "description": "Github mirror of the original PyCpu on sourceforge. ",
        "owner": "deepakkarki",
        "stars": 3,
        "forks": 1,
        "size": 164,
        "created": "2014-07-31T13:59:33Z",
        "updated": "2023-02-24T10:34:59Z",
        "pushed": "2014-07-31T14:27:03Z",
        "url": "https://github.com/deepakkarki/pycpu",
        "id": 22471223
    },
    {
        "repo": "myhdl_simple_uart",
        "description": "A very simple UART implementation in MyHDL",
        "owner": "andrecp",
        "stars": 17,
        "forks": 2,
        "size": 160,
        "created": "2014-08-19T21:33:04Z",
        "updated": "2019-12-04T04:25:36Z",
        "pushed": "2014-08-21T14:53:01Z",
        "url": "https://github.com/andrecp/myhdl_simple_uart",
        "id": 23126557
    },
    {
        "repo": "Digital-Clock-MyHDL",
        "description": "Development of digital clock using MyHDL",
        "owner": "aorcajo",
        "stars": 0,
        "forks": 0,
        "size": 128,
        "created": "2014-08-28T15:05:55Z",
        "updated": "2014-08-28T15:07:06Z",
        "pushed": "2014-08-28T15:12:19Z",
        "url": "https://github.com/aorcajo/Digital-Clock-MyHDL",
        "id": 23432259
    },
    {
        "repo": "manifold-frontend",
        "description": "Frontend compiler for Manifold high-level language",
        "owner": "manifold-lang",
        "stars": 6,
        "forks": 6,
        "size": 776,
        "created": "2014-09-09T15:20:34Z",
        "updated": "2018-01-06T05:55:03Z",
        "pushed": "2017-05-04T13:42:23Z",
        "url": "https://github.com/manifold-lang/manifold-frontend",
        "id": 23838886
    },
    {
        "repo": "verilog-mersenne",
        "description": "Verilog implementation of Mersenne Twister PRNG",
        "owner": "alexforencich",
        "stars": 23,
        "forks": 11,
        "size": 30,
        "created": "2014-09-17T01:06:19Z",
        "updated": "2023-07-19T20:18:51Z",
        "pushed": "2018-06-20T19:46:34Z",
        "url": "https://github.com/alexforencich/verilog-mersenne",
        "id": 24124114
    },
    {
        "repo": "myhdl",
        "description": null,
        "owner": "Arty-Ho",
        "stars": 0,
        "forks": 0,
        "size": 100,
        "created": "2014-09-28T18:36:31Z",
        "updated": "2014-09-28T18:37:32Z",
        "pushed": "2014-09-28T18:37:32Z",
        "url": "https://github.com/Arty-Ho/myhdl",
        "id": 24567185
    },
    {
        "repo": "myhdl",
        "description": null,
        "owner": "forrestv",
        "stars": 0,
        "forks": 0,
        "size": 10544,
        "created": "2014-10-14T23:53:13Z",
        "updated": "2014-10-14T23:54:01Z",
        "pushed": "2014-10-14T23:54:01Z",
        "url": "https://github.com/forrestv/myhdl",
        "id": 25231459
    },
    {
        "repo": "test_gemac",
        "description": "This is a myhdl test environment for the USRP simple_gemac core.",
        "owner": "cfelton",
        "stars": 5,
        "forks": 1,
        "size": 232,
        "created": "2014-10-17T06:40:39Z",
        "updated": "2022-07-03T10:28:30Z",
        "pushed": "2015-04-27T19:32:54Z",
        "url": "https://github.com/cfelton/test_gemac",
        "id": 25342693
    },
    {
        "repo": "test_jpeg",
        "description": "This is a myhdl test environment for the open-cores jpeg_encoder.",
        "owner": "cfelton",
        "stars": 16,
        "forks": 14,
        "size": 1454,
        "created": "2014-10-17T06:42:32Z",
        "updated": "2023-07-27T05:51:09Z",
        "pushed": "2016-10-23T23:51:00Z",
        "url": "https://github.com/cfelton/test_jpeg",
        "id": 25342781
    },
    {
        "repo": "blp",
        "description": "Blinking Led Project",
        "owner": "Martoni",
        "stars": 9,
        "forks": 2,
        "size": 89,
        "created": "2014-10-27T13:21:28Z",
        "updated": "2023-06-25T06:25:31Z",
        "pushed": "2023-08-29T12:52:29Z",
        "url": "https://github.com/Martoni/blp",
        "id": 25820031
    },
    {
        "repo": "doc-es",
        "description": "traducci\u00f3n del manual de MyHDL",
        "owner": "lrodri",
        "stars": 0,
        "forks": 0,
        "size": 360,
        "created": "2014-10-28T10:56:16Z",
        "updated": "2014-10-28T11:09:38Z",
        "pushed": "2014-11-10T03:30:31Z",
        "url": "https://github.com/lrodri/doc-es",
        "id": 25865054
    },
    {
        "repo": "myhdl",
        "description": null,
        "owner": "JamesHyunKim",
        "stars": 0,
        "forks": 0,
        "size": 2836,
        "created": "2014-11-06T19:17:28Z",
        "updated": "2014-11-14T00:20:31Z",
        "pushed": "2014-11-14T00:20:29Z",
        "url": "https://github.com/JamesHyunKim/myhdl",
        "id": 26285632
    },
    {
        "repo": "myhdl_butterfly",
        "description": null,
        "owner": "ddetienne",
        "stars": 2,
        "forks": 0,
        "size": 114,
        "created": "2014-12-11T18:17:33Z",
        "updated": "2016-04-05T03:00:41Z",
        "pushed": "2014-12-12T13:16:47Z",
        "url": "https://github.com/ddetienne/myhdl_butterfly",
        "id": 27885009
    },
    {
        "repo": "gol",
        "description": "Conway's Game Of Life - in MyHDL",
        "owner": "josyb",
        "stars": 1,
        "forks": 0,
        "size": 176,
        "created": "2015-01-20T20:34:14Z",
        "updated": "2017-06-28T01:05:36Z",
        "pushed": "2015-08-13T19:49:32Z",
        "url": "https://github.com/josyb/gol",
        "id": 29550709
    },
    {
        "repo": "verilog-flowgen",
        "description": "Ethernet flow generator framework",
        "owner": "alexforencich",
        "stars": 7,
        "forks": 5,
        "size": 220,
        "created": "2015-02-11T20:17:13Z",
        "updated": "2023-03-30T14:18:19Z",
        "pushed": "2015-02-25T00:04:03Z",
        "url": "https://github.com/alexforencich/verilog-flowgen",
        "id": 30667718
    },
    {
        "repo": "KalmanFilter",
        "description": "A simple low-resource usage Kalman Filter using shared resources - in MyHDL",
        "owner": "josyb",
        "stars": 10,
        "forks": 0,
        "size": 180,
        "created": "2015-02-11T21:11:49Z",
        "updated": "2019-12-04T04:25:26Z",
        "pushed": "2015-03-25T14:24:38Z",
        "url": "https://github.com/josyb/KalmanFilter",
        "id": 30669860
    },
    {
        "repo": "Python-MyHDL",
        "description": "Exploration of the MyHDL module",
        "owner": "RicardoCruell",
        "stars": 0,
        "forks": 0,
        "size": 0,
        "created": "2015-02-14T21:22:31Z",
        "updated": "2015-02-14T21:22:31Z",
        "pushed": "2015-02-14T21:22:31Z",
        "url": "https://github.com/RicardoCruell/Python-MyHDL",
        "id": 30809207
    },
    {
        "repo": "aht-myhdl",
        "description": null,
        "owner": "etihwnad",
        "stars": 1,
        "forks": 1,
        "size": 320,
        "created": "2015-02-25T18:49:42Z",
        "updated": "2019-10-29T05:50:01Z",
        "pushed": "2015-02-25T18:55:20Z",
        "url": "https://github.com/etihwnad/aht-myhdl",
        "id": 31330086
    },
    {
        "repo": "ControlStatus",
        "description": "A MyHDL project to create Control and Status Registers",
        "owner": "josyb",
        "stars": 1,
        "forks": 1,
        "size": 20,
        "created": "2015-03-03T07:56:23Z",
        "updated": "2022-10-07T10:52:00Z",
        "pushed": "2022-10-07T10:51:56Z",
        "url": "https://github.com/josyb/ControlStatus",
        "id": 31586259
    },
    {
        "repo": "talks",
        "description": "Information and resources related to the talks done at Chennaipy meetups.",
        "owner": "Chennaipy",
        "stars": 11,
        "forks": 10,
        "size": 91,
        "created": "2015-03-08T13:10:07Z",
        "updated": "2021-03-22T05:38:49Z",
        "pushed": "2018-06-03T09:07:29Z",
        "url": "https://github.com/Chennaipy/talks",
        "id": 31850054
    },
    {
        "repo": "Veriutils",
        "description": "Verification Utilities for MyHDL",
        "owner": "hgomersall",
        "stars": 17,
        "forks": 3,
        "size": 454,
        "created": "2015-03-13T20:28:43Z",
        "updated": "2023-10-19T11:35:32Z",
        "pushed": "2023-10-26T13:46:29Z",
        "url": "https://github.com/hgomersall/Veriutils",
        "id": 32179276
    },
    {
        "repo": "myhdl_exercises",
        "description": "MyHDL exercises.",
        "owner": "cfelton",
        "stars": 9,
        "forks": 1,
        "size": 307,
        "created": "2015-03-24T05:51:46Z",
        "updated": "2022-03-17T00:09:22Z",
        "pushed": "2016-04-14T13:37:23Z",
        "url": "https://github.com/cfelton/myhdl_exercises",
        "id": 32778902
    },
    {
        "repo": "juicedpyshell",
        "description": "Automatically exported from code.google.com/p/juicedpyshell",
        "owner": "gandrewstone",
        "stars": 1,
        "forks": 0,
        "size": 328,
        "created": "2015-03-24T18:28:02Z",
        "updated": "2016-08-14T23:52:54Z",
        "pushed": "2015-03-24T18:30:45Z",
        "url": "https://github.com/gandrewstone/juicedpyshell",
        "id": 32817145
    },
    {
        "repo": "ComputerArchProject",
        "description": null,
        "owner": "bryceamacker",
        "stars": 1,
        "forks": 0,
        "size": 372,
        "created": "2015-03-24T20:38:08Z",
        "updated": "2015-04-28T04:07:06Z",
        "pushed": "2015-04-28T04:07:05Z",
        "url": "https://github.com/bryceamacker/ComputerArchProject",
        "id": 32823789
    },
    {
        "repo": "r22sdf",
        "description": "MyHDL design of a R2\u00b2SDF FFT",
        "owner": "ataddei",
        "stars": 3,
        "forks": 1,
        "size": 367,
        "created": "2015-03-26T23:02:11Z",
        "updated": "2021-05-17T12:52:06Z",
        "pushed": "2015-04-27T23:09:23Z",
        "url": "https://github.com/ataddei/r22sdf",
        "id": 32956448
    },
    {
        "repo": "myHDL-Adder",
        "description": "Simple adder in MyHDL",
        "owner": "jeissonmgz",
        "stars": 0,
        "forks": 0,
        "size": 100,
        "created": "2015-04-01T04:36:08Z",
        "updated": "2015-04-01T05:05:06Z",
        "pushed": "2015-04-01T05:05:05Z",
        "url": "https://github.com/jeissonmgz/myHDL-Adder",
        "id": 33226841
    },
    {
        "repo": "MyHDL-FFT",
        "description": null,
        "owner": "fpgach",
        "stars": 4,
        "forks": 2,
        "size": 1556,
        "created": "2015-05-19T06:45:03Z",
        "updated": "2021-05-13T20:36:14Z",
        "pushed": "2015-05-19T07:11:22Z",
        "url": "https://github.com/fpgach/MyHDL-FFT",
        "id": 35864204
    },
    {
        "repo": "MyHDL-CORDIC",
        "description": null,
        "owner": "fpgach",
        "stars": 1,
        "forks": 0,
        "size": 0,
        "created": "2015-05-19T09:57:24Z",
        "updated": "2021-05-13T20:37:02Z",
        "pushed": "2015-05-19T09:57:24Z",
        "url": "https://github.com/fpgach/MyHDL-CORDIC",
        "id": 35874081
    },
    {
        "repo": "SDRAM_Controller",
        "description": "Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)",
        "owner": "udara28",
        "stars": 18,
        "forks": 6,
        "size": 70,
        "created": "2015-06-04T13:27:54Z",
        "updated": "2022-02-28T06:56:48Z",
        "pushed": "2016-01-15T15:08:01Z",
        "url": "https://github.com/udara28/SDRAM_Controller",
        "id": 36871843
    },
    {
        "repo": "FPNA",
        "description": "Impelementing neural networks in FPGAs",
        "owner": "abyssxsy",
        "stars": 0,
        "forks": 0,
        "size": 4196,
        "created": "2015-06-15T11:41:04Z",
        "updated": "2021-09-14T02:11:41Z",
        "pushed": "2014-04-08T01:03:18Z",
        "url": "https://github.com/abyssxsy/FPNA",
        "id": 37461583
    },
    {
        "repo": "site-myhdl-retired",
        "description": "myhdl.org website",
        "owner": "jandecaluwe",
        "stars": 0,
        "forks": 10,
        "size": 36419,
        "created": "2015-06-21T10:28:55Z",
        "updated": "2016-03-01T19:24:59Z",
        "pushed": "2022-05-01T11:51:45Z",
        "url": "https://github.com/jandecaluwe/site-myhdl-retired",
        "id": 37805011
    },
    {
        "repo": "site-myhdl-dev-retired",
        "description": "dev.myhdl.org website",
        "owner": "jandecaluwe",
        "stars": 0,
        "forks": 10,
        "size": 1624,
        "created": "2015-06-21T10:39:03Z",
        "updated": "2016-03-01T19:28:10Z",
        "pushed": "2015-11-10T20:52:51Z",
        "url": "https://github.com/jandecaluwe/site-myhdl-dev-retired",
        "id": 37805276
    },
    {
        "repo": "myhdl_lib",
        "description": "A MyHDL library of basic design components, e.g. memory, fifo, multiplexor, de-multiplexor, arbiter, etc.",
        "owner": "nkavaldj",
        "stars": 15,
        "forks": 2,
        "size": 114,
        "created": "2015-06-23T11:10:23Z",
        "updated": "2022-12-28T17:23:50Z",
        "pushed": "2020-02-20T17:42:05Z",
        "url": "https://github.com/nkavaldj/myhdl_lib",
        "id": 37914194
    },
    {
        "repo": "myhdl-issues",
        "description": null,
        "owner": "jck",
        "stars": 0,
        "forks": 0,
        "size": 116,
        "created": "2015-06-24T12:28:43Z",
        "updated": "2015-06-24T12:28:43Z",
        "pushed": "2015-07-21T22:50:11Z",
        "url": "https://github.com/jck/myhdl-issues",
        "id": 37983067
    },
    {
        "repo": "raspberrypi2_yocto",
        "description": null,
        "owner": "develone",
        "stars": 1,
        "forks": 0,
        "size": 37311,
        "created": "2015-07-27T21:22:32Z",
        "updated": "2021-02-04T05:24:16Z",
        "pushed": "2017-07-12T02:35:43Z",
        "url": "https://github.com/develone/raspberrypi2_yocto",
        "id": 39798594
    },
    {
        "repo": "myhdl",
        "description": null,
        "owner": "aur-archive",
        "stars": 0,
        "forks": 0,
        "size": 100,
        "created": "2015-08-16T23:16:21Z",
        "updated": "2015-08-16T23:16:23Z",
        "pushed": "2015-08-16T23:16:23Z",
        "url": "https://github.com/aur-archive/myhdl",
        "id": 40847113
    },
    {
        "repo": "myhdl-hg",
        "description": null,
        "owner": "aur-archive",
        "stars": 0,
        "forks": 0,
        "size": 100,
        "created": "2015-08-16T23:16:24Z",
        "updated": "2015-08-16T23:16:26Z",
        "pushed": "2015-08-16T23:16:26Z",
        "url": "https://github.com/aur-archive/myhdl-hg",
        "id": 40847114
    },
    {
        "repo": "python2-myhdl",
        "description": null,
        "owner": "aur-archive",
        "stars": 0,
        "forks": 0,
        "size": 100,
        "created": "2015-08-17T08:08:00Z",
        "updated": "2015-08-17T08:08:03Z",
        "pushed": "2015-08-17T08:08:03Z",
        "url": "https://github.com/aur-archive/python2-myhdl",
        "id": 40876189
    },
    {
        "repo": "python2-myhdl-hg",
        "description": null,
        "owner": "aur-archive",
        "stars": 0,
        "forks": 0,
        "size": 100,
        "created": "2015-08-17T08:08:06Z",
        "updated": "2015-08-17T08:08:09Z",
        "pushed": "2015-08-17T08:08:08Z",
        "url": "https://github.com/aur-archive/python2-myhdl-hg",
        "id": 40876195
    },
    {
        "repo": "rhea",
        "description": "A collection of MyHDL cores and tools for complex digital circuit design",
        "owner": "cfelton",
        "stars": 82,
        "forks": 34,
        "size": 1661,
        "created": "2015-08-28T13:28:32Z",
        "updated": "2023-06-28T06:27:26Z",
        "pushed": "2018-12-23T16:30:43Z",
        "url": "https://github.com/cfelton/rhea",
        "id": 41548658
    },
    {
        "repo": "osiris-hdl",
        "description": "HDL code for sensor module",
        "owner": "mikeanthonywild",
        "stars": 1,
        "forks": 0,
        "size": 445178,
        "created": "2015-09-19T09:13:16Z",
        "updated": "2019-11-10T09:30:27Z",
        "pushed": "2016-04-25T21:07:01Z",
        "url": "https://github.com/mikeanthonywild/osiris-hdl",
        "id": 42766907
    },
    {
        "repo": "synthia",
        "description": "an IDE that uses myHDL, yosys, and arachne-pnr to target the ICEStick",
        "owner": "nturley",
        "stars": 10,
        "forks": 1,
        "size": 67,
        "created": "2015-10-01T02:59:34Z",
        "updated": "2023-03-12T00:44:20Z",
        "pushed": "2016-04-16T19:17:43Z",
        "url": "https://github.com/nturley/synthia",
        "id": 43475517
    },
    {
        "repo": "rs-skip-gram-in-myhdl",
        "description": "Skip-gram model with negative sampling (SGNS) in MyHDL",
        "owner": "gw0",
        "stars": 4,
        "forks": 3,
        "size": 448,
        "created": "2015-10-07T13:20:45Z",
        "updated": "2021-11-15T17:03:39Z",
        "pushed": "2015-10-08T13:33:15Z",
        "url": "https://github.com/gw0/rs-skip-gram-in-myhdl",
        "id": 43817135
    },
    {
        "repo": "cpu-hdl",
        "description": "Repo with my attempts at creating CPU's in myHDL",
        "owner": "holstvoogd",
        "stars": 1,
        "forks": 0,
        "size": 116,
        "created": "2015-10-23T12:42:25Z",
        "updated": "2016-08-19T22:25:06Z",
        "pushed": "2015-10-23T12:48:19Z",
        "url": "https://github.com/holstvoogd/cpu-hdl",
        "id": 44812412
    },
    {
        "repo": "myhdl_arch",
        "description": "Components for hardware architecture modelling using MyHDL",
        "owner": "unixie",
        "stars": 0,
        "forks": 0,
        "size": 0,
        "created": "2015-11-07T20:02:26Z",
        "updated": "2015-11-07T20:09:26Z",
        "pushed": "2015-11-07T20:09:26Z",
        "url": "https://github.com/unixie/myhdl_arch",
        "id": 45752346
    },
    {
        "repo": "ECE485",
        "description": "Stuff for ECE485",
        "owner": "wrh2",
        "stars": 0,
        "forks": 0,
        "size": 538,
        "created": "2015-11-08T22:57:09Z",
        "updated": "2015-11-23T04:54:20Z",
        "pushed": "2015-12-06T20:43:04Z",
        "url": "https://github.com/wrh2/ECE485",
        "id": 45802934
    },
    {
        "repo": "recurse",
        "description": "Recursion in MyHDL is easy!",
        "owner": "josyb",
        "stars": 4,
        "forks": 0,
        "size": 188,
        "created": "2015-11-26T14:22:22Z",
        "updated": "2022-12-05T23:07:32Z",
        "pushed": "2015-11-26T16:21:11Z",
        "url": "https://github.com/josyb/recurse",
        "id": 46930896
    },
    {
        "repo": "DirtyRF",
        "description": "simulate Dirty RF (IQ imbalance, Phase Noise and Non-Linearities) in python and myHDL",
        "owner": "ixbidie",
        "stars": 4,
        "forks": 3,
        "size": 31,
        "created": "2015-12-07T18:32:06Z",
        "updated": "2022-05-18T19:29:16Z",
        "pushed": "2016-03-01T10:15:50Z",
        "url": "https://github.com/ixbidie/DirtyRF",
        "id": 47571234
    },
    {
        "repo": "pymips",
        "description": null,
        "owner": "etumanov",
        "stars": 0,
        "forks": 0,
        "size": 1129,
        "created": "2015-12-08T18:46:05Z",
        "updated": "2015-12-08T18:48:05Z",
        "pushed": "2015-12-08T19:00:13Z",
        "url": "https://github.com/etumanov/pymips",
        "id": 47642126
    },
    {
        "repo": "mojo-myhdl",
        "description": "Working example of MyHDL on the Mojo V3 board.",
        "owner": "gbin",
        "stars": 6,
        "forks": 2,
        "size": 26,
        "created": "2015-12-11T23:59:28Z",
        "updated": "2022-01-19T05:00:58Z",
        "pushed": "2015-12-30T19:23:02Z",
        "url": "https://github.com/gbin/mojo-myhdl",
        "id": 47856966
    },
    {
        "repo": "PythonMachine",
        "description": "Python Machine",
        "owner": "PythonMachine",
        "stars": 1,
        "forks": 1,
        "size": 0,
        "created": "2016-01-01T04:10:12Z",
        "updated": "2016-01-01T05:17:47Z",
        "pushed": "2016-01-01T04:12:27Z",
        "url": "https://github.com/PythonMachine/PythonMachine",
        "id": 48869128
    },
    {
        "repo": "MirrorBoxController",
        "description": null,
        "owner": "DeadBugEngineering",
        "stars": 0,
        "forks": 0,
        "size": 8,
        "created": "2016-01-04T15:07:21Z",
        "updated": "2016-01-20T05:44:56Z",
        "pushed": "2016-01-20T05:46:08Z",
        "url": "https://github.com/DeadBugEngineering/MirrorBoxController",
        "id": 49004253
    },
    {
        "repo": "Algol",
        "description": "A RISC-V CPU (Outdated: using priviledge v1.7)",
        "owner": "AngelTerrones",
        "stars": 25,
        "forks": 13,
        "size": 440,
        "created": "2016-01-06T03:47:41Z",
        "updated": "2023-08-23T06:06:42Z",
        "pushed": "2019-04-06T14:10:05Z",
        "url": "https://github.com/AngelTerrones/Algol",
        "id": 49110571
    },
    {
        "repo": "SoManyLanguages",
        "description": "A concise and comprehensive list of computer languages used by humans.",
        "owner": "mhucka",
        "stars": 9,
        "forks": 4,
        "size": 28,
        "created": "2016-01-11T00:26:52Z",
        "updated": "2020-04-21T20:10:51Z",
        "pushed": "2020-07-24T16:42:35Z",
        "url": "https://github.com/mhucka/SoManyLanguages",
        "id": 49392173
    },
    {
        "repo": "MyHDL-Starter-Code",
        "description": null,
        "owner": "NagabhushanS",
        "stars": 0,
        "forks": 0,
        "size": 5,
        "created": "2016-01-15T19:09:32Z",
        "updated": "2016-01-15T19:12:42Z",
        "pushed": "2016-01-18T14:05:06Z",
        "url": "https://github.com/NagabhushanS/MyHDL-Starter-Code",
        "id": 49739303
    },
    {
        "repo": "myhdl_test",
        "description": "MyHDL test codes",
        "owner": "aneesh64",
        "stars": 0,
        "forks": 0,
        "size": 0,
        "created": "2016-02-09T05:15:29Z",
        "updated": "2016-02-09T05:15:29Z",
        "pushed": "2016-02-09T05:15:29Z",
        "url": "https://github.com/aneesh64/myhdl_test",
        "id": 51348127
    },
    {
        "repo": "MyHDLCollection",
        "description": null,
        "owner": "fwswdev",
        "stars": 0,
        "forks": 0,
        "size": 1,
        "created": "2016-02-10T10:27:23Z",
        "updated": "2016-02-11T09:47:04Z",
        "pushed": "2016-02-11T09:51:38Z",
        "url": "https://github.com/fwswdev/MyHDLCollection",
        "id": 51434296
    },
    {
        "repo": "pihdf",
        "description": "Python Hardware Design Framework based on MyHDL",
        "owner": "hnikolov",
        "stars": 2,
        "forks": 0,
        "size": 265,
        "created": "2016-02-11T21:18:29Z",
        "updated": "2016-10-09T10:09:54Z",
        "pushed": "2017-08-06T20:02:25Z",
        "url": "https://github.com/hnikolov/pihdf",
        "id": 51547709
    },
    {
        "repo": "fpga",
        "description": "FPGA Development with MyHDL and python",
        "owner": "scryver",
        "stars": 0,
        "forks": 0,
        "size": 90,
        "created": "2016-02-15T18:40:56Z",
        "updated": "2018-04-11T11:38:58Z",
        "pushed": "2018-04-11T11:38:57Z",
        "url": "https://github.com/scryver/fpga",
        "id": 51776880
    },
    {
        "repo": "MyHDL-Example",
        "description": "Modelling state machines with MyHDL",
        "owner": "srivatsan-ramesh",
        "stars": 1,
        "forks": 2,
        "size": 27,
        "created": "2016-02-21T19:13:19Z",
        "updated": "2016-08-09T18:40:44Z",
        "pushed": "2016-02-25T12:51:55Z",
        "url": "https://github.com/srivatsan-ramesh/MyHDL-Example",
        "id": 52223059
    },
    {
        "repo": "Hardware-Sorters",
        "description": "Jupyter notebook describing, simulating, and comparing two hardware-based circuits for sorting a list of numbers.",
        "owner": "devbisme",
        "stars": 9,
        "forks": 0,
        "size": 195,
        "created": "2016-02-24T19:21:03Z",
        "updated": "2021-06-29T12:43:46Z",
        "pushed": "2016-02-25T03:37:01Z",
        "url": "https://github.com/devbisme/Hardware-Sorters",
        "id": 52468177
    },
    {
        "repo": "Clock",
        "description": "Final Project for Intro HDL Class",
        "owner": "jogden88",
        "stars": 0,
        "forks": 0,
        "size": 10,
        "created": "2016-03-14T00:19:57Z",
        "updated": "2016-03-14T00:20:05Z",
        "pushed": "2016-03-17T06:03:53Z",
        "url": "https://github.com/jogden88/Clock",
        "id": 53815089
    },
    {
        "repo": "MIPS",
        "description": null,
        "owner": "gcc42",
        "stars": 0,
        "forks": 0,
        "size": 8,
        "created": "2016-03-15T13:09:46Z",
        "updated": "2016-03-17T13:42:51Z",
        "pushed": "2016-04-05T20:08:18Z",
        "url": "https://github.com/gcc42/MIPS",
        "id": 53945479
    },
    {
        "repo": "ReadWriteFlipFlop.myhdl",
        "description": "Simple Flip Flop vector that is read and written through a common tristate buffer in MyHDL, Basically a single memory cell, exampling tristate.",
        "owner": "mpflaga",
        "stars": 0,
        "forks": 0,
        "size": 2,
        "created": "2016-03-17T01:37:33Z",
        "updated": "2018-01-14T15:49:52Z",
        "pushed": "2016-03-17T02:15:08Z",
        "url": "https://github.com/mpflaga/ReadWriteFlipFlop.myhdl",
        "id": 54079196
    },
    {
        "repo": "myhdl-examples",
        "description": "It includes Hardware Architectures written in myHDL and python. It uses myHDL (http://www.myhdl.org/). It includes architecture for modular ALU. ",
        "owner": "atharvaw",
        "stars": 0,
        "forks": 0,
        "size": 1,
        "created": "2016-03-17T15:56:39Z",
        "updated": "2016-03-17T16:00:30Z",
        "pushed": "2016-03-18T20:59:00Z",
        "url": "https://github.com/atharvaw/myhdl-examples",
        "id": 54131617
    },
    {
        "repo": "pyLeros",
        "description": "Tiny accumulator based microprocessor",
        "owner": "gcc42",
        "stars": 5,
        "forks": 1,
        "size": 2133,
        "created": "2016-03-18T11:37:08Z",
        "updated": "2019-11-08T16:19:14Z",
        "pushed": "2016-08-23T16:35:44Z",
        "url": "https://github.com/gcc42/pyLeros",
        "id": 54196796
    },
    {
        "repo": "MyHDL",
        "description": null,
        "owner": "Tharai",
        "stars": 0,
        "forks": 0,
        "size": 0,
        "created": "2016-03-22T08:31:27Z",
        "updated": "2022-10-19T15:30:06Z",
        "pushed": "2016-03-22T08:24:49Z",
        "url": "https://github.com/Tharai/MyHDL",
        "id": 54458237
    },
    {
        "repo": "hailfire-fpga",
        "description": "HDL for the FPGA in the Hailfire robot, using MyHDL and Quartus",
        "owner": "tgenovese",
        "stars": 0,
        "forks": 1,
        "size": 137,
        "created": "2016-03-28T14:58:56Z",
        "updated": "2016-03-28T14:59:51Z",
        "pushed": "2016-03-28T14:59:46Z",
        "url": "https://github.com/tgenovese/hailfire-fpga",
        "id": 54900122
    },
    {
        "repo": "fpgaedu-nexys4-python",
        "description": null,
        "owner": "matthijsbos",
        "stars": 0,
        "forks": 0,
        "size": 72,
        "created": "2016-04-01T22:14:26Z",
        "updated": "2016-12-08T12:00:02Z",
        "pushed": "2016-12-08T12:02:10Z",
        "url": "https://github.com/matthijsbos/fpgaedu-nexys4-python",
        "id": 55265415
    },
    {
        "repo": "myhdl",
        "description": "My personal MyHDL projects.",
        "owner": "andrsmllr",
        "stars": 1,
        "forks": 0,
        "size": 19,
        "created": "2016-04-02T11:54:01Z",
        "updated": "2019-03-11T18:00:06Z",
        "pushed": "2017-01-02T14:09:17Z",
        "url": "https://github.com/andrsmllr/myhdl",
        "id": 55292046
    },
    {
        "repo": "theopencorps",
        "description": "TheOpenCorps website built on Google App Engine",
        "owner": "theopencorps",
        "stars": 2,
        "forks": 2,
        "size": 34,
        "created": "2016-04-08T08:49:55Z",
        "updated": "2016-05-01T17:47:46Z",
        "pushed": "2016-04-24T07:45:33Z",
        "url": "https://github.com/theopencorps/theopencorps",
        "id": 55764579
    },
    {
        "repo": "myHDL",
        "description": "Examples and contributions to myHDL",
        "owner": "titto-thomas",
        "stars": 0,
        "forks": 0,
        "size": 17,
        "created": "2016-04-22T19:35:19Z",
        "updated": "2016-04-22T21:21:52Z",
        "pushed": "2016-04-23T19:18:48Z",
        "url": "https://github.com/titto-thomas/myHDL",
        "id": 56880527
    },
    {
        "repo": "myhdl_examples",
        "description": "Modifed to work on Xual2",
        "owner": "jitsin-jbl",
        "stars": 1,
        "forks": 0,
        "size": 42865,
        "created": "2016-04-26T05:22:15Z",
        "updated": "2018-04-22T14:30:23Z",
        "pushed": "2016-04-26T05:27:04Z",
        "url": "https://github.com/jitsin-jbl/myhdl_examples",
        "id": 57100157
    },
    {
        "repo": "Ovenbird",
        "description": "A tool for merging the MyHDL workflow with Vivado",
        "owner": "hgomersall",
        "stars": 19,
        "forks": 2,
        "size": 76,
        "created": "2016-05-02T19:18:01Z",
        "updated": "2022-06-19T00:17:13Z",
        "pushed": "2020-05-13T10:48:25Z",
        "url": "https://github.com/hgomersall/Ovenbird",
        "id": 57914882
    },
    {
        "repo": "JPEGEncV1",
        "description": null,
        "owner": "Vikram9866",
        "stars": 1,
        "forks": 1,
        "size": 2045,
        "created": "2016-05-07T14:14:59Z",
        "updated": "2022-04-20T23:26:18Z",
        "pushed": "2016-06-16T19:37:50Z",
        "url": "https://github.com/Vikram9866/JPEGEncV1",
        "id": 58268928
    },
    {
        "repo": "HDMI-Source-Sink-Modules",
        "description": "Implementation of a HDMI Source/Sink Modules in MyHDL (http://www.myhdl.org/)",
        "owner": "srivatsan-ramesh",
        "stars": 10,
        "forks": 2,
        "size": 114,
        "created": "2016-05-08T06:14:29Z",
        "updated": "2023-08-29T11:05:18Z",
        "pushed": "2016-08-22T18:06:44Z",
        "url": "https://github.com/srivatsan-ramesh/HDMI-Source-Sink-Modules",
        "id": 58299281
    },
    {
        "repo": "GEMAC",
        "description": null,
        "owner": "ravijain056",
        "stars": 4,
        "forks": 1,
        "size": 64,
        "created": "2016-05-09T17:42:05Z",
        "updated": "2022-04-20T23:29:05Z",
        "pushed": "2019-07-29T18:00:14Z",
        "url": "https://github.com/ravijain056/GEMAC",
        "id": 58395981
    },
    {
        "repo": "fpga_development",
        "description": null,
        "owner": "develone",
        "stars": 1,
        "forks": 0,
        "size": 6192,
        "created": "2016-05-10T15:33:25Z",
        "updated": "2021-02-04T05:25:19Z",
        "pushed": "2016-05-19T22:58:04Z",
        "url": "https://github.com/develone/fpga_development",
        "id": 58473219
    },
    {
        "repo": "riscv",
        "description": null,
        "owner": "jck",
        "stars": 18,
        "forks": 6,
        "size": 952,
        "created": "2016-05-15T05:55:02Z",
        "updated": "2022-11-14T23:17:53Z",
        "pushed": "2022-06-26T07:30:58Z",
        "url": "https://github.com/jck/riscv",
        "id": 58846497
    },
    {
        "repo": "Verython",
        "description": "Translate from Python to Verilog",
        "owner": "Verython",
        "stars": 2,
        "forks": 0,
        "size": 289,
        "created": "2016-05-17T14:37:16Z",
        "updated": "2021-11-14T08:10:14Z",
        "pushed": "2016-06-01T05:57:45Z",
        "url": "https://github.com/Verython/Verython",
        "id": 59030546
    },
    {
        "repo": "pyProcessor",
        "description": "An application-specific processor written in python using myhdl library. Developed as part of a project for ECE486.",
        "owner": "wrh2",
        "stars": 0,
        "forks": 0,
        "size": 1133,
        "created": "2016-05-23T03:50:15Z",
        "updated": "2016-07-03T02:25:20Z",
        "pushed": "2016-10-17T18:26:20Z",
        "url": "https://github.com/wrh2/pyProcessor",
        "id": 59450511
    },
    {
        "repo": "myhdl-experiments",
        "description": null,
        "owner": "CodeReclaimers",
        "stars": 3,
        "forks": 1,
        "size": 147,
        "created": "2016-05-23T14:15:05Z",
        "updated": "2020-06-06T07:34:26Z",
        "pushed": "2016-08-16T03:10:41Z",
        "url": "https://github.com/CodeReclaimers/myhdl-experiments",
        "id": 59488528
    },
    {
        "repo": "OmnidriveController",
        "description": "This repository contains code for three-wheel/four-wheel omnidrive control system implemented using MyHDL on FPGA controllers.",
        "owner": "ravijain056",
        "stars": 0,
        "forks": 0,
        "size": 1,
        "created": "2016-07-08T18:03:13Z",
        "updated": "2016-07-08T18:03:13Z",
        "pushed": "2016-07-08T18:04:18Z",
        "url": "https://github.com/ravijain056/OmnidriveController",
        "id": 62907562
    },
    {
        "repo": "sds7102",
        "description": "A port of Linux to the OWON SDS7102 scope",
        "owner": "wingel",
        "stars": 52,
        "forks": 14,
        "size": 657,
        "created": "2016-07-15T16:59:03Z",
        "updated": "2023-08-26T13:19:09Z",
        "pushed": "2016-08-19T15:19:43Z",
        "url": "https://github.com/wingel/sds7102",
        "id": 63437707
    },
    {
        "repo": "myhdl-ghdl-duct-tape",
        "description": "VPI interface for MyHDL/GHDL (VHDL) co-simulation",
        "owner": "ArcaneNibble",
        "stars": 1,
        "forks": 0,
        "size": 12,
        "created": "2016-07-16T01:04:51Z",
        "updated": "2020-05-18T20:56:57Z",
        "pushed": "2016-07-16T01:06:52Z",
        "url": "https://github.com/ArcaneNibble/myhdl-ghdl-duct-tape",
        "id": 63458986
    },
    {
        "repo": "myhdl-vhdl-verilog-test",
        "description": "Demonstration SoC (sim-only) with J-core, Navr\u00e9 AVR, and MyHDL",
        "owner": "ArcaneNibble",
        "stars": 5,
        "forks": 2,
        "size": 132,
        "created": "2016-07-18T08:26:22Z",
        "updated": "2022-10-07T22:12:28Z",
        "pushed": "2016-09-23T19:44:14Z",
        "url": "https://github.com/ArcaneNibble/myhdl-vhdl-verilog-test",
        "id": 63584018
    },
    {
        "repo": "alex-mikhalev-awesome-stars",
        "description": "Awesome List of my own!",
        "owner": "AlexMikhalev",
        "stars": 0,
        "forks": 0,
        "size": 33,
        "created": "2016-08-06T22:28:42Z",
        "updated": "2016-08-06T22:28:42Z",
        "pushed": "2016-08-06T22:28:43Z",
        "url": "https://github.com/AlexMikhalev/alex-mikhalev-awesome-stars",
        "id": 65104653
    },
    {
        "repo": "verilog-ft245",
        "description": "Verilog FT245 to AXI stream interface",
        "owner": "alexforencich",
        "stars": 25,
        "forks": 13,
        "size": 11,
        "created": "2016-10-08T21:01:33Z",
        "updated": "2023-08-23T01:44:29Z",
        "pushed": "2018-06-20T19:48:06Z",
        "url": "https://github.com/alexforencich/verilog-ft245",
        "id": 70357207
    },
    {
        "repo": "verilog_myhdl_cosimulation_and_verilator",
        "description": "learning verilog simulation using myhdl cosimulation & verilator ",
        "owner": "develone",
        "stars": 1,
        "forks": 0,
        "size": 156,
        "created": "2016-10-16T15:49:49Z",
        "updated": "2021-02-04T05:24:50Z",
        "pushed": "2016-10-17T00:40:08Z",
        "url": "https://github.com/develone/verilog_myhdl_cosimulation_and_verilator",
        "id": 71060463
    },
    {
        "repo": "myHDL_shenanigans",
        "description": "myHDL sandbox",
        "owner": "DeadBugEngineering",
        "stars": 0,
        "forks": 0,
        "size": 9289,
        "created": "2016-10-23T23:29:10Z",
        "updated": "2016-10-23T23:37:50Z",
        "pushed": "2016-11-18T06:09:27Z",
        "url": "https://github.com/DeadBugEngineering/myHDL_shenanigans",
        "id": 71735854
    },
    {
        "repo": "v0",
        "description": "Educational RISC-V RS32I cores.",
        "owner": "s-okai",
        "stars": 1,
        "forks": 0,
        "size": 41,
        "created": "2016-11-06T18:44:31Z",
        "updated": "2021-12-11T22:48:16Z",
        "pushed": "2016-11-17T08:33:41Z",
        "url": "https://github.com/s-okai/v0",
        "id": 73011211
    },
    {
        "repo": "hdlverify",
        "description": "HDLVerify: Use power python and MyHDL to verify HDL designs",
        "owner": "josko7452",
        "stars": 1,
        "forks": 0,
        "size": 22,
        "created": "2016-11-24T09:20:57Z",
        "updated": "2016-11-28T15:00:56Z",
        "pushed": "2016-11-24T09:21:51Z",
        "url": "https://github.com/josko7452/hdlverify",
        "id": 74657315
    },
    {
        "repo": "myhdl_crypto",
        "description": null,
        "owner": "tokencolour",
        "stars": 0,
        "forks": 0,
        "size": 6,
        "created": "2016-12-01T11:41:26Z",
        "updated": "2016-12-20T05:39:03Z",
        "pushed": "2016-12-20T19:22:39Z",
        "url": "https://github.com/tokencolour/myhdl_crypto",
        "id": 75287126
    },
    {
        "repo": "ELBETH",
        "description": "It is a processor developed with Verilog using the set of instuction RISCV",
        "owner": "EmanuelSanchez",
        "stars": 0,
        "forks": 0,
        "size": 5914,
        "created": "2016-12-02T02:49:39Z",
        "updated": "2018-02-18T00:09:34Z",
        "pushed": "2016-12-02T02:50:30Z",
        "url": "https://github.com/EmanuelSanchez/ELBETH",
        "id": 75354274
    },
    {
        "repo": "clash-bfcpu",
        "description": "Optimized & pipelined Brainfuck CPU designed with C\u03bbaSH",
        "owner": "lambdalainen",
        "stars": 1,
        "forks": 1,
        "size": 4419,
        "created": "2016-12-07T18:08:09Z",
        "updated": "2021-09-21T07:27:47Z",
        "pushed": "2017-01-23T08:15:51Z",
        "url": "https://github.com/lambdalainen/clash-bfcpu",
        "id": 75862497
    },
    {
        "repo": "controller-nexys4",
        "description": "Controller logic for Digilent Nexys 4 Artix-7 FPGA development board.",
        "owner": "fpgaedu",
        "stars": 0,
        "forks": 0,
        "size": 62,
        "created": "2016-12-08T11:54:44Z",
        "updated": "2016-12-08T12:00:16Z",
        "pushed": "2016-12-08T12:02:35Z",
        "url": "https://github.com/fpgaedu/controller-nexys4",
        "id": 75933387
    },
    {
        "repo": "FPGA4all_MyHDL",
        "description": null,
        "owner": "FPGA-4-all",
        "stars": 0,
        "forks": 0,
        "size": 35,
        "created": "2016-12-08T22:00:59Z",
        "updated": "2016-12-08T22:03:37Z",
        "pushed": "2017-01-07T17:48:06Z",
        "url": "https://github.com/FPGA-4-all/FPGA4all_MyHDL",
        "id": 75978757
    },
    {
        "repo": "MyHDL_tutorial",
        "description": null,
        "owner": "abhisheietk",
        "stars": 0,
        "forks": 2,
        "size": 31,
        "created": "2016-12-11T12:32:24Z",
        "updated": "2016-12-11T12:35:21Z",
        "pushed": "2017-06-08T09:11:24Z",
        "url": "https://github.com/abhisheietk/MyHDL_tutorial",
        "id": 76173125
    },
    {
        "repo": "myhdl-playground",
        "description": "Some experiments with MyHDL",
        "owner": "kayhe",
        "stars": 0,
        "forks": 0,
        "size": 5,
        "created": "2017-01-21T21:07:13Z",
        "updated": "2017-01-21T21:16:48Z",
        "pushed": "2017-01-26T08:42:38Z",
        "url": "https://github.com/kayhe/myhdl-playground",
        "id": 79672949
    },
    {
        "repo": "LSBF_for_Python",
        "description": null,
        "owner": "Avitus27",
        "stars": 1,
        "forks": 0,
        "size": 892,
        "created": "2017-02-07T19:18:18Z",
        "updated": "2017-04-23T12:25:17Z",
        "pushed": "2017-04-27T11:07:15Z",
        "url": "https://github.com/Avitus27/LSBF_for_Python",
        "id": 81244742
    },
    {
        "repo": "hello-fpga",
        "description": "A series of lessons on writing HDL for FPGAs.",
        "owner": "s-okai",
        "stars": 1,
        "forks": 0,
        "size": 12,
        "created": "2017-02-09T07:16:03Z",
        "updated": "2017-02-14T19:46:27Z",
        "pushed": "2017-03-08T05:31:18Z",
        "url": "https://github.com/s-okai/hello-fpga",
        "id": 81421315
    },
    {
        "repo": "FaceRecognition",
        "description": "FaceRecognition in Python",
        "owner": "Hrily",
        "stars": 0,
        "forks": 1,
        "size": 670,
        "created": "2017-02-26T13:29:40Z",
        "updated": "2017-02-26T13:33:36Z",
        "pushed": "2017-04-02T15:04:22Z",
        "url": "https://github.com/Hrily/FaceRecognition",
        "id": 83210530
    },
    {
        "repo": "myhdl_play",
        "description": "Simple circuits with myhdl",
        "owner": "euripedesrocha",
        "stars": 0,
        "forks": 1,
        "size": 2,
        "created": "2017-03-02T22:58:03Z",
        "updated": "2017-03-02T23:59:49Z",
        "pushed": "2017-03-02T23:59:47Z",
        "url": "https://github.com/euripedesrocha/myhdl_play",
        "id": 83733404
    },
    {
        "repo": "simple_hdl",
        "description": "Introduction to digital design using MyHDL",
        "owner": "euripedesrocha",
        "stars": 0,
        "forks": 0,
        "size": 4,
        "created": "2017-03-11T12:29:08Z",
        "updated": "2017-03-11T12:30:21Z",
        "pushed": "2017-04-06T08:31:08Z",
        "url": "https://github.com/euripedesrocha/simple_hdl",
        "id": 84648463
    },
    {
        "repo": "turbocode",
        "description": "Turbo decoder using SOVA algorithm. Double binary, DVB-RCS code. MyHDL and VHDL models.",
        "owner": "davidbrochart",
        "stars": 4,
        "forks": 5,
        "size": 94,
        "created": "2017-04-01T11:40:38Z",
        "updated": "2022-10-25T00:31:18Z",
        "pushed": "2017-04-13T10:42:55Z",
        "url": "https://github.com/davidbrochart/turbocode",
        "id": 86909504
    },
    {
        "repo": "A-Verilog-VHDL-design-using-python",
        "description": "A basic introduction of Verilog/VHDL design using Myhdl based on Python.",
        "owner": "zshicode",
        "stars": 2,
        "forks": 1,
        "size": 43,
        "created": "2017-04-23T07:51:28Z",
        "updated": "2023-09-07T13:55:23Z",
        "pushed": "2023-09-07T13:55:18Z",
        "url": "https://github.com/zshicode/A-Verilog-VHDL-design-using-python",
        "id": 89125930
    },
    {
        "repo": "PyPipeSynt",
        "description": "Python pipeline synthesis: convert Python > RTL MyHDL > Verilog",
        "owner": "andrejtrost",
        "stars": 2,
        "forks": 0,
        "size": 15,
        "created": "2017-04-25T13:49:22Z",
        "updated": "2023-09-08T17:24:08Z",
        "pushed": "2017-04-25T13:49:31Z",
        "url": "https://github.com/andrejtrost/PyPipeSynt",
        "id": 89366004
    },
    {
        "repo": "myhdl_basic_examples",
        "description": "MyHDL examples",
        "owner": "mawahab",
        "stars": 0,
        "forks": 0,
        "size": 3,
        "created": "2017-05-18T18:03:02Z",
        "updated": "2017-05-19T12:24:54Z",
        "pushed": "2017-05-18T18:07:01Z",
        "url": "https://github.com/mawahab/myhdl_basic_examples",
        "id": 91723423
    },
    {
        "repo": "MyHDL",
        "description": null,
        "owner": "shivangikhare5",
        "stars": 0,
        "forks": 0,
        "size": 0,
        "created": "2017-05-24T10:31:54Z",
        "updated": "2017-05-24T10:31:54Z",
        "pushed": "2017-05-24T10:31:54Z",
        "url": "https://github.com/shivangikhare5/MyHDL",
        "id": 92280500
    },
    {
        "repo": "pyeda-container",
        "description": "Everything you need for Python Electronic Design Automation builds",
        "owner": "jdmarble",
        "stars": 0,
        "forks": 0,
        "size": 2,
        "created": "2017-05-29T23:38:47Z",
        "updated": "2017-05-29T23:38:47Z",
        "pushed": "2017-05-30T03:38:24Z",
        "url": "https://github.com/jdmarble/pyeda-container",
        "id": 92783175
    },
    {
        "repo": "myhdl-vga_bounceball",
        "description": "vga bouncing ball in myhdl",
        "owner": "on1arf",
        "stars": 3,
        "forks": 0,
        "size": 2,
        "created": "2017-06-02T21:33:25Z",
        "updated": "2023-02-05T00:22:12Z",
        "pushed": "2017-06-03T20:12:56Z",
        "url": "https://github.com/on1arf/myhdl-vga_bounceball",
        "id": 93205439
    },
    {
        "repo": "Spyce",
        "description": "Spyce, Simple python circuit editor",
        "owner": "imec-myhdl",
        "stars": 4,
        "forks": 1,
        "size": 8744,
        "created": "2017-06-07T10:22:42Z",
        "updated": "2021-07-09T23:33:03Z",
        "pushed": "2020-11-23T10:28:04Z",
        "url": "https://github.com/imec-myhdl/Spyce",
        "id": 93622421
    },
    {
        "repo": "PythonWeeklyHistory",
        "description": "pythonWeekly\u7684\u4e00\u4e9b\u6587\u7ae0\u6c47\u603b\uff0c\u4fbf\u4e8e\u67e5\u770b",
        "owner": "zr777",
        "stars": 1,
        "forks": 0,
        "size": 130,
        "created": "2017-07-29T08:26:58Z",
        "updated": "2018-11-17T07:47:06Z",
        "pushed": "2017-07-29T08:28:21Z",
        "url": "https://github.com/zr777/PythonWeeklyHistory",
        "id": 98719401
    },
    {
        "repo": "pages_test",
        "description": "This a test",
        "owner": "nchronas",
        "stars": 0,
        "forks": 0,
        "size": 27738,
        "created": "2017-08-29T12:27:38Z",
        "updated": "2017-08-29T12:27:38Z",
        "pushed": "2017-12-10T09:33:40Z",
        "url": "https://github.com/nchronas/pages_test",
        "id": 101758602
    },
    {
        "repo": "GSoC-2017",
        "description": "This the documentation for my 2017 GSoC project",
        "owner": "nchronas",
        "stars": 1,
        "forks": 0,
        "size": 12751,
        "created": "2017-08-29T15:02:07Z",
        "updated": "2018-01-22T14:41:53Z",
        "pushed": "2017-08-29T16:07:05Z",
        "url": "https://github.com/nchronas/GSoC-2017",
        "id": 101774138
    },
    {
        "repo": "pygmyhdl",
        "description": "MyHDL hardware design language encased in the tasty PygMyHDL wrapper.",
        "owner": "devbisme",
        "stars": 18,
        "forks": 6,
        "size": 236823,
        "created": "2017-08-31T03:44:19Z",
        "updated": "2023-01-05T14:44:45Z",
        "pushed": "2023-01-05T14:44:50Z",
        "url": "https://github.com/devbisme/pygmyhdl",
        "id": 101956391
    },
    {
        "repo": "PythonUberHDL",
        "description": "Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL ",
        "owner": "PyLCARS",
        "stars": 28,
        "forks": 11,
        "size": 33352,
        "created": "2017-10-09T06:14:35Z",
        "updated": "2023-03-12T10:38:19Z",
        "pushed": "2018-09-24T01:04:31Z",
        "url": "https://github.com/PyLCARS/PythonUberHDL",
        "id": 106243428
    },
    {
        "repo": "myhdlifestyles",
        "description": null,
        "owner": "myhdlife",
        "stars": 0,
        "forks": 0,
        "size": 0,
        "created": "2017-10-13T06:48:03Z",
        "updated": "2017-10-13T06:48:03Z",
        "pushed": "2017-10-13T06:48:03Z",
        "url": "https://github.com/myhdlife/myhdlifestyles",
        "id": 106788340
    },
    {
        "repo": "pyclk",
        "description": "Python implementation of a Hardware Description Language (HDL)",
        "owner": "davidbrochart",
        "stars": 5,
        "forks": 0,
        "size": 93,
        "created": "2017-10-16T06:59:34Z",
        "updated": "2022-12-08T23:51:08Z",
        "pushed": "2018-09-29T10:57:29Z",
        "url": "https://github.com/davidbrochart/pyclk",
        "id": 107089684
    },
    {
        "repo": "Basic-verilog-project",
        "description": "Basic example of a 4-bit ALU, cosimulated using myHDL. Provides a makefile for synthesis (using Xilinx ISE)",
        "owner": "AngelTerrones",
        "stars": 0,
        "forks": 0,
        "size": 9,
        "created": "2017-10-19T23:03:31Z",
        "updated": "2017-10-19T23:06:24Z",
        "pushed": "2017-10-20T13:20:40Z",
        "url": "https://github.com/AngelTerrones/Basic-verilog-project",
        "id": 107607579
    },
    {
        "repo": "pseudo_hdl",
        "description": "Pseudo HDL and its simulator written in Python.",
        "owner": "nanamake",
        "stars": 1,
        "forks": 0,
        "size": 25,
        "created": "2017-11-02T07:59:34Z",
        "updated": "2022-03-30T21:01:17Z",
        "pushed": "2017-11-10T01:35:53Z",
        "url": "https://github.com/nanamake/pseudo_hdl",
        "id": 109234709
    },
    {
        "repo": "myhdl-resources",
        "description": "A collection of awesome MyHDL tutorials, projects and third-party tools.",
        "owner": "devbisme",
        "stars": 88,
        "forks": 16,
        "size": 386,
        "created": "2017-11-07T15:15:26Z",
        "updated": "2023-08-23T06:06:44Z",
        "pushed": "2021-07-07T19:54:45Z",
        "url": "https://github.com/devbisme/myhdl-resources",
        "id": 109852216
    },
    {
        "repo": "filter-blocks",
        "description": "A collection of digital hardware filters implemented in myhdl",
        "owner": "cfelton",
        "stars": 9,
        "forks": 2,
        "size": 78,
        "created": "2017-11-13T12:53:38Z",
        "updated": "2023-06-21T15:33:46Z",
        "pushed": "2018-08-12T18:29:21Z",
        "url": "https://github.com/cfelton/filter-blocks",
        "id": 110548066
    },
    {
        "repo": "banner-myhdl",
        "description": null,
        "owner": "AngelTerrones",
        "stars": 0,
        "forks": 0,
        "size": 13,
        "created": "2017-11-18T23:00:41Z",
        "updated": "2017-11-18T23:00:52Z",
        "pushed": "2017-11-18T23:00:51Z",
        "url": "https://github.com/AngelTerrones/banner-myhdl",
        "id": 111246376
    },
    {
        "repo": "UART-myhdl",
        "description": null,
        "owner": "AngelTerrones",
        "stars": 0,
        "forks": 0,
        "size": 44,
        "created": "2017-11-18T23:02:30Z",
        "updated": "2017-11-18T23:02:48Z",
        "pushed": "2017-11-18T23:02:44Z",
        "url": "https://github.com/AngelTerrones/UART-myhdl",
        "id": 111246473
    },
    {
        "repo": "pyLogos",
        "description": "experimental Python based HDL",
        "owner": "pyLogos",
        "stars": 0,
        "forks": 0,
        "size": 19,
        "created": "2017-12-04T12:02:07Z",
        "updated": "2018-01-01T14:49:29Z",
        "pushed": "2018-01-05T12:30:26Z",
        "url": "https://github.com/pyLogos/pyLogos",
        "id": 113037108
    },
    {
        "repo": "hardwareComponents",
        "description": "Logic Circuits Useful Components Description Using VHDL",
        "owner": "alimpk",
        "stars": 0,
        "forks": 0,
        "size": 35,
        "created": "2017-12-11T22:38:01Z",
        "updated": "2022-01-26T13:42:30Z",
        "pushed": "2023-10-06T18:07:44Z",
        "url": "https://github.com/alimpk/hardwareComponents",
        "id": 113916122
    },
    {
        "repo": "myhdl",
        "description": null,
        "owner": "fimwest",
        "stars": 3,
        "forks": 0,
        "size": 2645,
        "created": "2017-12-17T09:49:10Z",
        "updated": "2021-11-03T11:47:46Z",
        "pushed": "2017-12-17T10:23:11Z",
        "url": "https://github.com/fimwest/myhdl",
        "id": 114525521
    },
    {
        "repo": "nand2tetris",
        "description": "Notes and Solution for the book Elements of Computing Systems",
        "owner": "ArchKudo",
        "stars": 0,
        "forks": 0,
        "size": 17,
        "created": "2018-02-06T10:26:06Z",
        "updated": "2018-02-06T10:26:19Z",
        "pushed": "2018-02-06T10:26:17Z",
        "url": "https://github.com/ArchKudo/nand2tetris",
        "id": 120438447
    },
    {
        "repo": "TIS-100_EvalKit",
        "description": "A MyHDL implementation of the T-20 execution node from the game TIS-100",
        "owner": "Zylanx",
        "stars": 0,
        "forks": 0,
        "size": 46,
        "created": "2018-02-11T09:07:09Z",
        "updated": "2018-02-22T08:46:08Z",
        "pushed": "2018-03-05T08:14:58Z",
        "url": "https://github.com/Zylanx/TIS-100_EvalKit",
        "id": 121105542
    },
    {
        "repo": "myhdltest",
        "description": "Playing with myhdl",
        "owner": "BentleyThomas",
        "stars": 0,
        "forks": 0,
        "size": 1,
        "created": "2018-02-14T04:32:27Z",
        "updated": "2018-02-14T04:32:27Z",
        "pushed": "2018-02-14T04:32:28Z",
        "url": "https://github.com/BentleyThomas/myhdltest",
        "id": 121470821
    },
    {
        "repo": "MyIntrepid",
        "description": "MyHDL'tization of popular stack-oriented MPU J1.  ",
        "owner": "agalletero",
        "stars": 0,
        "forks": 0,
        "size": 2,
        "created": "2018-03-15T09:14:28Z",
        "updated": "2019-01-10T13:21:48Z",
        "pushed": "2020-06-01T20:32:40Z",
        "url": "https://github.com/agalletero/MyIntrepid",
        "id": 125341281
    },
    {
        "repo": "CPU",
        "description": "CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.",
        "owner": "txstate-pcarch-blue",
        "stars": 17,
        "forks": 8,
        "size": 5558,
        "created": "2018-03-17T03:07:19Z",
        "updated": "2023-05-05T01:32:56Z",
        "pushed": "2018-04-25T05:54:00Z",
        "url": "https://github.com/txstate-pcarch-blue/CPU",
        "id": 125592111
    },
    {
        "repo": "CS3339-MIPS32",
        "description": "5 stage, pipelined MIPS32 processor in myHDL and Verilog",
        "owner": "grantslape",
        "stars": 4,
        "forks": 0,
        "size": 11830,
        "created": "2018-03-20T00:53:39Z",
        "updated": "2019-06-18T00:49:30Z",
        "pushed": "2019-02-23T06:10:26Z",
        "url": "https://github.com/grantslape/CS3339-MIPS32",
        "id": 125939885
    },
    {
        "repo": "absinthe-clf",
        "description": "Absinthe Configurable Logic Framework",
        "owner": "fossabot",
        "stars": 0,
        "forks": 0,
        "size": 42,
        "created": "2018-04-25T13:20:33Z",
        "updated": "2020-09-07T21:31:29Z",
        "pushed": "2018-04-25T13:20:39Z",
        "url": "https://github.com/fossabot/absinthe-clf",
        "id": 131009519
    },
    {
        "repo": "MyHDL_Snippets",
        "description": "Python MyHDL Snippets",
        "owner": "Bucknalla",
        "stars": 1,
        "forks": 0,
        "size": 0,
        "created": "2018-04-30T09:09:04Z",
        "updated": "2021-04-10T02:57:39Z",
        "pushed": "2018-04-30T09:09:05Z",
        "url": "https://github.com/Bucknalla/MyHDL_Snippets",
        "id": 131575750
    },
    {
        "repo": "Hardware-description-myHDL-",
        "description": null,
        "owner": "Jelena996",
        "stars": 0,
        "forks": 0,
        "size": 2,
        "created": "2018-04-30T12:34:45Z",
        "updated": "2018-04-30T13:05:33Z",
        "pushed": "2018-04-30T13:05:31Z",
        "url": "https://github.com/Jelena996/Hardware-description-myHDL-",
        "id": 131593729
    },
    {
        "repo": "asm_tools",
        "description": null,
        "owner": "zwizwa",
        "stars": 2,
        "forks": 0,
        "size": 1272,
        "created": "2018-05-25T13:44:12Z",
        "updated": "2021-02-27T14:22:32Z",
        "pushed": "2023-08-03T09:30:05Z",
        "url": "https://github.com/zwizwa/asm_tools",
        "id": 134861618
    },
    {
        "repo": "videoencoder",
        "description": "Video Encoder using MyHDL",
        "owner": "vikram9966",
        "stars": 0,
        "forks": 0,
        "size": 1,
        "created": "2018-05-31T10:41:43Z",
        "updated": "2018-05-31T10:41:46Z",
        "pushed": "2018-05-31T10:41:45Z",
        "url": "https://github.com/vikram9966/videoencoder",
        "id": 135570329
    },
    {
        "repo": "myhdl-stuff",
        "description": null,
        "owner": "stangs56",
        "stars": 0,
        "forks": 0,
        "size": 3,
        "created": "2018-06-14T04:13:23Z",
        "updated": "2018-06-20T16:34:54Z",
        "pushed": "2018-06-20T16:34:53Z",
        "url": "https://github.com/stangs56/myhdl-stuff",
        "id": 137305109
    },
    {
        "repo": "course",
        "description": "Individual Work Tracking",
        "owner": "greatshuyi",
        "stars": 0,
        "forks": 0,
        "size": 187,
        "created": "2018-06-15T08:50:44Z",
        "updated": "2020-01-17T09:59:24Z",
        "pushed": "2020-01-17T09:59:22Z",
        "url": "https://github.com/greatshuyi/course",
        "id": 137464279
    },
    {
        "repo": "myhdl-switch",
        "description": null,
        "owner": "stangs56",
        "stars": 0,
        "forks": 0,
        "size": 22,
        "created": "2018-06-22T16:06:08Z",
        "updated": "2019-07-20T00:34:15Z",
        "pushed": "2019-07-20T20:43:13Z",
        "url": "https://github.com/stangs56/myhdl-switch",
        "id": 138322677
    },
    {
        "repo": "2018fall_hdl",
        "description": null,
        "owner": "gdutee",
        "stars": 0,
        "forks": 0,
        "size": 25760,
        "created": "2018-07-03T12:08:13Z",
        "updated": "2018-07-07T01:09:53Z",
        "pushed": "2018-07-07T01:09:52Z",
        "url": "https://github.com/gdutee/2018fall_hdl",
        "id": 139577826
    },
    {
        "repo": "myhdl",
        "description": null,
        "owner": "rishucoding",
        "stars": 0,
        "forks": 0,
        "size": 532,
        "created": "2018-07-12T16:37:50Z",
        "updated": "2018-07-15T18:10:07Z",
        "pushed": "2018-07-15T18:10:06Z",
        "url": "https://github.com/rishucoding/myhdl",
        "id": 140739743
    },
    {
        "repo": "OpenED",
        "description": "Open source semiconductor framework for design and develop your own custom micro-chips",
        "owner": "SasinduGeemal",
        "stars": 0,
        "forks": 0,
        "size": 1,
        "created": "2018-07-23T18:39:41Z",
        "updated": "2023-02-21T11:51:02Z",
        "pushed": "2018-07-21T10:30:37Z",
        "url": "https://github.com/SasinduGeemal/OpenED",
        "id": 142054606
    },
    {
        "repo": "myhdl-example",
        "description": "A simple D Flipflop example using MyHDL",
        "owner": "DavidAntliff",
        "stars": 0,
        "forks": 0,
        "size": 5,
        "created": "2018-07-27T05:06:21Z",
        "updated": "2018-07-27T05:07:47Z",
        "pushed": "2018-07-27T05:07:46Z",
        "url": "https://github.com/DavidAntliff/myhdl-example",
        "id": 142530167
    },
    {
        "repo": "learning_hdl",
        "description": null,
        "owner": "develone",
        "stars": 1,
        "forks": 0,
        "size": 20536,
        "created": "2018-07-29T15:15:49Z",
        "updated": "2022-02-26T23:16:10Z",
        "pushed": "2019-05-14T23:26:38Z",
        "url": "https://github.com/develone/learning_hdl",
        "id": 142771584
    },
    {
        "repo": "Kryon",
        "description": "FPGA,Verilog,Python",
        "owner": "DavisLiao",
        "stars": 0,
        "forks": 86,
        "size": 13884,
        "created": "2018-07-31T09:10:57Z",
        "updated": "2022-01-13T00:59:29Z",
        "pushed": "2018-07-25T01:41:25Z",
        "url": "https://github.com/DavisLiao/Kryon",
        "id": 142990562
    },
    {
        "repo": "test",
        "description": "basic examples with myHDL",
        "owner": "mngr0",
        "stars": 0,
        "forks": 1,
        "size": 71,
        "created": "2018-08-03T10:32:05Z",
        "updated": "2018-08-23T16:56:35Z",
        "pushed": "2018-08-23T16:56:34Z",
        "url": "https://github.com/mngr0/test",
        "id": 143414106
    },
    {
        "repo": "VLSI-Design",
        "description": null,
        "owner": "rajeshbabua",
        "stars": 0,
        "forks": 0,
        "size": 38,
        "created": "2018-09-13T11:18:26Z",
        "updated": "2018-10-19T11:32:50Z",
        "pushed": "2018-10-19T11:32:49Z",
        "url": "https://github.com/rajeshbabua/VLSI-Design",
        "id": 148626889
    },
    {
        "repo": "aula-circuitos-digitai-myhdl",
        "description": "Examples for myhdl",
        "owner": "wuerges",
        "stars": 0,
        "forks": 0,
        "size": 7,
        "created": "2018-09-29T17:35:50Z",
        "updated": "2018-09-29T19:56:41Z",
        "pushed": "2018-09-29T19:33:15Z",
        "url": "https://github.com/wuerges/aula-circuitos-digitai-myhdl",
        "id": 150888054
    },
    {
        "repo": "Qgen",
        "description": "Utility to create interactive *_hw.tcl* files for use with Altera's Qsys - now Intel's Platform Designer",
        "owner": "josyb",
        "stars": 2,
        "forks": 0,
        "size": 173,
        "created": "2018-10-02T08:15:09Z",
        "updated": "2022-05-21T13:32:11Z",
        "pushed": "2018-10-02T08:29:39Z",
        "url": "https://github.com/josyb/Qgen",
        "id": 151222031
    },
    {
        "repo": "fpga_sandbox_lib",
        "description": "some myHDL modules",
        "owner": "ithinuel",
        "stars": 0,
        "forks": 0,
        "size": 199,
        "created": "2018-10-07T16:52:26Z",
        "updated": "2018-10-07T16:57:46Z",
        "pushed": "2018-10-07T16:57:45Z",
        "url": "https://github.com/ithinuel/fpga_sandbox_lib",
        "id": 151963360
    },
    {
        "repo": "hdlModelicaInterfaceGen",
        "description": "generates an interface for hdl-fmodelica co-simulation",
        "owner": "adamLange",
        "stars": 7,
        "forks": 0,
        "size": 22,
        "created": "2018-11-20T18:43:58Z",
        "updated": "2022-04-28T18:09:24Z",
        "pushed": "2018-12-05T19:30:33Z",
        "url": "https://github.com/adamLange/hdlModelicaInterfaceGen",
        "id": 158435859
    },
    {
        "repo": "ECC",
        "description": "This repo contains the implementation of myhdl code",
        "owner": "deepakkapoor624",
        "stars": 0,
        "forks": 0,
        "size": 22,
        "created": "2018-11-24T10:07:22Z",
        "updated": "2018-12-10T18:30:01Z",
        "pushed": "2018-12-10T18:30:00Z",
        "url": "https://github.com/deepakkapoor624/ECC",
        "id": 158923959
    },
    {
        "repo": "UART",
        "description": "Asynchronous Receiver-Transmitter, Half-Duplex, MyHdl-Python3 for Spartan 3 FPGA.",
        "owner": "ImArcangel",
        "stars": 0,
        "forks": 1,
        "size": 1552,
        "created": "2018-12-09T07:37:07Z",
        "updated": "2018-12-13T02:42:51Z",
        "pushed": "2018-12-13T02:42:49Z",
        "url": "https://github.com/ImArcangel/UART",
        "id": 161016186
    },
    {
        "repo": "HFThdl",
        "description": null,
        "owner": "abhvajpayee",
        "stars": 8,
        "forks": 5,
        "size": 1673,
        "created": "2018-12-09T11:36:01Z",
        "updated": "2023-09-06T16:43:23Z",
        "pushed": "2019-03-08T08:07:15Z",
        "url": "https://github.com/abhvajpayee/HFThdl",
        "id": 161032723
    },
    {
        "repo": "myhdl",
        "description": null,
        "owner": "myhdl-jb",
        "stars": 0,
        "forks": 0,
        "size": 334,
        "created": "2018-12-11T12:55:11Z",
        "updated": "2018-12-11T13:00:33Z",
        "pushed": "2018-12-11T13:00:32Z",
        "url": "https://github.com/myhdl-jb/myhdl",
        "id": 161333689
    },
    {
        "repo": "myHDL_Sigmoid",
        "description": "Project in myHDL for PwJWP_ESL - SIGMOID",
        "owner": "DarthSkipper",
        "stars": 0,
        "forks": 0,
        "size": 13,
        "created": "2018-12-12T20:13:43Z",
        "updated": "2018-12-12T20:18:35Z",
        "pushed": "2018-12-12T20:18:33Z",
        "url": "https://github.com/DarthSkipper/myHDL_Sigmoid",
        "id": 161539750
    },
    {
        "repo": "HDL-deflate",
        "description": "FPGA implementation of deflate (de)compress RFC 1950/1951",
        "owner": "tomtor",
        "stars": 43,
        "forks": 5,
        "size": 487,
        "created": "2018-12-15T13:43:40Z",
        "updated": "2023-08-21T12:47:09Z",
        "pushed": "2019-05-02T06:37:19Z",
        "url": "https://github.com/tomtor/HDL-deflate",
        "id": 161908835
    },
    {
        "repo": "softmax_function",
        "description": "MyHDL Project",
        "owner": "baran0119",
        "stars": 0,
        "forks": 0,
        "size": 16000,
        "created": "2018-12-17T11:07:26Z",
        "updated": "2018-12-17T17:53:23Z",
        "pushed": "2018-12-17T17:53:21Z",
        "url": "https://github.com/baran0119/softmax_function",
        "id": 162117953
    },
    {
        "repo": "fixed_point",
        "description": null,
        "owner": "PaulWozny",
        "stars": 1,
        "forks": 0,
        "size": 11200,
        "created": "2019-01-18T13:41:17Z",
        "updated": "2019-01-21T01:06:00Z",
        "pushed": "2019-01-18T13:42:54Z",
        "url": "https://github.com/PaulWozny/fixed_point",
        "id": 166411041
    },
    {
        "repo": "FPGA_Resourses",
        "description": null,
        "owner": "PriceTT",
        "stars": 0,
        "forks": 1,
        "size": 9,
        "created": "2019-01-21T16:07:00Z",
        "updated": "2019-10-24T18:05:27Z",
        "pushed": "2019-10-24T18:05:25Z",
        "url": "https://github.com/PriceTT/FPGA_Resourses",
        "id": 166842270
    },
    {
        "repo": "vcd",
        "description": "A basic unicode VCD viewer in Python",
        "owner": "pcornier",
        "stars": 4,
        "forks": 1,
        "size": 4,
        "created": "2019-01-25T08:34:24Z",
        "updated": "2023-02-03T23:24:33Z",
        "pushed": "2019-01-25T08:59:14Z",
        "url": "https://github.com/pcornier/vcd",
        "id": 167513593
    },
    {
        "repo": "1pCPU",
        "description": "A one page CPU in MyHDL",
        "owner": "pcornier",
        "stars": 3,
        "forks": 1,
        "size": 59,
        "created": "2019-02-01T09:35:40Z",
        "updated": "2023-08-23T06:06:45Z",
        "pushed": "2019-02-08T08:38:29Z",
        "url": "https://github.com/pcornier/1pCPU",
        "id": 168674636
    },
    {
        "repo": "MyHDL-Collections",
        "description": "Your one-stop shop for all fpga programs- in your favourite language-->Python",
        "owner": "world-of-open-source",
        "stars": 3,
        "forks": 0,
        "size": 14,
        "created": "2019-02-07T06:01:07Z",
        "updated": "2022-01-19T05:09:58Z",
        "pushed": "2019-10-27T14:25:23Z",
        "url": "https://github.com/world-of-open-source/MyHDL-Collections",
        "id": 169526487
    },
    {
        "repo": "awsomeEngSci",
        "description": "Curated list of awsome Free and Open Source Software for engineering and science",
        "owner": "Foadsf",
        "stars": 20,
        "forks": 0,
        "size": 33,
        "created": "2019-02-07T09:23:48Z",
        "updated": "2023-05-20T10:13:31Z",
        "pushed": "2019-02-10T18:39:51Z",
        "url": "https://github.com/Foadsf/awsomeEngSci",
        "id": 169546676
    },
    {
        "repo": "research",
        "description": "Research Project",
        "owner": "umutcanaltin",
        "stars": 0,
        "forks": 2,
        "size": 65,
        "created": "2019-02-12T18:49:45Z",
        "updated": "2019-02-21T22:22:24Z",
        "pushed": "2019-02-21T22:22:23Z",
        "url": "https://github.com/umutcanaltin/research",
        "id": 170372314
    },
    {
        "repo": "Subject-Extracts",
        "description": "This repo consists of the Short Extracts of the topics covered during the 8 semesters.",
        "owner": "Arna-Maity",
        "stars": 0,
        "forks": 0,
        "size": 4998,
        "created": "2019-02-20T16:49:14Z",
        "updated": "2020-05-11T01:12:58Z",
        "pushed": "2020-05-11T01:12:55Z",
        "url": "https://github.com/Arna-Maity/Subject-Extracts",
        "id": 171712361
    },
    {
        "repo": "devops",
        "description": "use python3 to set up debian container (requires passwordless sudo)",
        "owner": "hoosierEE",
        "stars": 0,
        "forks": 0,
        "size": 53,
        "created": "2019-02-24T16:55:07Z",
        "updated": "2020-08-31T18:50:04Z",
        "pushed": "2020-08-31T18:50:01Z",
        "url": "https://github.com/hoosierEE/devops",
        "id": 172364108
    },
    {
        "repo": "hexastorm_fpga",
        "description": "deprecated FPGA code for the hexastorm",
        "owner": "hstarmans",
        "stars": 2,
        "forks": 0,
        "size": 80613,
        "created": "2019-02-27T22:00:08Z",
        "updated": "2020-08-05T19:11:30Z",
        "pushed": "2020-01-04T15:10:45Z",
        "url": "https://github.com/hstarmans/hexastorm_fpga",
        "id": 172997050
    },
    {
        "repo": "luttappi",
        "description": "A project for fpga implementation of neural networks",
        "owner": "krsheshu",
        "stars": 1,
        "forks": 0,
        "size": 7722,
        "created": "2019-04-12T13:30:31Z",
        "updated": "2020-06-22T16:56:36Z",
        "pushed": "2020-06-22T16:56:33Z",
        "url": "https://github.com/krsheshu/luttappi",
        "id": 181014100
    },
    {
        "repo": "lasnep",
        "description": "Reference Courses, Papers and Ressources on the topic of: Networking, Operating System , Algorithms, Languages, Computer Architecture and FPGA",
        "owner": "essox514",
        "stars": 2,
        "forks": 0,
        "size": 304,
        "created": "2019-05-01T15:27:05Z",
        "updated": "2020-05-19T19:14:23Z",
        "pushed": "2020-05-19T19:14:20Z",
        "url": "https://github.com/essox514/lasnep",
        "id": 184437169
    },
    {
        "repo": "testCapsule",
        "description": null,
        "owner": "krsheshu",
        "stars": 0,
        "forks": 0,
        "size": 8,
        "created": "2019-05-21T19:06:08Z",
        "updated": "2022-02-10T17:06:14Z",
        "pushed": "2020-03-27T12:57:43Z",
        "url": "https://github.com/krsheshu/testCapsule",
        "id": 187897882
    },
    {
        "repo": "vscode-myhdltools",
        "description": "A vscode package that contains some tools for working with MyHDL cosimulation.",
        "owner": "rbnprdy",
        "stars": 2,
        "forks": 0,
        "size": 41,
        "created": "2019-06-07T00:44:40Z",
        "updated": "2022-12-16T02:05:17Z",
        "pushed": "2019-06-14T03:03:54Z",
        "url": "https://github.com/rbnprdy/vscode-myhdltools",
        "id": 190668934
    },
    {
        "repo": "CryptHdl",
        "description": "Cryptographic Implementations in Myhdl",
        "owner": "dexteroux",
        "stars": 0,
        "forks": 0,
        "size": 35,
        "created": "2019-06-07T02:00:44Z",
        "updated": "2019-06-07T02:12:04Z",
        "pushed": "2019-06-07T02:11:58Z",
        "url": "https://github.com/dexteroux/CryptHdl",
        "id": 190675422
    },
    {
        "repo": "myBFSK",
        "description": "BFSK receiver written in myHDL",
        "owner": "Hypotalamus",
        "stars": 0,
        "forks": 0,
        "size": 606,
        "created": "2019-06-16T16:39:42Z",
        "updated": "2019-07-30T14:32:01Z",
        "pushed": "2019-07-30T14:32:00Z",
        "url": "https://github.com/Hypotalamus/myBFSK",
        "id": 192214247
    },
    {
        "repo": "x16rCore",
        "description": "FPGA based implementation of Raven Coin core",
        "owner": "ellyptech",
        "stars": 0,
        "forks": 1,
        "size": 800,
        "created": "2019-06-25T02:13:38Z",
        "updated": "2019-06-25T02:25:18Z",
        "pushed": "2019-06-25T02:25:15Z",
        "url": "https://github.com/ellyptech/x16rCore",
        "id": 193617075
    },
    {
        "repo": "bonfire-pwm",
        "description": null,
        "owner": "bonfireprocessor",
        "stars": 0,
        "forks": 0,
        "size": 30,
        "created": "2019-07-19T22:33:11Z",
        "updated": "2019-08-03T14:19:34Z",
        "pushed": "2019-08-03T14:19:33Z",
        "url": "https://github.com/bonfireprocessor/bonfire-pwm",
        "id": 197850405
    },
    {
        "repo": "myhdl_bck",
        "description": null,
        "owner": "NicoPy",
        "stars": 0,
        "forks": 0,
        "size": 13036,
        "created": "2019-07-29T14:06:06Z",
        "updated": "2019-07-29T14:34:31Z",
        "pushed": "2019-07-29T14:34:24Z",
        "url": "https://github.com/NicoPy/myhdl_bck",
        "id": 199464856
    },
    {
        "repo": "crcgen",
        "description": "Generator for CRC HDL code (VHDL, Verilog, MyHDL)",
        "owner": "mbuesch",
        "stars": 16,
        "forks": 4,
        "size": 116,
        "created": "2019-07-30T18:42:16Z",
        "updated": "2023-10-09T09:06:07Z",
        "pushed": "2023-10-13T20:58:51Z",
        "url": "https://github.com/mbuesch/crcgen",
        "id": 199708204
    },
    {
        "repo": "nmigen-examples",
        "description": "I want to learn [n]Migen.",
        "owner": "kbob",
        "stars": 37,
        "forks": 2,
        "size": 138,
        "created": "2019-08-19T02:04:00Z",
        "updated": "2023-01-17T01:58:46Z",
        "pushed": "2020-01-26T19:49:48Z",
        "url": "https://github.com/kbob/nmigen-examples",
        "id": 203080898
    },
    {
        "repo": "myhdl2dot",
        "description": "Modulo de Python que permite generar un conjunto de diagramas en bloques, a partir de la descripcion en MyHDL de un dispositivo de hardware.",
        "owner": "harboleas",
        "stars": 5,
        "forks": 1,
        "size": 62,
        "created": "2019-08-26T15:24:01Z",
        "updated": "2023-07-24T10:37:57Z",
        "pushed": "2019-08-26T15:24:45Z",
        "url": "https://github.com/harboleas/myhdl2dot",
        "id": 204504696
    },
    {
        "repo": "Verilog-I2C-Interface-Modules",
        "description": "Modular Verilog I2C Interface Components for Rapid Prototyping in FPGAs with MyHDL Testbench",
        "owner": "mongrelgem",
        "stars": 0,
        "forks": 0,
        "size": 5,
        "created": "2019-09-16T18:43:54Z",
        "updated": "2019-09-16T18:43:57Z",
        "pushed": "2019-09-16T18:43:55Z",
        "url": "https://github.com/mongrelgem/Verilog-I2C-Interface-Modules",
        "id": 208872989
    },
    {
        "repo": "Verilog-PCIexpress-Components",
        "description": "Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment",
        "owner": "mongrelgem",
        "stars": 7,
        "forks": 1,
        "size": 15,
        "created": "2019-09-16T18:45:26Z",
        "updated": "2023-08-01T14:35:26Z",
        "pushed": "2019-09-17T01:47:36Z",
        "url": "https://github.com/mongrelgem/Verilog-PCIexpress-Components",
        "id": 208873278
    },
    {
        "repo": "linux_verilog_environment_setup_guide",
        "description": "Build the verilog environment from ZERO in Linux.",
        "owner": "maswx",
        "stars": 1,
        "forks": 0,
        "size": 17,
        "created": "2019-09-21T14:42:23Z",
        "updated": "2022-08-02T02:19:51Z",
        "pushed": "2019-09-24T03:08:04Z",
        "url": "https://github.com/maswx/linux_verilog_environment_setup_guide",
        "id": 210001490
    },
    {
        "repo": "ENSTAB-RISCV",
        "description": null,
        "owner": "pcotret",
        "stars": 7,
        "forks": 1,
        "size": 18885,
        "created": "2019-09-27T08:21:08Z",
        "updated": "2022-07-24T11:57:55Z",
        "pushed": "2020-11-11T22:39:17Z",
        "url": "https://github.com/pcotret/ENSTAB-RISCV",
        "id": 211271047
    },
    {
        "repo": "myhdl",
        "description": "Basic Mux and Demux, similar to what is used in the ALU of the computer",
        "owner": "arishabh",
        "stars": 0,
        "forks": 0,
        "size": 2,
        "created": "2019-10-08T15:19:02Z",
        "updated": "2019-10-08T15:31:50Z",
        "pushed": "2019-10-08T15:31:49Z",
        "url": "https://github.com/arishabh/myhdl",
        "id": 213679708
    },
    {
        "repo": "mips-simulator-use-myhdl",
        "description": "\u534e\u5e08\u5927\u4f53\u7cfb\u7ed3\u6784MIPS\u6a21\u62df\u5b9e\u9a8c",
        "owner": "guoshiqi0830",
        "stars": 2,
        "forks": 3,
        "size": 1073,
        "created": "2019-10-19T04:29:20Z",
        "updated": "2020-08-11T05:55:58Z",
        "pushed": "2019-11-02T15:13:35Z",
        "url": "https://github.com/guoshiqi0830/mips-simulator-use-myhdl",
        "id": 216149090
    },
    {
        "repo": "glueHdl",
        "description": null,
        "owner": "abhvajpayee",
        "stars": 0,
        "forks": 0,
        "size": 23,
        "created": "2019-10-24T01:08:18Z",
        "updated": "2019-10-24T01:15:26Z",
        "pushed": "2019-10-24T01:15:24Z",
        "url": "https://github.com/abhvajpayee/glueHdl",
        "id": 217182612
    },
    {
        "repo": "eMyhdl",
        "description": null,
        "owner": "Bill-Weng",
        "stars": 0,
        "forks": 0,
        "size": 1527,
        "created": "2019-10-25T02:00:15Z",
        "updated": "2019-10-25T02:16:42Z",
        "pushed": "2019-10-25T02:16:40Z",
        "url": "https://github.com/Bill-Weng/eMyhdl",
        "id": 217430340
    },
    {
        "repo": "pipelined-mips-simulator",
        "description": "\u534e\u5e08\u5927\u4f53\u7cfb\u7ed3\u6784MIPS\u6d41\u6c34\u7ebf\u6a21\u62df",
        "owner": "guoshiqi0830",
        "stars": 0,
        "forks": 1,
        "size": 30,
        "created": "2019-10-30T15:27:20Z",
        "updated": "2020-08-11T05:55:54Z",
        "pushed": "2019-11-07T10:49:53Z",
        "url": "https://github.com/guoshiqi0830/pipelined-mips-simulator",
        "id": 218559464
    },
    {
        "repo": "Protocolo-CAN-with-MyHDL",
        "description": "Trabalho da mat\u00e9ria de Redes Digitais e Industriais,",
        "owner": "LaianaRios",
        "stars": 0,
        "forks": 0,
        "size": 12,
        "created": "2019-12-14T19:17:16Z",
        "updated": "2019-12-14T19:41:12Z",
        "pushed": "2019-12-14T19:41:10Z",
        "url": "https://github.com/LaianaRios/Protocolo-CAN-with-MyHDL",
        "id": 228075974
    },
    {
        "repo": "SecureCharger",
        "description": null,
        "owner": "rushang99",
        "stars": 1,
        "forks": 0,
        "size": 3429,
        "created": "2020-01-11T12:41:17Z",
        "updated": "2023-01-26T05:34:50Z",
        "pushed": "2020-09-20T07:11:02Z",
        "url": "https://github.com/rushang99/SecureCharger",
        "id": 233229800
    },
    {
        "repo": "buildingblocks",
        "description": "A collection of short and sweet HDL blocks written in MyHDL",
        "owner": "adwranovsky",
        "stars": 2,
        "forks": 0,
        "size": 49,
        "created": "2020-01-25T17:14:55Z",
        "updated": "2023-01-12T15:13:12Z",
        "pushed": "2020-02-08T15:55:05Z",
        "url": "https://github.com/adwranovsky/buildingblocks",
        "id": 236202058
    },
    {
        "repo": "NCM-Forest-FPGA",
        "description": "An FPGA implementation of the NCM-Forest algorithm, using the myhdl python package.",
        "owner": "Soulthym",
        "stars": 1,
        "forks": 0,
        "size": 26,
        "created": "2020-03-17T15:06:15Z",
        "updated": "2021-05-13T02:42:53Z",
        "pushed": "2020-04-19T15:40:09Z",
        "url": "https://github.com/Soulthym/NCM-Forest-FPGA",
        "id": 248000098
    },
    {
        "repo": "myhdl-docker",
        "description": "MyHDL docker environment for CI",
        "owner": "LeChuck42",
        "stars": 0,
        "forks": 0,
        "size": 1,
        "created": "2020-03-17T15:22:02Z",
        "updated": "2020-03-17T15:22:06Z",
        "pushed": "2020-03-17T15:46:22Z",
        "url": "https://github.com/LeChuck42/myhdl-docker",
        "id": 248003837
    },
    {
        "repo": "bi-sap-pong",
        "description": " http://ondruda2.github.io/bi-sap-pong",
        "owner": "ondruda2",
        "stars": 0,
        "forks": 0,
        "size": 545,
        "created": "2020-05-05T08:59:54Z",
        "updated": "2020-05-05T10:50:10Z",
        "pushed": "2020-05-05T10:50:07Z",
        "url": "https://github.com/ondruda2/bi-sap-pong",
        "id": 261407044
    },
    {
        "repo": "PyHDLFlexibleDemultiplexer",
        "description": "Flexible Multiplexer Implementation using Altera Quartus, Python 3 and MyHDL",
        "owner": "jjpakingan",
        "stars": 1,
        "forks": 0,
        "size": 282,
        "created": "2020-05-23T19:22:19Z",
        "updated": "2021-05-31T23:56:35Z",
        "pushed": "2021-05-31T23:56:33Z",
        "url": "https://github.com/jjpakingan/PyHDLFlexibleDemultiplexer",
        "id": 266404437
    },
    {
        "repo": "hdlplayground",
        "description": "Document, build and simulate hardware designs (MyHDL, VHDL, Verilog)",
        "owner": "hackfin",
        "stars": 5,
        "forks": 0,
        "size": 824,
        "created": "2020-06-30T09:04:05Z",
        "updated": "2023-02-17T12:16:35Z",
        "pushed": "2023-02-13T08:39:25Z",
        "url": "https://github.com/hackfin/hdlplayground",
        "id": 276049853
    },
    {
        "repo": "OR-gate-4-inputs-Myhdl",
        "description": "I made an OR gate with 4 inputs using Myhdl. MyHDL is a free, open-source package for using Python as a hardware description and verification language.",
        "owner": "CarminaBadoi",
        "stars": 0,
        "forks": 0,
        "size": 1,
        "created": "2020-07-01T07:51:25Z",
        "updated": "2020-07-01T07:52:56Z",
        "pushed": "2020-07-01T07:52:54Z",
        "url": "https://github.com/CarminaBadoi/OR-gate-4-inputs-Myhdl",
        "id": 276312983
    },
    {
        "repo": "UR408_Core",
        "description": "A super tiny  8bit customize ISA core with  assembler and emulator written by MYHDL ",
        "owner": "Adancurusul",
        "stars": 6,
        "forks": 0,
        "size": 218,
        "created": "2020-07-12T01:45:22Z",
        "updated": "2022-06-24T19:50:52Z",
        "pushed": "2020-09-07T06:03:32Z",
        "url": "https://github.com/Adancurusul/UR408_Core",
        "id": 278971798
    },
    {
        "repo": "HoloBlade",
        "description": null,
        "owner": "andrewkadis",
        "stars": 5,
        "forks": 5,
        "size": 353094,
        "created": "2020-08-07T00:17:57Z",
        "updated": "2022-06-25T15:46:12Z",
        "pushed": "2022-01-28T21:15:17Z",
        "url": "https://github.com/andrewkadis/HoloBlade",
        "id": 285698040
    },
    {
        "repo": "myhdl",
        "description": "Logic gate playground",
        "owner": "Valmarelox",
        "stars": 0,
        "forks": 0,
        "size": 12,
        "created": "2020-08-17T18:19:29Z",
        "updated": "2021-06-21T18:51:42Z",
        "pushed": "2021-06-21T18:51:32Z",
        "url": "https://github.com/Valmarelox/myhdl",
        "id": 288254579
    },
    {
        "repo": "MyHDL",
        "description": "\u9b42\u6597\u7f57",
        "owner": "ZhanChaoHan",
        "stars": 122,
        "forks": 4,
        "size": 1766,
        "created": "2020-09-06T11:17:36Z",
        "updated": "2023-08-20T06:19:34Z",
        "pushed": "2023-04-20T08:13:21Z",
        "url": "https://github.com/ZhanChaoHan/MyHDL",
        "id": 293260572
    },
    {
        "repo": "MyHDL-Python-ESL",
        "description": "Using Python as a hardware description and verification language (Electronic System Level)",
        "owner": "Voprzybyo",
        "stars": 1,
        "forks": 0,
        "size": 6376,
        "created": "2020-10-13T17:11:52Z",
        "updated": "2022-10-09T13:10:59Z",
        "pushed": "2020-11-02T16:52:02Z",
        "url": "https://github.com/Voprzybyo/MyHDL-Python-ESL",
        "id": 303776466
    },
    {
        "repo": "Risc-V-MyHDL",
        "description": null,
        "owner": "AntonellaDc",
        "stars": 0,
        "forks": 0,
        "size": 343,
        "created": "2020-10-15T17:11:24Z",
        "updated": "2021-05-20T01:38:45Z",
        "pushed": "2021-05-20T01:38:43Z",
        "url": "https://github.com/AntonellaDc/Risc-V-MyHDL",
        "id": 304396450
    },
    {
        "repo": "corundum-forked",
        "description": null,
        "owner": "wtao0221",
        "stars": 1,
        "forks": 0,
        "size": 22328,
        "created": "2020-10-29T04:20:20Z",
        "updated": "2021-08-23T07:11:09Z",
        "pushed": "2021-01-29T16:41:47Z",
        "url": "https://github.com/wtao0221/corundum-forked",
        "id": 308215743
    },
    {
        "repo": "myhdl-relook",
        "description": null,
        "owner": "develone",
        "stars": 0,
        "forks": 0,
        "size": 8018,
        "created": "2020-11-08T23:58:28Z",
        "updated": "2021-02-08T13:55:17Z",
        "pushed": "2021-02-08T13:55:14Z",
        "url": "https://github.com/develone/myhdl-relook",
        "id": 311179370
    },
    {
        "repo": "32bit-RISC-V-CPU-using-MyHDL",
        "description": "This project is a 32-bit RISC-V CPU design for FPGA. The CPU is divided to two main components, a datapath and a control unit.",
        "owner": "Faris-Alzahrani",
        "stars": 0,
        "forks": 0,
        "size": 29,
        "created": "2020-11-13T15:00:11Z",
        "updated": "2021-03-08T07:38:36Z",
        "pushed": "2020-11-13T15:27:25Z",
        "url": "https://github.com/Faris-Alzahrani/32bit-RISC-V-CPU-using-MyHDL",
        "id": 312605757
    },
    {
        "repo": "ESL_labs_MyHDL_PygMyHDL_Tutorials",
        "description": "Repozytorium przeznaczone na komitowanie pracy zwi\u0105zanej z zaj\u0119ciami z przedmiotu \"Projektowanie system\u00f3w cyfrowych przy pomocy j\u0119zyk\u00f3w wysokiego poziomu ESL\".",
        "owner": "LigasN",
        "stars": 0,
        "forks": 0,
        "size": 4978,
        "created": "2020-11-15T14:27:24Z",
        "updated": "2020-11-15T14:41:18Z",
        "pushed": "2020-11-15T14:38:28Z",
        "url": "https://github.com/LigasN/ESL_labs_MyHDL_PygMyHDL_Tutorials",
        "id": 313048837
    },
    {
        "repo": "myhdl_tutorial",
        "description": null,
        "owner": "tlochmanczyk",
        "stars": 0,
        "forks": 0,
        "size": 5751,
        "created": "2020-11-23T17:28:02Z",
        "updated": "2020-11-23T17:30:39Z",
        "pushed": "2020-11-23T17:30:36Z",
        "url": "https://github.com/tlochmanczyk/myhdl_tutorial",
        "id": 315390389
    },
    {
        "repo": "myhdl",
        "description": "HDL code study",
        "owner": "bwkim71",
        "stars": 0,
        "forks": 0,
        "size": 5,
        "created": "2020-11-28T01:20:37Z",
        "updated": "2020-11-28T01:40:07Z",
        "pushed": "2020-11-28T01:54:55Z",
        "url": "https://github.com/bwkim71/myhdl",
        "id": 316632899
    },
    {
        "repo": "cnn_controller",
        "description": "Project of controller managing convolutional neural network layer computations. ",
        "owner": "pandzban",
        "stars": 0,
        "forks": 0,
        "size": 17,
        "created": "2020-12-02T13:33:26Z",
        "updated": "2020-12-02T16:29:11Z",
        "pushed": "2020-12-02T16:29:09Z",
        "url": "https://github.com/pandzban/cnn_controller",
        "id": 317872181
    },
    {
        "repo": "ESL",
        "description": "Tutorials made for ESL MyHDL course",
        "owner": "HubertPlonka",
        "stars": 0,
        "forks": 0,
        "size": 4863,
        "created": "2020-12-04T09:47:08Z",
        "updated": "2020-12-04T09:49:25Z",
        "pushed": "2020-12-04T09:49:22Z",
        "url": "https://github.com/HubertPlonka/ESL",
        "id": 318471193
    },
    {
        "repo": "https-github.com-alexforencich-verilog-lfsr",
        "description": null,
        "owner": "Aadi002",
        "stars": 0,
        "forks": 0,
        "size": 31,
        "created": "2020-12-04T10:56:25Z",
        "updated": "2020-12-04T10:56:41Z",
        "pushed": "2020-12-04T10:56:36Z",
        "url": "https://github.com/Aadi002/https-github.com-alexforencich-verilog-lfsr",
        "id": 318488222
    },
    {
        "repo": "MyHDL",
        "description": "MyHDL Examples",
        "owner": "kamarajvlsi",
        "stars": 0,
        "forks": 0,
        "size": 22911,
        "created": "2020-12-05T07:46:48Z",
        "updated": "2020-12-05T07:52:42Z",
        "pushed": "2020-12-05T07:52:40Z",
        "url": "https://github.com/kamarajvlsi/MyHDL",
        "id": 318732062
    },
    {
        "repo": "core-get",
        "description": "Client for the core-get package sharing system",
        "owner": "core-get",
        "stars": 0,
        "forks": 0,
        "size": 90,
        "created": "2020-12-06T10:10:05Z",
        "updated": "2020-12-22T21:53:37Z",
        "pushed": "2020-12-22T21:53:35Z",
        "url": "https://github.com/core-get/core-get",
        "id": 319002865
    },
    {
        "repo": "awesome-stars",
        "description": "A curated list of my GitHub stars by stargazed",
        "owner": "theonlyfoxy",
        "stars": 0,
        "forks": 0,
        "size": 74,
        "created": "2020-12-08T06:38:32Z",
        "updated": "2020-12-08T07:03:01Z",
        "pushed": "2020-12-08T06:38:38Z",
        "url": "https://github.com/theonlyfoxy/awesome-stars",
        "id": 319549337
    },
    {
        "repo": "MyHDL",
        "description": "MyHDL with the VHDPlus IDE",
        "owner": "VHDPlus",
        "stars": 1,
        "forks": 1,
        "size": 19,
        "created": "2020-12-11T20:28:59Z",
        "updated": "2022-02-04T17:23:25Z",
        "pushed": "2022-01-28T12:06:08Z",
        "url": "https://github.com/VHDPlus/MyHDL",
        "id": 320677256
    },
    {
        "repo": "Spyce2",
        "description": "Simple Python Circuit Editor",
        "owner": "imec-myhdl",
        "stars": 0,
        "forks": 0,
        "size": 108,
        "created": "2020-12-22T15:42:58Z",
        "updated": "2021-02-03T07:49:15Z",
        "pushed": "2021-02-03T07:49:13Z",
        "url": "https://github.com/imec-myhdl/Spyce2",
        "id": 323667170
    },
    {
        "repo": "CIC",
        "description": "HDL code for a complex multiplier with AXI stream interface",
        "owner": "catkira",
        "stars": 10,
        "forks": 4,
        "size": 2059,
        "created": "2021-01-10T19:53:42Z",
        "updated": "2023-06-03T19:40:04Z",
        "pushed": "2023-02-07T20:31:37Z",
        "url": "https://github.com/catkira/CIC",
        "id": 328466845
    },
    {
        "repo": "myHdl_Projects",
        "description": "EE361 myHDL Projects",
        "owner": "aibtw",
        "stars": 0,
        "forks": 1,
        "size": 281,
        "created": "2021-02-03T21:01:33Z",
        "updated": "2021-10-23T18:35:02Z",
        "pushed": "2021-10-23T18:34:58Z",
        "url": "https://github.com/aibtw/myHdl_Projects",
        "id": 335754034
    },
    {
        "repo": "pir_at",
        "description": null,
        "owner": "edmundhummenberger",
        "stars": 0,
        "forks": 0,
        "size": 64,
        "created": "2021-02-04T18:14:13Z",
        "updated": "2021-02-04T18:26:10Z",
        "pushed": "2021-02-04T18:26:08Z",
        "url": "https://github.com/edmundhummenberger/pir_at",
        "id": 336042800
    },
    {
        "repo": "myHDL",
        "description": "myHDL",
        "owner": "junote",
        "stars": 0,
        "forks": 0,
        "size": 1165,
        "created": "2021-04-04T14:00:22Z",
        "updated": "2022-03-08T09:42:56Z",
        "pushed": "2022-09-16T04:16:28Z",
        "url": "https://github.com/junote/myHDL",
        "id": 354558071
    },
    {
        "repo": "CIC",
        "description": null,
        "owner": "sergachev",
        "stars": 0,
        "forks": 0,
        "size": 2065,
        "created": "2021-04-08T10:51:44Z",
        "updated": "2022-06-16T21:20:56Z",
        "pushed": "2022-06-16T21:20:53Z",
        "url": "https://github.com/sergachev/CIC",
        "id": 355868479
    },
    {
        "repo": "PyMIPS",
        "description": "MIPS CPU Implemented with MyHDL",
        "owner": "TianyiFranklinWang",
        "stars": 1,
        "forks": 0,
        "size": 37,
        "created": "2021-05-29T15:56:42Z",
        "updated": "2022-11-14T22:53:28Z",
        "pushed": "2021-05-31T12:23:08Z",
        "url": "https://github.com/TianyiFranklinWang/PyMIPS",
        "id": 372013719
    },
    {
        "repo": "RTL-design-using-Verilog-with-SKY130-Technology",
        "description": "This repository has a quick documentation covering the basics of RTL Design using verilog using the open source Skywater 130nm PDK. This covers the basics of RTL Design using Verilog and simulation, Logic synthesis and optimisations",
        "owner": "shariethernet",
        "stars": 2,
        "forks": 0,
        "size": 18302,
        "created": "2021-06-02T18:29:56Z",
        "updated": "2021-08-27T06:11:20Z",
        "pushed": "2021-07-03T15:58:43Z",
        "url": "https://github.com/shariethernet/RTL-design-using-Verilog-with-SKY130-Technology",
        "id": 373267014
    },
    {
        "repo": "Myhdl_Practice",
        "description": null,
        "owner": "amirhosseinghafoorian",
        "stars": 0,
        "forks": 0,
        "size": 2342,
        "created": "2021-06-14T20:40:08Z",
        "updated": "2021-06-15T15:55:38Z",
        "pushed": "2021-06-15T15:55:35Z",
        "url": "https://github.com/amirhosseinghafoorian/Myhdl_Practice",
        "id": 376950505
    },
    {
        "repo": "myhdl_example",
        "description": null,
        "owner": "SuperChange001",
        "stars": 0,
        "forks": 0,
        "size": 6,
        "created": "2021-07-05T08:12:06Z",
        "updated": "2021-07-05T08:43:13Z",
        "pushed": "2021-07-05T08:43:11Z",
        "url": "https://github.com/SuperChange001/myhdl_example",
        "id": 383064274
    },
    {
        "repo": "EveIDE_LIGHT",
        "description": "A lightweight IDE that supports verilog simulation and RISC-V code compilation",
        "owner": "Adancurusul",
        "stars": 48,
        "forks": 7,
        "size": 47166,
        "created": "2021-07-06T08:21:33Z",
        "updated": "2023-08-13T07:35:14Z",
        "pushed": "2022-07-26T03:26:38Z",
        "url": "https://github.com/Adancurusul/EveIDE_LIGHT",
        "id": 383394212
    },
    {
        "repo": "myHDL-project",
        "description": "This is a simple CPU using myHDL package.",
        "owner": "AzeezEbrahim",
        "stars": 1,
        "forks": 0,
        "size": 2480,
        "created": "2021-07-22T20:14:33Z",
        "updated": "2023-03-03T11:40:42Z",
        "pushed": "2022-07-28T08:39:46Z",
        "url": "https://github.com/AzeezEbrahim/myHDL-project",
        "id": 388585844
    },
    {
        "repo": "CPE-487-A",
        "description": null,
        "owner": "rkondrat1",
        "stars": 0,
        "forks": 0,
        "size": 13402,
        "created": "2021-09-02T15:38:22Z",
        "updated": "2021-10-07T01:22:57Z",
        "pushed": "2021-10-07T01:22:54Z",
        "url": "https://github.com/rkondrat1/CPE-487-A",
        "id": 402474762
    },
    {
        "repo": "MYHDL",
        "description": null,
        "owner": "mayankjoshi95",
        "stars": 0,
        "forks": 0,
        "size": 51,
        "created": "2021-09-21T10:09:42Z",
        "updated": "2021-09-29T10:32:35Z",
        "pushed": "2021-09-29T10:32:33Z",
        "url": "https://github.com/mayankjoshi95/MYHDL",
        "id": 408771450
    },
    {
        "repo": "HLS_MyHDL",
        "description": null,
        "owner": "JoseK21",
        "stars": 0,
        "forks": 0,
        "size": 29934,
        "created": "2021-09-22T05:59:24Z",
        "updated": "2021-11-20T17:30:17Z",
        "pushed": "2021-11-16T07:08:12Z",
        "url": "https://github.com/JoseK21/HLS_MyHDL",
        "id": 409081944
    },
    {
        "repo": "SOC-dev-in-python",
        "description": null,
        "owner": "LowSwoo",
        "stars": 0,
        "forks": 0,
        "size": 467,
        "created": "2021-10-02T13:54:23Z",
        "updated": "2021-10-03T19:24:48Z",
        "pushed": "2021-10-03T19:24:46Z",
        "url": "https://github.com/LowSwoo/SOC-dev-in-python",
        "id": 412810851
    },
    {
        "repo": "CPU_RISCV",
        "description": "RISCV CPU core ",
        "owner": "JuniorMasilela",
        "stars": 2,
        "forks": 0,
        "size": 16,
        "created": "2021-10-14T12:34:10Z",
        "updated": "2023-02-08T02:46:33Z",
        "pushed": "2021-11-08T09:19:42Z",
        "url": "https://github.com/JuniorMasilela/CPU_RISCV",
        "id": 417123313
    },
    {
        "repo": "StefanPeterKarrer",
        "description": "Config files for my GitHub profile.",
        "owner": "StefanPeterKarrer",
        "stars": 0,
        "forks": 0,
        "size": 0,
        "created": "2021-10-14T14:09:29Z",
        "updated": "2021-10-14T14:11:47Z",
        "pushed": "2021-10-14T14:11:44Z",
        "url": "https://github.com/StefanPeterKarrer/StefanPeterKarrer",
        "id": 417155639
    },
    {
        "repo": "ApproxMULT_MyHDL",
        "description": "ApproxMULT_MyHDL",
        "owner": "FCHXWH",
        "stars": 0,
        "forks": 0,
        "size": 3117,
        "created": "2021-10-15T09:23:30Z",
        "updated": "2021-12-29T15:01:35Z",
        "pushed": "2021-12-29T14:11:25Z",
        "url": "https://github.com/FCHXWH/ApproxMULT_MyHDL",
        "id": 417441228
    },
    {
        "repo": "pyRis",
        "description": null,
        "owner": "nameerfarooq",
        "stars": 1,
        "forks": 1,
        "size": 35,
        "created": "2021-11-08T07:19:16Z",
        "updated": "2022-04-13T13:18:23Z",
        "pushed": "2021-12-10T14:25:02Z",
        "url": "https://github.com/nameerfarooq/pyRis",
        "id": 425734948
    },
    {
        "repo": "MyHDL",
        "description": null,
        "owner": "PiotrKafel",
        "stars": 0,
        "forks": 0,
        "size": 10,
        "created": "2021-11-10T15:00:38Z",
        "updated": "2021-12-04T12:55:17Z",
        "pushed": "2021-11-27T13:32:32Z",
        "url": "https://github.com/PiotrKafel/MyHDL",
        "id": 426664634
    },
    {
        "repo": "Matrix-Multiplication-with-MyHDL",
        "description": null,
        "owner": "Radecki226",
        "stars": 0,
        "forks": 0,
        "size": 141,
        "created": "2021-11-17T18:20:44Z",
        "updated": "2021-12-08T11:49:58Z",
        "pushed": "2021-12-08T11:49:55Z",
        "url": "https://github.com/Radecki226/Matrix-Multiplication-with-MyHDL",
        "id": 429155485
    },
    {
        "repo": "Python-MyHDL-Learning-Journey",
        "description": "RISC V RV32I CORE on Pyhton",
        "owner": "M-Ash2209",
        "stars": 0,
        "forks": 0,
        "size": 28,
        "created": "2021-11-18T07:22:01Z",
        "updated": "2021-12-05T19:29:03Z",
        "pushed": "2021-12-05T19:29:00Z",
        "url": "https://github.com/M-Ash2209/Python-MyHDL-Learning-Journey",
        "id": 429333978
    },
    {
        "repo": "MYHDL",
        "description": "Single Cycle RV-32I on MYHDL",
        "owner": "HamzaRazaQureshi",
        "stars": 0,
        "forks": 0,
        "size": 11,
        "created": "2021-11-19T07:35:15Z",
        "updated": "2021-11-19T08:11:52Z",
        "pushed": "2021-11-19T08:11:50Z",
        "url": "https://github.com/HamzaRazaQureshi/MYHDL",
        "id": 429708512
    },
    {
        "repo": "sawtooth-wave-hdl",
        "description": null,
        "owner": "krzysiubera",
        "stars": 0,
        "forks": 0,
        "size": 40,
        "created": "2021-11-28T20:53:51Z",
        "updated": "2021-12-09T13:57:31Z",
        "pushed": "2022-03-15T08:52:01Z",
        "url": "https://github.com/krzysiubera/sawtooth-wave-hdl",
        "id": 432822491
    },
    {
        "repo": "S7_DSD_Neural_Network",
        "description": "The S7 Project to design a neural network in Quartus. The input requires an audio signal, and the output is a VGA signal, to represent several patterns in the audio signal.",
        "owner": "loekwous",
        "stars": 0,
        "forks": 0,
        "size": 39813,
        "created": "2021-12-01T08:58:42Z",
        "updated": "2022-03-24T19:42:09Z",
        "pushed": "2022-01-26T15:13:36Z",
        "url": "https://github.com/loekwous/S7_DSD_Neural_Network",
        "id": 433752758
    },
    {
        "repo": "pypwm",
        "description": "Simple synthesizable hardware PWM block written in Python3 with myhdl package ",
        "owner": "kuliga",
        "stars": 0,
        "forks": 0,
        "size": 4,
        "created": "2021-12-04T14:56:21Z",
        "updated": "2021-12-06T18:16:52Z",
        "pushed": "2021-12-06T18:16:49Z",
        "url": "https://github.com/kuliga/pypwm",
        "id": 434930192
    },
    {
        "repo": "ESL_Lab",
        "description": "The repository contains instructions that introduce you to MyHDL",
        "owner": "DariuszStaniszewski",
        "stars": 0,
        "forks": 0,
        "size": 20,
        "created": "2021-12-06T10:06:47Z",
        "updated": "2021-12-06T10:35:54Z",
        "pushed": "2021-12-06T10:35:51Z",
        "url": "https://github.com/DariuszStaniszewski/ESL_Lab",
        "id": 435446599
    },
    {
        "repo": "ESL2022",
        "description": "http://docs.myhdl.org/en/stable/manual/unittest.html#introduction",
        "owner": "KrzysztofKumka",
        "stars": 0,
        "forks": 0,
        "size": 5,
        "created": "2021-12-15T09:56:32Z",
        "updated": "2021-12-15T09:58:51Z",
        "pushed": "2023-02-21T14:50:29Z",
        "url": "https://github.com/KrzysztofKumka/ESL2022",
        "id": 438578423
    },
    {
        "repo": "Projektowanie-systemow-cyfrowych---ESL",
        "description": null,
        "owner": "JGawlik12",
        "stars": 0,
        "forks": 0,
        "size": 6481,
        "created": "2021-12-18T21:58:35Z",
        "updated": "2021-12-22T23:23:28Z",
        "pushed": "2021-12-22T23:23:25Z",
        "url": "https://github.com/JGawlik12/Projektowanie-systemow-cyfrowych---ESL",
        "id": 439722988
    },
    {
        "repo": "GAACT",
        "description": null,
        "owner": "FCHXWH",
        "stars": 0,
        "forks": 0,
        "size": 149,
        "created": "2021-12-28T08:39:35Z",
        "updated": "2021-12-30T05:26:28Z",
        "pushed": "2021-12-30T05:26:26Z",
        "url": "https://github.com/FCHXWH/GAACT",
        "id": 442401847
    },
    {
        "repo": "filterman-",
        "description": null,
        "owner": "pigeontwo",
        "stars": 0,
        "forks": 0,
        "size": 11010,
        "created": "2022-01-10T04:58:37Z",
        "updated": "2022-01-10T05:00:55Z",
        "pushed": "2022-01-10T05:00:51Z",
        "url": "https://github.com/pigeontwo/filterman-",
        "id": 446285963
    },
    {
        "repo": "axi-io-pmp",
        "description": "Input / Output Physical Memory Protection Unit for RISC-V",
        "owner": "pulp-platform",
        "stars": 5,
        "forks": 2,
        "size": 31,
        "created": "2022-01-11T12:38:41Z",
        "updated": "2023-08-12T01:08:52Z",
        "pushed": "2023-07-20T02:13:08Z",
        "url": "https://github.com/pulp-platform/axi-io-pmp",
        "id": 446815678
    },
    {
        "repo": "nmigen",
        "description": "nMigen - version 1 - A refreshed Python toolbox for building complex digital hardware - MIRRORED - https://gitlab.com/nmigen/nmigen",
        "owner": "nmigen1",
        "stars": 2,
        "forks": 0,
        "size": 1966,
        "created": "2022-03-10T14:14:36Z",
        "updated": "2022-12-16T20:36:16Z",
        "pushed": "2022-09-27T09:19:10Z",
        "url": "https://github.com/nmigen1/nmigen",
        "id": 468371833
    },
    {
        "repo": "aasnr",
        "description": "Config files for my GitHub profile.",
        "owner": "aasnr",
        "stars": 0,
        "forks": 0,
        "size": 0,
        "created": "2022-04-05T10:47:28Z",
        "updated": "2022-04-05T10:47:28Z",
        "pushed": "2022-04-05T10:50:54Z",
        "url": "https://github.com/aasnr/aasnr",
        "id": 478084618
    },
    {
        "repo": "z80fpga",
        "description": null,
        "owner": "senormeow",
        "stars": 0,
        "forks": 0,
        "size": 49,
        "created": "2022-04-07T21:47:40Z",
        "updated": "2022-04-07T21:48:09Z",
        "pushed": "2022-04-27T04:40:36Z",
        "url": "https://github.com/senormeow/z80fpga",
        "id": 479158259
    },
    {
        "repo": "div_gen",
        "description": null,
        "owner": "daxzio",
        "stars": 0,
        "forks": 0,
        "size": 3,
        "created": "2022-04-14T14:51:52Z",
        "updated": "2022-04-14T14:57:59Z",
        "pushed": "2022-04-14T15:41:09Z",
        "url": "https://github.com/daxzio/div_gen",
        "id": 481643541
    },
    {
        "repo": "awesome-digital-ic",
        "description": "A collection of great digital IC project/tutorial/website etc..",
        "owner": "qninth",
        "stars": 58,
        "forks": 3,
        "size": 1484,
        "created": "2022-04-17T12:00:50Z",
        "updated": "2023-09-05T13:20:47Z",
        "pushed": "2022-05-10T15:43:05Z",
        "url": "https://github.com/qninth/awesome-digital-ic",
        "id": 482511115
    },
    {
        "repo": "dftm_module",
        "description": null,
        "owner": "marcops",
        "stars": 0,
        "forks": 0,
        "size": 1197,
        "created": "2022-05-06T17:45:13Z",
        "updated": "2022-05-09T12:30:48Z",
        "pushed": "2022-12-01T14:57:17Z",
        "url": "https://github.com/marcops/dftm_module",
        "id": 489444547
    },
    {
        "repo": "stars",
        "description": "Edwin's stars.",
        "owner": "fox-land",
        "stars": 1,
        "forks": 0,
        "size": 508,
        "created": "2022-05-27T03:36:11Z",
        "updated": "2023-08-14T12:07:18Z",
        "pushed": "2022-06-27T21:59:54Z",
        "url": "https://github.com/fox-land/stars",
        "id": 496850458
    },
    {
        "repo": "MIPS-processor",
        "description": "Implemented a 5 stage MIPS processor using Python and mainly using MyHDL library for implementing the hardware components and MyHDLPeek for simulation",
        "owner": "Yazeedarwish",
        "stars": 0,
        "forks": 0,
        "size": 82,
        "created": "2022-06-01T21:15:46Z",
        "updated": "2022-06-01T21:16:44Z",
        "pushed": "2022-06-01T21:16:41Z",
        "url": "https://github.com/Yazeedarwish/MIPS-processor",
        "id": 498900587
    },
    {
        "repo": "proyectoFPGA",
        "description": "proyecto de curso: proyecto de dise\u00f1o ",
        "owner": "aalopz02",
        "stars": 0,
        "forks": 0,
        "size": 43595,
        "created": "2022-06-04T00:51:23Z",
        "updated": "2022-06-04T00:57:47Z",
        "pushed": "2022-06-04T23:53:40Z",
        "url": "https://github.com/aalopz02/proyectoFPGA",
        "id": 499689603
    },
    {
        "repo": "awesome-fpga-programming",
        "description": "An awesome curated list of languages and tools to program FPGAs",
        "owner": "emanueledelsozzo",
        "stars": 35,
        "forks": 0,
        "size": 111,
        "created": "2022-06-13T20:43:41Z",
        "updated": "2023-08-28T12:33:14Z",
        "pushed": "2022-06-22T19:42:34Z",
        "url": "https://github.com/emanueledelsozzo/awesome-fpga-programming",
        "id": 503109118
    },
    {
        "repo": "MIPS-Processor",
        "description": "Implemented the MIPS processor using MyHdl in a Python environment.",
        "owner": "yusufkilany47",
        "stars": 0,
        "forks": 0,
        "size": 391,
        "created": "2022-06-21T18:04:16Z",
        "updated": "2022-06-21T18:06:33Z",
        "pushed": "2022-06-21T18:17:39Z",
        "url": "https://github.com/yusufkilany47/MIPS-Processor",
        "id": 505952881
    },
    {
        "repo": "psfreader",
        "description": "A pure python reader for PSF (Parameter Storage Format) simulation result files",
        "owner": "imec-myhdl",
        "stars": 0,
        "forks": 0,
        "size": 133,
        "created": "2022-07-08T11:03:31Z",
        "updated": "2022-07-08T11:25:20Z",
        "pushed": "2022-12-20T20:10:30Z",
        "url": "https://github.com/imec-myhdl/psfreader",
        "id": 511864335
    },
    {
        "repo": "Mips-processor",
        "description": "a MIPS processor simulator using python (MyHdl library).",
        "owner": "hagara297",
        "stars": 0,
        "forks": 0,
        "size": 777,
        "created": "2022-07-31T15:37:08Z",
        "updated": "2022-07-31T15:37:53Z",
        "pushed": "2022-07-31T15:39:28Z",
        "url": "https://github.com/hagara297/Mips-processor",
        "id": 519816078
    },
    {
        "repo": "myhdl",
        "description": "hdl code",
        "owner": "zgylzbvm",
        "stars": 0,
        "forks": 0,
        "size": 0,
        "created": "2022-08-17T16:11:23Z",
        "updated": "2022-08-17T16:18:01Z",
        "pushed": "2022-08-17T16:17:58Z",
        "url": "https://github.com/zgylzbvm/myhdl",
        "id": 525867199
    },
    {
        "repo": "twpgtwp",
        "description": "The Working Programmer's Guide To Working Programs",
        "owner": "svanderbleek",
        "stars": 0,
        "forks": 0,
        "size": 732,
        "created": "2022-08-22T13:21:57Z",
        "updated": "2022-08-22T13:21:57Z",
        "pushed": "2022-09-10T12:09:09Z",
        "url": "https://github.com/svanderbleek/twpgtwp",
        "id": 527574636
    },
    {
        "repo": "22b-bits-av2-simulado",
        "description": null,
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 6,
        "size": 103,
        "created": "2022-09-22T18:59:39Z",
        "updated": "2022-09-22T19:18:28Z",
        "pushed": "2022-09-27T19:30:31Z",
        "url": "https://github.com/insper-classroom/22b-bits-av2-simulado",
        "id": 540128548
    },
    {
        "repo": "MyHDL-Processor",
        "description": null,
        "owner": "dan-011",
        "stars": 0,
        "forks": 0,
        "size": 3,
        "created": "2022-10-07T04:24:23Z",
        "updated": "2022-10-07T19:37:29Z",
        "pushed": "2022-10-07T04:24:48Z",
        "url": "https://github.com/dan-011/MyHDL-Processor",
        "id": 547058126
    },
    {
        "repo": "22b-bits-av3-simulado",
        "description": null,
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 5,
        "size": 553,
        "created": "2022-10-24T12:00:02Z",
        "updated": "2022-10-25T00:00:18Z",
        "pushed": "2022-10-30T19:21:50Z",
        "url": "https://github.com/insper-classroom/22b-bits-av3-simulado",
        "id": 556727532
    },
    {
        "repo": "puredarwin",
        "description": "PureDarwin is a pure Hardware implementation of CoreWar.",
        "owner": "benallard",
        "stars": 0,
        "forks": 0,
        "size": 596,
        "created": "2022-10-24T19:45:53Z",
        "updated": "2022-10-24T19:49:28Z",
        "pushed": "2022-10-24T19:51:00Z",
        "url": "https://github.com/benallard/puredarwin",
        "id": 556934260
    },
    {
        "repo": "HDL_For_Neuromorphic",
        "description": null,
        "owner": "BlackJackJam",
        "stars": 0,
        "forks": 0,
        "size": 13,
        "created": "2022-10-31T12:35:53Z",
        "updated": "2022-11-18T04:39:48Z",
        "pushed": "2022-11-18T06:21:50Z",
        "url": "https://github.com/BlackJackJam/HDL_For_Neuromorphic",
        "id": 559945446
    },
    {
        "repo": "myhdl_tutorial_2022_batch",
        "description": null,
        "owner": "visionvlsi",
        "stars": 0,
        "forks": 0,
        "size": 447,
        "created": "2022-11-07T04:46:27Z",
        "updated": "2022-12-18T02:57:00Z",
        "pushed": "2022-12-20T17:03:31Z",
        "url": "https://github.com/visionvlsi/myhdl_tutorial_2022_batch",
        "id": 562709069
    },
    {
        "repo": "CNN_MyHdl",
        "description": null,
        "owner": "Mohitkumar1998",
        "stars": 0,
        "forks": 1,
        "size": 759,
        "created": "2022-11-07T06:15:25Z",
        "updated": "2022-11-29T15:02:13Z",
        "pushed": "2022-11-29T14:31:26Z",
        "url": "https://github.com/Mohitkumar1998/CNN_MyHdl",
        "id": 562732205
    },
    {
        "repo": "myhdl-testing",
        "description": "MYHDL testing repo",
        "owner": "sangibeaud",
        "stars": 0,
        "forks": 0,
        "size": 117,
        "created": "2023-03-21T15:45:06Z",
        "updated": "2023-03-21T15:56:31Z",
        "pushed": "2023-03-22T10:03:54Z",
        "url": "https://github.com/sangibeaud/myhdl-testing",
        "id": 617048229
    },
    {
        "repo": "netsid-papilio",
        "description": "FPGA implementation of SID sound chip and Python streaming server for playing SID music",
        "owner": "d18c7db",
        "stars": 0,
        "forks": 0,
        "size": 3981,
        "created": "2023-03-27T19:18:22Z",
        "updated": "2023-03-27T19:32:48Z",
        "pushed": "2023-03-27T19:30:51Z",
        "url": "https://github.com/d18c7db/netsid-papilio",
        "id": 619969933
    },
    {
        "repo": "hwt",
        "description": null,
        "owner": "bushbecky",
        "stars": 0,
        "forks": 0,
        "size": 18507,
        "created": "2023-05-08T19:48:39Z",
        "updated": "2023-05-08T19:52:04Z",
        "pushed": "2023-05-09T07:57:56Z",
        "url": "https://github.com/bushbecky/hwt",
        "id": 637966844
    },
    {
        "repo": "awesome-hdl",
        "description": null,
        "owner": "bushbecky",
        "stars": 0,
        "forks": 0,
        "size": 44,
        "created": "2023-05-08T19:55:18Z",
        "updated": "2023-05-08T19:55:18Z",
        "pushed": "2023-05-09T06:01:34Z",
        "url": "https://github.com/bushbecky/awesome-hdl",
        "id": 637969088
    },
    {
        "repo": "PythonUberHDL",
        "description": null,
        "owner": "bushbecky",
        "stars": 0,
        "forks": 0,
        "size": 33381,
        "created": "2023-05-08T20:03:30Z",
        "updated": "2023-05-08T20:04:21Z",
        "pushed": "2023-05-09T05:36:42Z",
        "url": "https://github.com/bushbecky/PythonUberHDL",
        "id": 637971690
    },
    {
        "repo": "crcgen",
        "description": null,
        "owner": "bushbecky",
        "stars": 0,
        "forks": 0,
        "size": 82,
        "created": "2023-05-08T20:56:16Z",
        "updated": "2023-05-08T20:56:38Z",
        "pushed": "2023-05-09T03:49:47Z",
        "url": "https://github.com/bushbecky/crcgen",
        "id": 637987222
    },
    {
        "repo": "absass",
        "description": "a bottom-up software system",
        "owner": "emberian",
        "stars": 0,
        "forks": 0,
        "size": 246,
        "created": "2023-05-18T11:25:18Z",
        "updated": "2023-08-02T02:37:41Z",
        "pushed": "2023-05-18T11:26:19Z",
        "url": "https://github.com/emberian/absass",
        "id": 642350603
    },
    {
        "repo": "myhdl2.0",
        "description": "MyHDL2.0 builds on MyHDL (https://github.com/myhdl/myhdl - https://www.myhdl.org)",
        "owner": "myhdl2",
        "stars": 0,
        "forks": 0,
        "size": 142,
        "created": "2023-06-03T09:46:44Z",
        "updated": "2023-06-03T15:20:38Z",
        "pushed": "2023-06-03T15:23:22Z",
        "url": "https://github.com/myhdl2/myhdl2.0",
        "id": 648948009
    },
    {
        "repo": "Verilog",
        "description": null,
        "owner": "Doom1016",
        "stars": 0,
        "forks": 0,
        "size": 86,
        "created": "2023-06-03T10:49:35Z",
        "updated": "2023-06-03T10:51:49Z",
        "pushed": "2023-06-03T10:51:41Z",
        "url": "https://github.com/Doom1016/Verilog",
        "id": 648963279
    },
    {
        "repo": "myhdl2.github.io",
        "description": null,
        "owner": "myhdl2",
        "stars": 0,
        "forks": 0,
        "size": 0,
        "created": "2023-06-03T12:05:31Z",
        "updated": "2023-06-03T12:05:32Z",
        "pushed": "2023-06-03T12:05:32Z",
        "url": "https://github.com/myhdl2/myhdl2.github.io",
        "id": 648982478
    },
    {
        "repo": "myhdl_project",
        "description": "\u5b66\u4e60\u7814\u7a76myhdl",
        "owner": "zbyzfw",
        "stars": 0,
        "forks": 0,
        "size": 2,
        "created": "2023-06-14T09:01:30Z",
        "updated": "2023-06-14T09:01:51Z",
        "pushed": "2023-06-14T09:01:46Z",
        "url": "https://github.com/zbyzfw/myhdl_project",
        "id": 653546084
    },
    {
        "repo": "osamaalsahafi",
        "description": null,
        "owner": "osamaalsahafi",
        "stars": 0,
        "forks": 0,
        "size": 875,
        "created": "2023-06-16T00:27:59Z",
        "updated": "2023-06-16T01:53:56Z",
        "pushed": "2023-06-16T01:50:56Z",
        "url": "https://github.com/osamaalsahafi/osamaalsahafi",
        "id": 654353819
    },
    {
        "repo": "github-stars",
        "description": "A curated list of  GitHub projects  ",
        "owner": "pvergain",
        "stars": 1,
        "forks": 0,
        "size": 636,
        "created": "2023-07-12T12:22:03Z",
        "updated": "2023-07-12T12:28:00Z",
        "pushed": "2023-07-29T07:12:26Z",
        "url": "https://github.com/pvergain/github-stars",
        "id": 665535215
    },
    {
        "repo": "spikehard",
        "description": "The open-source release of \"SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip\"",
        "owner": "sld-columbia",
        "stars": 0,
        "forks": 0,
        "size": 277,
        "created": "2023-07-20T22:15:15Z",
        "updated": "2023-09-27T12:24:07Z",
        "pushed": "2023-10-07T19:56:00Z",
        "url": "https://github.com/sld-columbia/spikehard",
        "id": 668908731
    },
    {
        "repo": "myHDLCPU",
        "description": null,
        "owner": "doender17",
        "stars": 0,
        "forks": 0,
        "size": 10,
        "created": "2023-08-13T09:50:22Z",
        "updated": "2023-08-13T09:54:08Z",
        "pushed": "2023-08-19T10:28:05Z",
        "url": "https://github.com/doender17/myHDLCPU",
        "id": 677982628
    },
    {
        "repo": "cordic_hdl",
        "description": null,
        "owner": "Pusiol",
        "stars": 0,
        "forks": 0,
        "size": 3,
        "created": "2023-08-14T00:45:15Z",
        "updated": "2023-08-14T00:46:03Z",
        "pushed": "2023-08-14T00:45:59Z",
        "url": "https://github.com/Pusiol/cordic_hdl",
        "id": 678185530
    },
    {
        "repo": "bits-e-proc-av2-simulado",
        "description": null,
        "owner": "Insper",
        "stars": 0,
        "forks": 0,
        "size": 98,
        "created": "2023-09-18T11:03:15Z",
        "updated": "2023-09-18T11:25:22Z",
        "pushed": "2023-09-18T22:00:47Z",
        "url": "https://github.com/Insper/bits-e-proc-av2-simulado",
        "id": 693103505
    },
    {
        "repo": "myhdl123",
        "description": null,
        "owner": "mdzakirhussain",
        "stars": 0,
        "forks": 0,
        "size": 0,
        "created": "2023-10-19T03:26:25Z",
        "updated": "2023-10-19T03:26:25Z",
        "pushed": "2023-10-19T03:26:25Z",
        "url": "https://github.com/mdzakirhussain/myhdl123",
        "id": 707008319
    },
    {
        "repo": "Proj_Bhoj_HLS_FPGA_2023",
        "description": null,
        "owner": "visionvlsi",
        "stars": 0,
        "forks": 0,
        "size": 1228,
        "created": "2023-11-25T04:37:52+00:00",
        "updated": "2023-11-26T03:31:34+00:00",
        "pushed": "2023-11-26T03:30:22+00:00",
        "url": "https://github.com/visionvlsi/Proj_Bhoj_HLS_FPGA_2023",
        "id": 723253987
    },
    {
        "repo": "verilog-i2c",
        "description": "Verilog I2C interface for FPGA implementation",
        "owner": "alexforencich",
        "stars": 412,
        "forks": 155,
        "size": 130,
        "created": "2014-05-05T08:49:01+00:00",
        "updated": "2023-12-14T17:31:33+00:00",
        "pushed": "2023-12-13T10:02:36+00:00",
        "url": "https://github.com/alexforencich/verilog-i2c",
        "id": 19449788
    },
    {
        "repo": "CSE3666",
        "description": "Introduction to Computer Architecture (RISC-V ISA and Python MyHDL package)",
        "owner": "ar1a3131",
        "stars": 0,
        "forks": 0,
        "size": 15368,
        "created": "2023-12-01T18:27:34+00:00",
        "updated": "2023-12-04T22:11:06+00:00",
        "pushed": "2023-12-14T19:02:58+00:00",
        "url": "https://github.com/ar1a3131/CSE3666",
        "id": 726193071
    },
    {
        "repo": "MyHDL",
        "description": null,
        "owner": "sirampy",
        "stars": 1,
        "forks": 0,
        "size": 17,
        "created": "2023-11-14T19:50:35+00:00",
        "updated": "2023-11-15T01:04:06+00:00",
        "pushed": "2023-12-22T15:50:05+00:00",
        "url": "https://github.com/sirampy/MyHDL",
        "id": 718785748
    },
    {
        "repo": "FPGA-Elevator-Project",
        "description": "FPGA Elevator Project",
        "owner": "gralco",
        "stars": 1,
        "forks": 3,
        "size": 59210,
        "created": "2015-06-15T04:52:45+00:00",
        "updated": "2024-01-14T20:47:10+00:00",
        "pushed": "2024-01-15T00:13:53+00:00",
        "url": "https://github.com/gralco/FPGA-Elevator-Project",
        "id": 37444250
    },
    {
        "repo": "verilog-wishbone",
        "description": "Verilog wishbone components",
        "owner": "alexforencich",
        "stars": 93,
        "forks": 30,
        "size": 167,
        "created": "2013-11-24T08:15:54+00:00",
        "updated": "2024-01-17T04:54:12+00:00",
        "pushed": "2024-01-05T13:55:22+00:00",
        "url": "https://github.com/alexforencich/verilog-wishbone",
        "id": 14657943
    },
    {
        "repo": "MyHDL_Running_LED",
        "description": null,
        "owner": "LinHuangnan",
        "stars": 0,
        "forks": 0,
        "size": 99,
        "created": "2024-01-17T07:46:18+00:00",
        "updated": "2024-01-17T07:49:28+00:00",
        "pushed": "2024-01-17T07:49:24+00:00",
        "url": "https://github.com/LinHuangnan/MyHDL_Running_LED",
        "id": 744389741
    },
    {
        "repo": "P2654Simulations",
        "description": "Repository for experiments supporting IEEE P2654 and P1687.1 working groups",
        "owner": "bradfordvt",
        "stars": 1,
        "forks": 2,
        "size": 5317,
        "created": "2019-07-02T22:27:37+00:00",
        "updated": "2024-01-20T19:38:16+00:00",
        "pushed": "2024-01-20T20:08:40+00:00",
        "url": "https://github.com/bradfordvt/P2654Simulations",
        "id": 194942915
    },
    {
        "repo": "ApproximateMult",
        "description": "ILP-based Synthesized Approximate Multiplier",
        "owner": "FCHXWH",
        "stars": 0,
        "forks": 0,
        "size": 214,
        "created": "2021-08-26T06:07:56+00:00",
        "updated": "2024-01-30T14:27:37+00:00",
        "pushed": "2024-01-30T14:32:29+00:00",
        "url": "https://github.com/FCHXWH/ApproximateMult",
        "id": 400059658
    },
    {
        "repo": "myhdlpeek",
        "description": "Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.",
        "owner": "devbisme",
        "stars": 39,
        "forks": 8,
        "size": 9759,
        "created": "2017-06-12T01:24:52+00:00",
        "updated": "2024-01-17T22:59:52+00:00",
        "pushed": "2024-02-01T14:45:45+00:00",
        "url": "https://github.com/devbisme/myhdlpeek",
        "id": 94043141
    },
    {
        "repo": "cl-py-generator",
        "description": "generate python code from s-expressions (has been used for lots of data analysis code)",
        "owner": "plops",
        "stars": 4,
        "forks": 1,
        "size": 4650,
        "created": "2018-10-24T07:32:54+00:00",
        "updated": "2023-05-28T02:41:24+00:00",
        "pushed": "2024-02-02T18:42:37+00:00",
        "url": "https://github.com/plops/cl-py-generator",
        "id": 154458175
    },
    {
        "repo": "py-v",
        "description": "A cycle-accurate RISC-V CPU simulator + RTL modeling library  in pure Python.",
        "owner": "kyaso",
        "stars": 2,
        "forks": 0,
        "size": 907,
        "created": "2020-11-20T21:27:59+00:00",
        "updated": "2023-12-26T02:23:50+00:00",
        "pushed": "2024-02-04T21:43:59+00:00",
        "url": "https://github.com/kyaso/py-v",
        "id": 314673708
    },
    {
        "repo": "awesome-hwd-tools",
        "description": "A curated list of awesome open source hardware design tools",
        "owner": "TM90",
        "stars": 56,
        "forks": 8,
        "size": 57,
        "created": "2018-11-24T11:13:39+00:00",
        "updated": "2024-02-07T15:25:36+00:00",
        "pushed": "2024-02-08T10:18:59+00:00",
        "url": "https://github.com/TM90/awesome-hwd-tools",
        "id": 158928501
    },
    {
        "repo": "vcd-samples",
        "description": "sample VCD files",
        "owner": "wavedrom",
        "stars": 35,
        "forks": 1,
        "size": 1973,
        "created": "2021-08-08T07:23:17+00:00",
        "updated": "2023-12-12T01:34:20+00:00",
        "pushed": "2024-02-14T23:11:21+00:00",
        "url": "https://github.com/wavedrom/vcd-samples",
        "id": 393889750
    },
    {
        "repo": "lab-myhdl-comb",
        "description": null,
        "owner": "insper-bits",
        "stars": 0,
        "forks": 0,
        "size": 16,
        "created": "2024-02-23T14:27:38+00:00",
        "updated": "2024-02-23T14:28:57+00:00",
        "pushed": "2024-02-23T16:15:24+00:00",
        "url": "https://github.com/insper-bits/lab-myhdl-comb",
        "id": 762317152
    },
    {
        "repo": "internet",
        "description": null,
        "owner": "Xu-git-hahaha",
        "stars": 0,
        "forks": 0,
        "size": 17,
        "created": "2024-02-23T04:08:54+00:00",
        "updated": "2024-02-23T04:08:54+00:00",
        "pushed": "2024-02-24T04:16:29+00:00",
        "url": "https://github.com/Xu-git-hahaha/internet",
        "id": 762090778
    },
    {
        "repo": "24a-bits-lab-3-myhdl-jocoikawa",
        "description": "24a-bits-lab-3-myhdl-jocoikawa created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 10,
        "created": "2024-02-23T19:36:17+00:00",
        "updated": "2024-02-23T19:37:24+00:00",
        "pushed": "2024-02-23T20:33:17+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-jocoikawa",
        "id": 762440651
    },
    {
        "repo": "24a-bits-lab-3-myhdl-vhdlindos",
        "description": "24a-bits-lab-3-myhdl-vhdlindos created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 11,
        "created": "2024-02-23T19:26:35+00:00",
        "updated": "2024-02-23T19:26:41+00:00",
        "pushed": "2024-02-23T20:46:09+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-vhdlindos",
        "id": 762437302
    },
    {
        "repo": "24a-bits-lab-3-myhdl-equipe",
        "description": "24a-bits-lab-3-myhdl-equipe created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 9,
        "created": "2024-02-23T16:07:18+00:00",
        "updated": "2024-02-23T16:07:25+00:00",
        "pushed": "2024-02-23T16:07:23+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-equipe",
        "id": 762360366
    },
    {
        "repo": "24a-bits-lab-3-myhdl-equipe-19",
        "description": "24a-bits-lab-3-myhdl-equipe-19 created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 10,
        "created": "2024-02-23T19:26:49+00:00",
        "updated": "2024-02-23T19:26:55+00:00",
        "pushed": "2024-02-23T20:33:31+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-equipe-19",
        "id": 762437374
    },
    {
        "repo": "24a-bits-lab-3-myhdl-grupo-jr",
        "description": "24a-bits-lab-3-myhdl-grupo-fimos created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 9,
        "created": "2024-02-23T19:39:48+00:00",
        "updated": "2024-02-23T19:44:00+00:00",
        "pushed": "2024-02-23T19:39:52+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-grupo-jr",
        "id": 762441834
    },
    {
        "repo": "24a-bits-lab-3-myhdl-equipe-3",
        "description": "24a-bits-lab-3-myhdl-equipe-3 created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 10,
        "created": "2024-02-23T19:21:58+00:00",
        "updated": "2024-02-23T19:22:05+00:00",
        "pushed": "2024-02-23T20:46:32+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-equipe-3",
        "id": 762435766
    },
    {
        "repo": "24a-bits-lab-3-myhdl-vhdl-lovers",
        "description": "24a-bits-lab-3-myhdl-vhdl-lovers created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 10,
        "created": "2024-02-23T19:23:53+00:00",
        "updated": "2024-02-23T19:24:00+00:00",
        "pushed": "2024-02-23T20:48:37+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-vhdl-lovers",
        "id": 762436382
    },
    {
        "repo": "24a-bits-lab-3-myhdl-equipe-4",
        "description": "24a-bits-lab-3-myhdl-equipe-4 created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 10,
        "created": "2024-02-23T19:23:26+00:00",
        "updated": "2024-02-23T19:23:31+00:00",
        "pushed": "2024-02-23T22:00:37+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-equipe-4",
        "id": 762436248
    },
    {
        "repo": "24a-bits-lab-3-myhdl-equipe8",
        "description": "24a-bits-lab-3-myhdl-equipe8 created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 11,
        "created": "2024-02-23T19:29:34+00:00",
        "updated": "2024-02-23T19:29:40+00:00",
        "pushed": "2024-02-23T20:33:29+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-equipe8",
        "id": 762438308
    },
    {
        "repo": "24a-bits-lab-3-myhdl-ana-e-prady",
        "description": "24a-bits-lab-3-myhdl-ana-e-prady created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 12,
        "created": "2024-02-23T19:30:45+00:00",
        "updated": "2024-02-23T19:30:51+00:00",
        "pushed": "2024-02-23T20:44:44+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-ana-e-prady",
        "id": 762438707
    },
    {
        "repo": "24a-bits-lab-3-myhdl-fenix-de-gelo-e-mortais",
        "description": "24a-bits-lab-3-myhdl-fenix-de-gelo-e-mortais created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 9,
        "created": "2024-02-23T19:34:13+00:00",
        "updated": "2024-02-23T19:34:19+00:00",
        "pushed": "2024-02-23T19:34:18+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-fenix-de-gelo-e-mortais",
        "id": 762439889
    },
    {
        "repo": "d3-hwschematic",
        "description": "D3.js and ELK based schematic visualizer",
        "owner": "Nic30",
        "stars": 77,
        "forks": 12,
        "size": 6732,
        "created": "2018-06-20T20:18:08+00:00",
        "updated": "2024-02-15T14:52:09+00:00",
        "pushed": "2024-02-27T06:40:53+00:00",
        "url": "https://github.com/Nic30/d3-hwschematic",
        "id": 138081540
    },
    {
        "repo": "24a-bits-lab-3-myhdl-equipe-2",
        "description": "24a-bits-lab-3-myhdl-equipe-2 created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 11,
        "created": "2024-02-23T19:20:07+00:00",
        "updated": "2024-02-23T19:20:13+00:00",
        "pushed": "2024-02-27T20:52:34+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-equipe-2",
        "id": 762435087
    },
    {
        "repo": "802.11Final",
        "description": null,
        "owner": "malikshanaah1999",
        "stars": 0,
        "forks": 1,
        "size": 643,
        "created": "2023-04-29T11:39:58+00:00",
        "updated": "2023-04-29T11:41:57+00:00",
        "pushed": "2024-03-01T20:17:00+00:00",
        "url": "https://github.com/malikshanaah1999/802.11Final",
        "id": 634206363
    },
    {
        "repo": "24a-bits-lab-3-myhdl-isa",
        "description": "24a-bits-lab-3-myhdl-isa created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 9,
        "created": "2024-03-01T19:31:01+00:00",
        "updated": "2024-03-01T19:31:07+00:00",
        "pushed": "2024-03-01T19:31:05+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-isa",
        "id": 765869517
    },
    {
        "repo": "transaction-pysim-example",
        "description": null,
        "owner": "lx071",
        "stars": 0,
        "forks": 0,
        "size": 1511,
        "created": "2023-08-02T15:02:10+00:00",
        "updated": "2023-08-02T15:16:26+00:00",
        "pushed": "2024-03-04T07:35:04+00:00",
        "url": "https://github.com/lx071/transaction-pysim-example",
        "id": 673849444
    },
    {
        "repo": "24a-bits-lab-3-myhdl-daniboy_bits_2024a",
        "description": "24a-bits-lab-3-myhdl-daniboy_bits_2024a created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 9,
        "created": "2024-03-06T18:09:09+00:00",
        "updated": "2024-03-06T18:09:16+00:00",
        "pushed": "2024-03-06T18:09:14+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-lab-3-myhdl-daniboy_bits_2024a",
        "id": 768239548
    },
    {
        "repo": "mips_cpu",
        "description": "Implementation of pipelined mips_cpu in both python and verilog HDL. Popular 5-stage method is used.",
        "owner": "elsiery",
        "stars": 0,
        "forks": 0,
        "size": 56,
        "created": "2024-03-02T06:00:26+00:00",
        "updated": "2024-03-03T07:46:31+00:00",
        "pushed": "2024-03-09T05:36:36+00:00",
        "url": "https://github.com/elsiery/mips_cpu",
        "id": 766023963
    },
    {
        "repo": "24a-bits-ai-simulado-pedrofardin",
        "description": "24a-bits-ai-simulado-pedrofardin created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 640,
        "created": "2024-03-22T20:25:18+00:00",
        "updated": "2024-03-22T20:25:23+00:00",
        "pushed": "2024-03-22T20:25:20+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-pedrofardin",
        "id": 776168819
    },
    {
        "repo": "24a-AI-simulado",
        "description": null,
        "owner": "insper-bits",
        "stars": 0,
        "forks": 1,
        "size": 1118,
        "created": "2024-03-21T16:19:35+00:00",
        "updated": "2024-03-21T20:58:23+00:00",
        "pushed": "2024-03-23T23:29:49+00:00",
        "url": "https://github.com/insper-bits/24a-AI-simulado",
        "id": 775567514
    },
    {
        "repo": "24a-bits-ai-simulado-vitorraiaa",
        "description": "24a-bits-ai-simulado-vitorraiaa created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 642,
        "created": "2024-03-24T14:58:23+00:00",
        "updated": "2024-03-24T14:58:29+00:00",
        "pushed": "2024-03-24T14:58:26+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-vitorraiaa",
        "id": 776825978
    },
    {
        "repo": "24a-bits-ai-simulado-Joao-Pedro-Queiroz",
        "description": "24a-bits-ai-simulado-Joao-Pedro-Queiroz created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 650,
        "created": "2024-03-24T12:40:47+00:00",
        "updated": "2024-03-24T12:40:53+00:00",
        "pushed": "2024-03-24T14:08:42+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-Joao-Pedro-Queiroz",
        "id": 776766696
    },
    {
        "repo": "24a-bits-ai-simulado-isavrodrigues",
        "description": "24a-bits-ai-simulado-isavrodrigues created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 642,
        "created": "2024-03-26T01:27:59+00:00",
        "updated": "2024-03-26T01:28:05+00:00",
        "pushed": "2024-03-26T01:28:02+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-isavrodrigues",
        "id": 777510132
    },
    {
        "repo": "24a-bits-ai-simulado-henriquebrnetto",
        "description": "24a-bits-ai-simulado-henriquebrnetto created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 647,
        "created": "2024-03-25T14:15:07+00:00",
        "updated": "2024-03-25T14:15:13+00:00",
        "pushed": "2024-03-25T23:46:10+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-henriquebrnetto",
        "id": 777261370
    },
    {
        "repo": "24a-bits-ai-simulado-luisebastos",
        "description": "24a-bits-ai-simulado-luisebastos created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 642,
        "created": "2024-03-25T13:44:45+00:00",
        "updated": "2024-03-25T13:44:50+00:00",
        "pushed": "2024-03-25T13:44:47+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-luisebastos",
        "id": 777246594
    },
    {
        "repo": "24a-bits-ai-simulado-luabatepietro",
        "description": "24a-bits-ai-simulado-luabatepietro created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 642,
        "created": "2024-03-26T00:56:28+00:00",
        "updated": "2024-03-26T00:56:33+00:00",
        "pushed": "2024-03-26T00:56:30+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-luabatepietro",
        "id": 777501592
    },
    {
        "repo": "24a-bits-ai-simulado-marcelosn2",
        "description": "24a-bits-ai-simulado-marcelosn2 created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 641,
        "created": "2024-03-25T23:39:54+00:00",
        "updated": "2024-03-25T23:39:59+00:00",
        "pushed": "2024-03-25T23:39:56+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-marcelosn2",
        "id": 777481655
    },
    {
        "repo": "24a-bits-ai-simulado-JoaoDelomo",
        "description": "24a-bits-ai-simulado-JoaoDelomo created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 642,
        "created": "2024-03-26T00:15:35+00:00",
        "updated": "2024-03-26T00:15:41+00:00",
        "pushed": "2024-03-26T00:15:38+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-JoaoDelomo",
        "id": 777490814
    },
    {
        "repo": "24a-bits-ai-simulado-carloshernani-CH",
        "description": "24a-bits-ai-simulado-carloshernani-CH created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 649,
        "created": "2024-03-25T12:35:53+00:00",
        "updated": "2024-03-25T12:35:58+00:00",
        "pushed": "2024-03-25T13:39:19+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-carloshernani-CH",
        "id": 777215175
    },
    {
        "repo": "24a-bits-ai-simulado-luigilopesz",
        "description": "24a-bits-ai-simulado-luigilopesz created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 642,
        "created": "2024-03-25T20:50:13+00:00",
        "updated": "2024-03-25T20:50:19+00:00",
        "pushed": "2024-03-25T20:50:16+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-luigilopesz",
        "id": 777430157
    },
    {
        "repo": "24a-bits-ai-simulado-Mateus1711-ctrl",
        "description": "24a-bits-ai-simulado-Mateus1711-ctrl created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 642,
        "created": "2024-03-26T00:25:18+00:00",
        "updated": "2024-03-26T00:25:24+00:00",
        "pushed": "2024-03-26T00:25:21+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-Mateus1711-ctrl",
        "id": 777493453
    },
    {
        "repo": "24a-bits-ai-simulado-felipemarianoferr",
        "description": "24a-bits-ai-simulado-felipemarianoferr created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 651,
        "created": "2024-03-21T21:48:12+00:00",
        "updated": "2024-03-21T21:48:17+00:00",
        "pushed": "2024-03-26T10:58:43+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-felipemarianoferr",
        "id": 775697126
    },
    {
        "repo": "24a-bits-ai-simulado-RicardolCarvalho",
        "description": "24a-bits-ai-simulado-RicardolCarvalho created by GitHub Classroom",
        "owner": "insper-classroom",
        "stars": 0,
        "forks": 0,
        "size": 647,
        "created": "2024-03-22T22:03:06+00:00",
        "updated": "2024-03-22T22:03:11+00:00",
        "pushed": "2024-03-26T12:01:09+00:00",
        "url": "https://github.com/insper-classroom/24a-bits-ai-simulado-RicardolCarvalho",
        "id": 776197797
    },
    {
        "repo": "pico-png",
        "description": "PNG encoder, implemented in VHDL",
        "owner": "marph91",
        "stars": 14,
        "forks": 1,
        "size": 179,
        "created": "2020-05-03T10:06:34+00:00",
        "updated": "2024-03-29T15:46:16+00:00",
        "pushed": "2024-03-30T11:43:32+00:00",
        "url": "https://github.com/marph91/pico-png",
        "id": 260877427
    },
    {
        "repo": "bonfire-core",
        "description": null,
        "owner": "bonfireprocessor",
        "stars": 0,
        "forks": 1,
        "size": 331,
        "created": "2019-08-03T22:11:34+00:00",
        "updated": "2023-06-30T12:55:24+00:00",
        "pushed": "2024-04-01T00:32:35+00:00",
        "url": "https://github.com/bonfireprocessor/bonfire-core",
        "id": 200425308
    },
    {
        "repo": "awesome-opensource-hardware",
        "description": "List of awesome open source hardware tools, generators, and reusable designs",
        "owner": "aolofsson",
        "stars": 1706,
        "forks": 149,
        "size": 253,
        "created": "2022-04-07T19:18:24+00:00",
        "updated": "2024-04-06T05:17:36+00:00",
        "pushed": "2024-04-05T20:30:53+00:00",
        "url": "https://github.com/aolofsson/awesome-opensource-hardware",
        "id": 479118982
    },
    {
        "repo": "open_source",
        "description": null,
        "owner": "yanxp2github",
        "stars": 0,
        "forks": 0,
        "size": 642,
        "created": "2024-02-29T09:50:24+00:00",
        "updated": "2024-02-29T09:50:44+00:00",
        "pushed": "2024-04-07T06:15:43+00:00",
        "url": "https://github.com/yanxp2github/open_source",
        "id": 765108502
    },
    {
        "repo": "myhdl",
        "description": null,
        "owner": "AdamBalski",
        "stars": 0,
        "forks": 0,
        "size": 6,
        "created": "2024-04-24T23:47:44+00:00",
        "updated": "2024-04-27T22:53:53+00:00",
        "pushed": "2024-04-27T22:53:50+00:00",
        "url": "https://github.com/AdamBalski/myhdl",
        "id": 791557469
    },
    {
        "repo": "Kea",
        "description": "Some HDL tools built on MyHDL, including a register subsystem.",
        "owner": "SmartAcoustics",
        "stars": 8,
        "forks": 3,
        "size": 797,
        "created": "2018-12-17T13:05:20+00:00",
        "updated": "2024-05-02T14:03:05+00:00",
        "pushed": "2024-05-02T14:03:00+00:00",
        "url": "https://github.com/SmartAcoustics/Kea",
        "id": 162131770
    },
    {
        "repo": "MyHDLWorkshop",
        "description": null,
        "owner": "safanazar",
        "stars": 0,
        "forks": 0,
        "size": 15,
        "created": "2024-04-09T15:26:10+00:00",
        "updated": "2024-05-02T09:09:17+00:00",
        "pushed": "2024-05-02T09:09:13+00:00",
        "url": "https://github.com/safanazar/MyHDLWorkshop",
        "id": 784301828
    },
    {
        "repo": "cyrite.howto",
        "description": null,
        "owner": "hackfin",
        "stars": 3,
        "forks": 0,
        "size": 1100,
        "created": "2021-06-01T08:56:32+00:00",
        "updated": "2024-05-09T09:38:53+00:00",
        "pushed": "2024-05-09T09:38:49+00:00",
        "url": "https://github.com/hackfin/cyrite.howto",
        "id": 372764570
    },
    {
        "repo": "magia",
        "description": "Magia generates Synthesizable SystemVerilog in pythonic syntax in a simple and intuitive way",
        "owner": "magia-hdl",
        "stars": 7,
        "forks": 1,
        "size": 621,
        "created": "2023-12-12T22:50:43+00:00",
        "updated": "2024-05-13T22:12:19+00:00",
        "pushed": "2024-05-13T22:12:16+00:00",
        "url": "https://github.com/magia-hdl/magia",
        "id": 730892692
    },
    {
        "repo": "fos-proposals",
        "description": ":gift_heart: :penguin: Archive of GSoC proposals",
        "owner": "saketkc",
        "stars": 468,
        "forks": 171,
        "size": 5451,
        "created": "2015-03-27T20:38:36+00:00",
        "updated": "2024-05-15T06:02:27+00:00",
        "pushed": "2024-05-15T06:02:24+00:00",
        "url": "https://github.com/saketkc/fos-proposals",
        "id": 33008070
    },
    {
        "repo": "awesome-hdl",
        "description": "Hardware Description Languages",
        "owner": "drom",
        "stars": 891,
        "forks": 92,
        "size": 136,
        "created": "2017-04-12T06:43:44+00:00",
        "updated": "2024-05-22T05:19:21+00:00",
        "pushed": "2024-05-22T05:19:17+00:00",
        "url": "https://github.com/drom/awesome-hdl",
        "id": 88018788
    },
    {
        "repo": "Hdl21",
        "description": "Hardware Description Library",
        "owner": "dan-fritchman",
        "stars": 54,
        "forks": 10,
        "size": 1561,
        "created": "2021-04-23T03:21:13+00:00",
        "updated": "2024-05-24T17:48:42+00:00",
        "pushed": "2024-05-24T17:48:38+00:00",
        "url": "https://github.com/dan-fritchman/Hdl21",
        "id": 360750527
    },
    {
        "repo": "gubscruz",
        "description": null,
        "owner": "Gubscruz",
        "stars": 0,
        "forks": 0,
        "size": 33,
        "created": "2023-05-27T14:06:20+00:00",
        "updated": "2024-05-27T13:29:07+00:00",
        "pushed": "2024-05-27T13:29:03+00:00",
        "url": "https://github.com/Gubscruz/gubscruz",
        "id": 646169567
    },
    {
        "repo": "HdlConvertorAst_beta",
        "description": "According to the AST provided in the original version, a translation function from Verilog to MyHDL has been added (incomplete)",
        "owner": "YouHui1",
        "stars": 0,
        "forks": 0,
        "size": 842,
        "created": "2024-05-20T14:49:05+00:00",
        "updated": "2024-05-28T02:15:33+00:00",
        "pushed": "2024-05-28T02:15:29+00:00",
        "url": "https://github.com/YouHui1/HdlConvertorAst_beta",
        "id": 803346778
    },
    {
        "repo": "Serial_Multiplier_Volume_Control",
        "description": null,
        "owner": "thanxm",
        "stars": 0,
        "forks": 0,
        "size": 38,
        "created": "2024-05-29T20:35:24+00:00",
        "updated": "2024-05-29T21:25:13+00:00",
        "pushed": "2024-05-29T21:25:09+00:00",
        "url": "https://github.com/thanxm/Serial_Multiplier_Volume_Control",
        "id": 807816317
    },
    {
        "repo": "myhdl-numeric",
        "description": "Myhdl fork that includes support for multiple entities (MEP110) and fixed point functionality (MEP 111) on VHDL. See myhdl/numeric dir under the numeric branch, and the Cordic example (example/cordic/Cordic.ipynb).",
        "owner": "jmgc",
        "stars": 4,
        "forks": 1,
        "size": 13599,
        "created": "2015-07-12T21:03:43+00:00",
        "updated": "2024-05-31T20:00:10+00:00",
        "pushed": "2024-05-31T20:00:06+00:00",
        "url": "https://github.com/jmgc/myhdl-numeric",
        "id": 38977954
    },
    {
        "repo": "LLM-Hardware-Experiments",
        "description": "Hardware design (EDA) experiment utilizing Large Language Models to design secure hardware",
        "owner": "parker-research",
        "stars": 0,
        "forks": 0,
        "size": 178,
        "created": "2024-04-12T19:26:24+00:00",
        "updated": "2024-06-01T10:54:06+00:00",
        "pushed": "2024-06-01T10:54:02+00:00",
        "url": "https://github.com/parker-research/LLM-Hardware-Experiments",
        "id": 785859807
    },
    {
        "repo": "cpu1",
        "description": "32bit stack processor implemented with MyHDL ",
        "owner": "BardinPetr",
        "stars": 0,
        "forks": 0,
        "size": 1148,
        "created": "2024-05-11T15:33:12+00:00",
        "updated": "2024-06-02T21:09:59+00:00",
        "pushed": "2024-06-02T21:09:56+00:00",
        "url": "https://github.com/BardinPetr/cpu1",
        "id": 799254123
    },
    {
        "repo": "hwtLib",
        "description": "hardware library for hwt (= ipcore repo)",
        "owner": "Nic30",
        "stars": 33,
        "forks": 6,
        "size": 7308,
        "created": "2016-07-10T21:13:00+00:00",
        "updated": "2024-06-06T22:08:22+00:00",
        "pushed": "2024-06-06T22:08:19+00:00",
        "url": "https://github.com/Nic30/hwtLib",
        "id": 63018738
    },
    {
        "repo": "hwt",
        "description": "VHDL/Verilog/SystemC code generator, simulator API written in python/c++",
        "owner": "Nic30",
        "stars": 194,
        "forks": 26,
        "size": 19885,
        "created": "2015-05-19T17:45:47+00:00",
        "updated": "2024-06-06T22:03:50+00:00",
        "pushed": "2024-06-06T22:03:47+00:00",
        "url": "https://github.com/Nic30/hwt",
        "id": 35898469
    },
    {
        "repo": "ASIC-Design-Roadmap",
        "description": "The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps \u2013 moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.",
        "owner": "abdelazeem201",
        "stars": 163,
        "forks": 22,
        "size": 6006,
        "created": "2021-02-27T17:29:46+00:00",
        "updated": "2024-06-06T18:25:16+00:00",
        "pushed": "2024-06-06T09:48:53+00:00",
        "url": "https://github.com/abdelazeem201/ASIC-Design-Roadmap",
        "id": 342916296
    },
    {
        "repo": "ipCorePackager",
        "description": "Scriptable IP-Core generator",
        "owner": "Nic30",
        "stars": 8,
        "forks": 0,
        "size": 86,
        "created": "2018-10-01T18:16:02+00:00",
        "updated": "2024-06-06T21:34:29+00:00",
        "pushed": "2024-06-06T21:34:26+00:00",
        "url": "https://github.com/Nic30/ipCorePackager",
        "id": 151136062
    },
    {
        "repo": "notes",
        "description": null,
        "owner": "changcs",
        "stars": 1,
        "forks": 0,
        "size": 53,
        "created": "2017-01-20T19:16:00+00:00",
        "updated": "2024-06-06T11:10:19+00:00",
        "pushed": "2024-06-06T11:10:16+00:00",
        "url": "https://github.com/changcs/notes",
        "id": 79589690
    },
    {
        "repo": "Books",
        "description": null,
        "owner": "andykofman",
        "stars": 0,
        "forks": 0,
        "size": 84838,
        "created": "2024-06-07T16:23:48+00:00",
        "updated": "2024-06-07T16:28:43+00:00",
        "pushed": "2024-06-07T16:28:39+00:00",
        "url": "https://github.com/andykofman/Books",
        "id": 811951673
    },
    {
        "repo": "awesome-cuda-tensorrt-fpga",
        "description": "\ud83d\udd25\ud83d\udd25\ud83d\udd25 A collection of some awesome public NVIDIA CUDA, cuBLAS, cuDNN, TensorRT, AMD ROCm and FPGA projects.",
        "owner": "codingonion",
        "stars": 99,
        "forks": 12,
        "size": 47,
        "created": "2023-02-23T14:07:23+00:00",
        "updated": "2024-06-08T11:53:32+00:00",
        "pushed": "2024-06-08T11:53:28+00:00",
        "url": "https://github.com/codingonion/awesome-cuda-tensorrt-fpga",
        "id": 605602834
    },
    {
        "repo": "myhdl",
        "description": "The MyHDL development repository",
        "owner": "myhdl",
        "stars": 1012,
        "forks": 248,
        "size": 13397,
        "created": "2015-02-07T19:50:27+00:00",
        "updated": "2024-06-11T11:48:40+00:00",
        "pushed": "2024-06-11T11:48:35+00:00",
        "url": "https://github.com/myhdl/myhdl",
        "id": 30467971
    },
    {
        "repo": "dsd",
        "description": "Digital System Design",
        "owner": "kevinwlu",
        "stars": 40,
        "forks": 27,
        "size": 41317,
        "created": "2018-08-04T10:46:25+00:00",
        "updated": "2024-06-11T11:26:27+00:00",
        "pushed": "2024-06-11T11:26:24+00:00",
        "url": "https://github.com/kevinwlu/dsd",
        "id": 143520625
    },
    {
        "repo": "myhdl-feedstock",
        "description": "A conda-smithy repository for myhdl.",
        "owner": "conda-forge",
        "stars": 0,
        "forks": 1,
        "size": 29,
        "created": "2021-01-10T19:57:49+00:00",
        "updated": "2024-06-11T15:07:30+00:00",
        "pushed": "2024-06-11T15:07:26+00:00",
        "url": "https://github.com/conda-forge/myhdl-feedstock",
        "id": 328467543
    }
]