---
ADC:
  ADC_ISR:
    ADRDY:
      B_0x0: [0, ADC not yet ready to start conversion (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, ADC is ready to start conversion]
    EOSMP:
      B_0x0: [0, Not at the end of the sampling phase (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, End of sampling phase reached]
    EOC:
      B_0x0: [0, Channel conversion not complete (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Channel conversion complete]
    EOS:
      B_0x0: [0, Conversion sequence not complete (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Conversion sequence complete]
    OVR:
      B_0x0: [0, No overrun occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Overrun has occurred]
    AWD1:
      B_0x0: [0, No analog watchdog event occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Analog watchdog event occurred]
    AWD2:
      B_0x0: [0, No analog watchdog event occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Analog watchdog event occurred]
    AWD3:
      B_0x0: [0, No analog watchdog event occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Analog watchdog event occurred]
    EOCAL:
      B_0x0: [0, Calibration is not complete]
      B_0x1: [1, Calibration is complete]
    CCRDY:
      B_0x0: [0, Channel configuration update not applied.]
      B_0x1: [1, Channel configuration update is applied.]
  ADC_IER:
    ADRDYIE:
      B_0x0: [0, ADRDY interrupt disabled.]
      B_0x1: [1, ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set.]
    EOSMPIE:
      B_0x0: [0, EOSMP interrupt disabled.]
      B_0x1: [1, EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set.]
    EOCIE:
      B_0x0: [0, EOC interrupt disabled]
      B_0x1: [1, EOC interrupt enabled. An interrupt is generated when the EOC bit is set.]
    EOSIE:
      B_0x0: [0, EOS interrupt disabled]
      B_0x1: [1, EOS interrupt enabled. An interrupt is generated when the EOS bit is set.]
    OVRIE:
      B_0x0: [0, Overrun interrupt disabled]
      B_0x1: [1, Overrun interrupt enabled. An interrupt is generated when the OVR bit is set.]
    AWD1IE:
      B_0x0: [0, Analog watchdog interrupt disabled]
      B_0x1: [1, Analog watchdog interrupt enabled]
    AWD2IE:
      B_0x0: [0, Analog watchdog interrupt disabled]
      B_0x1: [1, Analog watchdog interrupt enabled]
    AWD3IE:
      B_0x0: [0, Analog watchdog interrupt disabled]
      B_0x1: [1, Analog watchdog interrupt enabled]
    EOCALIE:
      B_0x0: [0, End of calibration interrupt disabled]
      B_0x1: [1, End of calibration interrupt enabled]
    CCRDYIE:
      B_0x0: [0, Channel configuration ready interrupt disabled]
      B_0x1: [1, Channel configuration ready interrupt enabled]
  ADC_CR:
    ADEN:
      B_0x0: [0, ADC is disabled (OFF state)]
      B_0x1: [1, Write 1 to enable the ADC.]
    ADDIS:
      B_0x0: [0, No ADDIS command ongoing]
      B_0x1: [1, Write 1 to disable the ADC. Read 1 means that an ADDIS command is in progress.]
    ADSTART:
      B_0x0: [0, No ADC conversion is ongoing.]
      B_0x1: [1, Write 1 to start the ADC. Read 1 means that the ADC is operating and may be converting.]
    ADSTP:
      B_0x0: [0, No ADC stop conversion command ongoing]
      B_0x1: [1, Write 1 to stop the ADC. Read 1 means that an ADSTP command is in progress.]
    ADVREGEN:
      B_0x0: [0, ADC voltage regulator disabled]
      B_0x1: [1, ADC voltage regulator enabled]
    ADCAL:
      B_0x0: [0, Calibration complete]
      B_0x1: [1, Write 1 to calibrate the ADC. Read at 1 means that a calibration is in progress.]
  ADC_CFGR1:
    DMAEN:
      B_0x0: [0, DMA disabled]
      B_0x1: [1, DMA enabled]
    DMACFG:
      B_0x0: [0, DMA one shot mode selected]
      B_0x1: [1, DMA circular mode selected]
    SCANDIR:
      B_0x0: [0, Upward scan (from CHSEL0 to CHSEL)]
      B_0x1: [1, Backward scan (from CHSEL to CHSEL0)]
    RES:
      B_0x0: [0, 12 bits]
      B_0x1: [1, 10 bits]
      B_0x2: [2, 8 bits]
      B_0x3: [3, 6 bits]
    ALIGN:
      B_0x0: [0, Right alignment]
      B_0x1: [1, Left alignment]
    EXTSEL:
      B_0x0: [0, TRG0]
      B_0x1: [1, TRG1]
      B_0x2: [2, TRG2]
      B_0x3: [3, TRG3]
      B_0x4: [4, TRG4]
      B_0x5: [5, TRG5]
      B_0x6: [6, TRG6]
      B_0x7: [7, TRG7]
    EXTEN:
      B_0x0: [0, Hardware trigger detection disabled (conversions can be started by software)]
      B_0x1: [1, Hardware trigger detection on the rising edge]
      B_0x2: [2, Hardware trigger detection on the falling edge]
      B_0x3: [3, Hardware trigger detection on both the rising and falling edges]
    OVRMOD:
      B_0x0: [0, ADC_DR register is preserved with the old data when an overrun is detected.]
      B_0x1: [1, ADC_DR register is overwritten with the last conversion result when an overrun is detected.]
    CONT:
      B_0x0: [0, Single conversion mode]
      B_0x1: [1, Continuous conversion mode]
    WAIT:
      B_0x0: [0, Wait conversion mode off]
      B_0x1: [1, Wait conversion mode on]
    AUTOFF:
      B_0x0: [0, Auto-off mode disabled]
      B_0x1: [1, Auto-off mode enabled]
    DISCEN:
      B_0x0: [0, Discontinuous mode disabled]
      B_0x1: [1, Discontinuous mode enabled]
    CHSELRMOD:
      B_0x0: [0, Each bit of the ADC_CHSELR register enables an input]
      B_0x1: [1, ADC_CHSELR register is able to sequence up to 8 channels]
    AWD1SGL:
      B_0x0: [0, Analog watchdog 1 enabled on all channels]
      B_0x1: [1, Analog watchdog 1 enabled on a single channel]
    AWD1EN:
      B_0x0: [0, Analog watchdog 1 disabled]
      B_0x1: [1, Analog watchdog 1 enabled]
    AWD1CH:
      B_0x0: [0, ADC analog input Channel 0 monitored by AWD]
      B_0x1: [1, ADC analog input Channel 1 monitored by AWD]
      B_0x13: [19, ADC analog input Channel 19 monitored by AWD]
  ADC_CFGR2:
    OVSE:
      B_0x0: [0, Oversampler disabled]
      B_0x1: [1, Oversampler enabled]
    OVSR:
      B_0x0: [0, 2x]
      B_0x1: [1, 4x]
      B_0x2: [2, 8x]
      B_0x3: [3, 16x]
      B_0x4: [4, 32x]
      B_0x5: [5, 64x]
      B_0x6: [6, 128x]
      B_0x7: [7, 256x]
    OVSS:
      B_0x0: [0, No shift]
      B_0x1: [1, Shift 1-bit]
      B_0x2: [2, Shift 2-bits]
      B_0x3: [3, Shift 3-bits]
      B_0x4: [4, Shift 4-bits]
      B_0x5: [5, Shift 5-bits]
      B_0x6: [6, Shift 6-bits]
      B_0x7: [7, Shift 7-bits]
      B_0x8: [8, Shift 8-bits]
    TOVS:
      B_0x0: [0, All oversampled conversions for a channel are done consecutively after a trigger]
      B_0x1: [1, Each oversampled conversion for a channel needs a trigger]
    LFTRIG:
      B_0x0: [0, Low Frequency Trigger Mode disabled]
      B_0x1: [1, Low Frequency Trigger Mode enabled]
    CKMODE:
      B_0x0: [0, "ADCCLK (Asynchronous clock mode), generated at product level (refer to RCC section)"]
      B_0x1: [1, PCLK/2 (Synchronous clock mode)]
      B_0x2: [2, PCLK/4 (Synchronous clock mode)]
  ADC_SMPR:
    SMP1:
      B_0x0: [0, 1.5 ADC clock cycles]
      B_0x1: [1, 3.5 ADC clock cycles]
      B_0x2: [2, 7.5 ADC clock cycles]
      B_0x3: [3, 12.5 ADC clock cycles]
      B_0x4: [4, 19.5 ADC clock cycles]
      B_0x5: [5, 39.5 ADC clock cycles]
      B_0x6: [6, 79.5 ADC clock cycles]
      B_0x7: [7, 160.5 ADC clock cycles]
    SMP2:
      B_0x0: [0, 1.5 ADC clock cycles]
      B_0x1: [1, 3.5 ADC clock cycles]
      B_0x2: [2, 7.5 ADC clock cycles]
      B_0x3: [3, 12.5 ADC clock cycles]
      B_0x4: [4, 19.5 ADC clock cycles]
      B_0x5: [5, 39.5 ADC clock cycles]
      B_0x6: [6, 79.5 ADC clock cycles]
      B_0x7: [7, 160.5 ADC clock cycles]
    SMPSEL0:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL1:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL2:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL3:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL4:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL5:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL6:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL7:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL8:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL9:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL10:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL11:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL12:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL13:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL14:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL15:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL16:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL17:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL18:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
    SMPSEL19:
      B_0x0: [0, "Sampling time of CHANNELx use the setting of SMP1[2:0] register."]
      B_0x1: [1, "Sampling time of CHANNELx use the setting of SMP2[2:0] register."]
  ADC_CHSELR:
    CHSEL0:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL1:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL2:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL3:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL4:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL5:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL6:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL7:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL8:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL9:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL10:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL11:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL12:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL13:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL14:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL15:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL16:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL17:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL18:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
    CHSEL19:
      B_0x0: [0, Input Channel-x is not selected for conversion]
      B_0x1: [1, Input Channel-x is selected for conversion]
  ADC_CHSELR_ALTERNATE:
    SQ8:
      B_0x0: [0, CH0]
      B_0x1: [1, CH1]
      B_0xC: [12, CH12]
      B_0xD: [13, CH13]
      B_0xE: [14, CH14]
      B_0xF: [15, No channel selected (End of sequence)]
  ADC_AWD2CR:
    AWD2CH0:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH1:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH2:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH3:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH4:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH5:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH6:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH7:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH8:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH9:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH10:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH11:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH12:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH13:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH14:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH15:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH16:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH17:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH18:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
    AWD2CH19:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD2]
      B_0x1: [1, ADC analog channel-x is monitored by AWD2]
  ADC_AWD3CR:
    AWD3CH0:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH1:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH2:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH3:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH4:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH5:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH6:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH7:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH8:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH9:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH10:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH11:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH12:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH13:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH14:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH15:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH16:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH17:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH18:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
    AWD3CH19:
      B_0x0: [0, ADC analog channel-x is not monitored by AWD3]
      B_0x1: [1, ADC analog channel-x is monitored by AWD3]
  ADC_CCR:
    PRESC:
      B_0x0: [0, input ADC clock not divided]
      B_0x1: [1, input ADC clock divided by 2]
      B_0x2: [2, input ADC clock divided by 4]
      B_0x3: [3, input ADC clock divided by 6]
      B_0x4: [4, input ADC clock divided by 8]
      B_0x5: [5, input ADC clock divided by 10]
      B_0x6: [6, input ADC clock divided by 12]
      B_0x7: [7, input ADC clock divided by 16]
      B_0x8: [8, input ADC clock divided by 32]
      B_0x9: [9, input ADC clock divided by 64]
      B_0xA: [10, input ADC clock divided by 128]
      B_0xB: [11, input ADC clock divided by 256]
    VREFEN:
      B_0x0: [0, V<sub>REFINT</sub> disabled]
      B_0x1: [1, V<sub>REFINT</sub> enabled]
    TSEN:
      B_0x0: [0, Temperature sensor disabled]
      B_0x1: [1, Temperature sensor enabled]
    VBATEN:
      B_0x0: [0, V<sub>BAT</sub> channel disabled]
      B_0x1: [1, V<sub>BAT</sub> channel enabled]
AES:
  AES_CR:
    EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    DATATYPE:
      B_0x0: [0, No swapping (32-bit data).]
      B_0x1: [1, Half-word swapping (16-bit data)]
      B_0x2: [2, Byte swapping (8-bit data)]
      B_0x3: [3, Bit-level swapping]
    MODE:
      B_0x0: [0, Encryption]
      B_0x1: [1, "Key derivation (or key preparation), for ECB/CBC decryption only"]
      B_0x2: [2, Decryption]
    CHMOD:
      B_0x0: [0, Electronic codebook (ECB)]
      B_0x1: [1, Cipher-block chaining (CBC)]
      B_0x2: [2, Counter mode (CTR)]
      B_0x3: [3, Galois counter mode (GCM) and Galois message authentication code (GMAC)]
    DMAINEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    DMAOUTEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    GCMPH:
      B_0x0: [0, Initialization phase]
      B_0x1: [1, Header phase]
      B_0x2: [2, Payload phase]
      B_0x3: [3, Final phase]
    KEYSIZE:
      B_0x0: [0, 128-bit]
      B_0x1: [1, 256-bit]
    NPBLB:
      B_0x0: [0, All bytes are valid (no padding)]
      B_0x1: [1, Padding for the last LSB byte]
      B_0xF: [15, Padding for the 15 LSB bytes of last block.]
  AES_SR:
    RDERRF:
      B_0x0: [0, No error]
      B_0x1: [1, Unexpected read to AES_DOUTR register occurred during computation or data input phase.]
    WRERRF:
      B_0x0: [0, No error]
      B_0x1: [1, Unexpected write to AES_DINR register occurred during computation or data output phase.]
    BUSY:
      B_0x0: [0, Idle]
      B_0x1: [1, Busy]
    KEYVALID:
      B_0x0: [0, Key not valid]
      B_0x1: [1, Key valid]
  AES_IER:
    CCFIE:
      B_0x0: [0, Disabled (masked)]
      B_0x1: [1, Enabled (not masked)]
    RWEIE:
      B_0x0: [0, Disabled (masked)]
      B_0x1: [1, Enabled (not masked)]
    KEIE:
      B_0x0: [0, Disabled (masked)]
      B_0x1: [1, Enabled (not masked)]
  AES_ISR:
    CCF:
      B_0x0: [0, Not completed]
      B_0x1: [1, Completed]
    RWEIF:
      B_0x0: [0, No read or write error detected]
      B_0x1: [1, Read or write error detected]
    KEIF:
      B_0x0: [0, No key error detected]
      B_0x1: [1, Key information failed to load into key registers]
COMP:
  COMP1_CSR:
    EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    WINMODE:
      B_0x0: [0, "Signal selected with INPSEL[2:0] bitfield of this register"]
      B_0x1: [1, "COMP_INP signal of the comparator 2 (required for window mode, see Figure164)"]
    WINOUT:
      B_0x0: [0, COMP_VALUE]
      B_0x1: [1, "COMP_VALUE XOR COMP_VALUE (required for window mode, see Figure164)"]
    POLARITY:
      B_0x0: [0, Non-inverted]
      B_0x1: [1, Inverted]
    HYST:
      B_0x0: [0, No hysteresis]
      B_0x1: [1, Low hysteresis]
      B_0x2: [2, Medium hysteresis]
      B_0x3: [3, High hysteresis]
    PWRMODE:
      B_0x0: [0, High speed/high power]
      B_0x1: [1, Medium speed/medium power]
      B_0x2: [2, Medium speed/medium power]
      B_0x3: [3, Low speed/low power]
    BLANKSEL:
      B_0x0: [0, No blanking]
      B_0x1: [1, TIM1 OC4 enabled as blanking source]
      B_0x2: [2, TIM1 OC5 enabled as blanking source]
      B_0x4: [4, TIM2 OC3 enabled as blanking source]
      B_0x8: [8, TIM3 OC3 enabled as blanking source]
      B_0x10: [16, TIM15 OC2 enabled as blanking source]
    LOCK:
      B_0x0: [0, Not locked]
      B_0x1: [1, Locked]
  COMP2_CSR:
    EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    WINMODE:
      B_0x0: [0, "Signal selected with INPSEL[1:0] bitfield of this register"]
      B_0x1: [1, "COMP_INP signal of the comparator 1 (required for window mode, see Figure164)"]
    WINOUT:
      B_0x0: [0, COMP_VALUE]
      B_0x1: [1, "COMP_VALUE XOR COMP_VALUE (required for window mode, see Figure164)"]
    POLARITY:
      B_0x0: [0, Non-inverted]
      B_0x1: [1, Inverted]
    HYST:
      B_0x0: [0, No hysteresis]
      B_0x1: [1, Low hysteresis]
      B_0x2: [2, Medium hysteresis]
      B_0x3: [3, High hysteresis]
    PWRMODE:
      B_0x0: [0, High speed/high power]
      B_0x1: [1, Medium speed/medium power]
      B_0x2: [2, Medium speed/medium power]
      B_0x3: [3, Low speed/low power]
    BLANKSEL:
      B_0x0: [0, No blanking]
      B_0x1: [1, TIM1 OC4 enabled as blanking source]
      B_0x2: [2, TIM1 OC5 enabled as blanking source]
      B_0x4: [4, TIM2 OC3 enabled as blanking source]
      B_0x8: [8, TIM3 OC3 enabled as blanking source]
      B_0x10: [16, TIM15 OC2 enabled as blanking source]
    LOCK:
      B_0x0: [0, Not locked]
      B_0x1: [1, Locked]
CRC:
  CRC_CR:
    POLYSIZE:
      B_0x0: [0, 32 bit polynomial]
      B_0x1: [1, 16 bit polynomial]
      B_0x2: [2, 8 bit polynomial]
      B_0x3: [3, 7 bit polynomial]
    REV_IN:
      B_0x0: [0, Bit order not affected (RTYPE_IN1=10 or 1)]
      B_0x1: [1, Bit reversal done by byte (RTYPE_IN1=10) or half-word reversal done by word (RTYPE_IN1=11)]
      B_0x2: [2, Bit reversal done by half-word (RTYPE_IN1=10) or byte reversal done by word (RTYPE_IN1=11)]
      B_0x3: [3, Bit reversal done by word (RTYPE_IN1=10) or bit order is not affected (RTYPE_IN1=11)]
    REV_OUT:
      B_0x0: [0, Bit order not affected (RTYPE_OUT1=10 or 1)]
      B_0x1: [1, Bit-reversed output format (RTYPE_OUT1=10) or half-word reversal done by word (RTYPE_OUT1=11)]
      B_0x2: [2, Bit order not affected (RTYPE_OUT1=10) or byte reversal done by word (RTYPE_OUT1=11)]
      B_0x3: [3, Bit order not affected (RTYPE_OUT1=10 or 1)]
    RTYPE_IN:
      B_0x0: [0, Bit level input]
      B_0x1: [1, Byte or half-word level input]
    RTYPE_OUT:
      B_0x0: [0, Bit level output]
      B_0x1: [1, Byte or half-word level output]
CRS:
  CRS_CR:
    SYNCOKIE:
      B_0x0: [0, SYNC event OK (SYNCOKF) interrupt disabled]
      B_0x1: [1, SYNC event OK (SYNCOKF) interrupt enabled]
    SYNCWARNIE:
      B_0x0: [0, SYNC warning (SYNCWARNF) interrupt disabled]
      B_0x1: [1, SYNC warning (SYNCWARNF) interrupt enabled]
    ERRIE:
      B_0x0: [0, Synchronization or trimming error (ERRF) interrupt disabled]
      B_0x1: [1, Synchronization or trimming error (ERRF) interrupt enabled]
    ESYNCIE:
      B_0x0: [0, Expected SYNC (ESYNCF) interrupt disabled]
      B_0x1: [1, Expected SYNC (ESYNCF) interrupt enabled]
    CEN:
      B_0x0: [0, Frequency error counter disabled]
      B_0x1: [1, Frequency error counter enabled]
    AUTOTRIMEN:
      B_0x0: [0, "Automatic trimming disabled, TRIM bits can be adjusted by the user."]
      B_0x1: [1, "Automatic trimming enabled, TRIM bits are read-only and under hardware control."]
    SWSYNC:
      B_0x0: [0, No action]
      B_0x1: [1, A software SYNC event is generated.]
  CRS_CFGR:
    SYNCDIV:
      B_0x0: [0, SYNC not divided (default)]
      B_0x1: [1, SYNC divided by 2]
      B_0x2: [2, SYNC divided by 4]
      B_0x3: [3, SYNC divided by 8]
      B_0x4: [4, SYNC divided by 16]
      B_0x5: [5, SYNC divided by 32]
      B_0x6: [6, SYNC divided by 64]
      B_0x7: [7, SYNC divided by 128]
    SYNCSRC:
      B_0x0: [0, crs_sync_in_1 selected as SYNC signal source]
      B_0x1: [1, crs_sync_in_2 selected as SYNC signal source]
      B_0x2: [2, crs_sync_in_3 selected as SYNC signal source]
      B_0x3: [3, crs_sync_in_4 selected as SYNC signal source]
    SYNCPOL:
      B_0x0: [0, SYNC active on rising edge (default)]
      B_0x1: [1, SYNC active on falling edge]
  CRS_ISR:
    SYNCOKF:
      B_0x0: [0, No SYNC event OK signaled]
      B_0x1: [1, SYNC event OK signaled]
    SYNCWARNF:
      B_0x0: [0, No SYNC warning signaled]
      B_0x1: [1, SYNC warning signaled]
    ERRF:
      B_0x0: [0, No synchronization or trimming error signaled]
      B_0x1: [1, Synchronization or trimming error signaled]
    ESYNCF:
      B_0x0: [0, No expected SYNC signaled]
      B_0x1: [1, Expected SYNC signaled]
    SYNCERR:
      B_0x0: [0, No SYNC error signaled]
      B_0x1: [1, SYNC error signaled]
    SYNCMISS:
      B_0x0: [0, No SYNC missed error signaled]
      B_0x1: [1, SYNC missed error signaled]
    TRIMOVF:
      B_0x0: [0, No trimming error signaled]
      B_0x1: [1, Trimming error signaled]
    FEDIR:
      B_0x0: [0, "Up-counting direction, the actual frequency is above the target"]
      B_0x1: [1, "Down-counting direction, the actual frequency is below the target"]
DAC:
  DAC_CR:
    EN1:
      B_0x0: [0, DAC channel1 disabled]
      B_0x1: [1, DAC channel1 enabled]
    TEN1:
      B_0x0: [0, DAC channel1 trigger disabled and data written into the DAC_DHR1 register are transferred one dac_pclk clock cycle later to the DAC_DOR1 register]
      B_0x1: [1, DAC channel1 trigger enabled and data from the DAC_DHR1 register are transferred three dac_pclk clock cycles later to the DAC_DOR1 register]
    TSEL1:
      B_0x0: [0, SWTRIG1]
      B_0x1: [1, dac_ch1_trg1]
      B_0x2: [2, dac_ch1_trg2]
      B_0xF: [15, dac_ch1_trg15]
    WAVE1:
      B_0x0: [0, wave generation disabled]
      B_0x1: [1, Noise wave generation enabled]
    MAMP1:
      B_0x0: [0, Unmask bit0 of LFSR/ triangle amplitude equal to 1]
      B_0x1: [1, "Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3"]
      B_0x2: [2, "Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7"]
      B_0x3: [3, "Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15"]
      B_0x4: [4, "Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31"]
      B_0x5: [5, "Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63"]
      B_0x6: [6, "Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127"]
      B_0x7: [7, "Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255"]
      B_0x8: [8, "Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511"]
      B_0x9: [9, "Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023"]
      B_0xA: [10, "Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047"]
    DMAEN1:
      B_0x0: [0, DAC channel1 DMA mode disabled]
      B_0x1: [1, DAC channel1 DMA mode enabled]
    DMAUDRIE1:
      B_0x0: [0, DAC channel1 DMA Underrun Interrupt disabled]
      B_0x1: [1, DAC channel1 DMA Underrun Interrupt enabled]
    CEN1:
      B_0x0: [0, DAC channel1 in Normal operating mode]
      B_0x1: [1, DAC channel1 in calibration mode]
  DAC_SWTRGR:
    SWTRIG1:
      B_0x0: [0, No trigger]
      B_0x1: [1, Trigger]
  DAC_SR:
    DMAUDR1:
      B_0x0: [0, No DMA underrun error condition occurred for DAC channel1]
      B_0x1: [1, DMA underrun error condition occurred for DAC channel1 (the currently selected trigger is driving DAC channel1 conversion at a frequency higher than the DMA service capability rate)]
    CAL_FLAG1:
      B_0x0: [0, calibration trimming value is lower than the offset correction value]
      B_0x1: [1, calibration trimming value is equal or greater than the offset correction value]
    BWST1:
      B_0x0: [0, "There is no write operation of DAC_SHSR1 ongoing: DAC_SHSR1 can be written"]
      B_0x1: [1, "There is a write operation of DAC_SHSR1 ongoing: DAC_SHSR1 cannot be written"]
  DAC_MCR:
    MODE1:
      B_0x0: [0, DAC channel1 is connected to external pin with Buffer enabled]
      B_0x1: [1, DAC channel1 is connected to external pin and to on chip peripherals with Buffer enabled]
      B_0x2: [2, DAC channel1 is connected to external pin with Buffer disabled]
      B_0x3: [3, DAC channel1 is connected to on chip peripherals with Buffer disabled]
      B_0x4: [4, DAC channel1 is connected to external pin with Buffer enabled]
      B_0x5: [5, DAC channel1 is connected to external pin and to on chip peripherals with Buffer enabled]
      B_0x6: [6, DAC channel1 is connected to external pin and to on chip peripherals with Buffer disabled]
      B_0x7: [7, DAC channel1 is connected to on chip peripherals with Buffer disabled]
DBGMCU:
  DBGMCU_IDCODE:
    DEV_ID:
      B_0x459: [1113, STM32U031xx]
      B_0x489: [1161, STM32U073/083xx]
    REV_ID:
      B_0x1000: [4096, Revision A for STM32U031/73/83xx]
  DBGMCU_CR:
    DBG_STOP:
      B_0x0: [0, "All clocks disabled, including FCLK and HCLK. Upon Stop mode exit, the CPU is clocked by the HSI internal RC oscillator."]
      B_0x1: [1, "FCLK and HCLK running, derived from the internal RC oscillator remaining active. If  SysTick is enabled, it may generate periodic interrupt and wake up events.Upon Stop mode exit, the software must re-establish the desired clock configuration."]
    DBG_STANDBY:
      B_0x0: [0, "Digital part powered. From software point of view, exiting Standby and Shutdown modes is identical as fetching reset vector (except for status bits indicating that the MCU exits Standby)"]
      B_0x1: [1, "Digital part powered and FCLK and HCLK running, derived from the internal RC oscillator remaining active. The MCU generates a system reset so that exiting Standby and Shutdown has the same effect as starting from reset."]
  DBGMCU_APB1FZR:
    DBG_TIM2_STOP:
      B_0x0: [0, normal operation. TIM2 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. TIM2 is frozen while CPU is in debug mode.]
    DBG_TIM3_STOP:
      B_0x0: [0, normal operation. TIM3 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. TIM3 is frozen while CPU is in debug mode.]
    DBG_TIM4_STOP:
      B_0x0: [0, normal operation. TIM4 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. TIM34 is frozen while CPU is in debug mode]
    DBG_TIM6_STOP:
      B_0x0: [0, normal operation. TIM6 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. TIM6 is frozen while CPU is in debug mode.]
    DBG_TIM7_STOP:
      B_0x0: [0, normal operation. TIM7 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. TIM7 is frozen while CPU is in debug mode.]
    DBG_RTC_STOP:
      B_0x0: [0, normal operation. RTC counter continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. RTC counter is frozen while CPU is in debug mode.]
    DBG_WWDG_STOP:
      B_0x0: [0, normal operation. WWDG continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. WWDG is frozen while CPU is in debug mode.]
    DBG_IWDG_STOP:
      B_0x0: [0, normal operation. IWDG continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. IWDG is frozen while CPU is in debug mode.]
    DBG_I2C3_STOP:
      B_0x0: [0, normal operation. I2C3 SMBUS timeout continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. I2C3 SMBUS timeout is frozen while CPU is in debug mode.]
    DBG_I2C1_STOP:
      B_0x0: [0, normal operation. I2C1 SMBUS timeout continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. I2C1 SMBUS timeout is frozen while CPU is in debug mode.]
    DBG_LPTIM2_STOP:
      B_0x0: [0, normal operation. LPTIM2 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. LPTIM2 is frozen while CPU is in debug mode.]
    DBG_LPTIM1_STOP:
      B_0x0: [0, normal operation. LPTIM1 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. LPTIM1 is frozen while CPU is in debug mode.]
  DBGMCU_APB2FZR:
    DBG_TIM1_STOP:
      B_0x0: [0, normal operation. TIM1 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. TIM1 is frozen while CPU is in debug mode.]
    DBG_TIM14_STOP:
      B_0x0: [0, normal operation. TIM14 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. TIM14 is frozen while CPU is in debug mode.]
    DBG_TIM15_STOP:
      B_0x0: [0, normal operation. TIM15 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. TIM15 is frozen while CPU is in debug mode.]
    DBG_TIM16_STOP:
      B_0x0: [0, normal operation. TIM16 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. TIM16 is frozen while CPU is in debug mode.]
    DBG_LPTIM3_STOP:
      B_0x0: [0, normal operation. LPTIM3 continues to operate while CPU is in debug mode.]
      B_0x1: [1, stop in debug. LPTIM3 is frozen while CPU is in debug mode.]
  DBGMCU_SR:
    AP1_PRESENT:
      B_0x1: [1, AP1 present]
    AP0_PRESENT:
      B_0x1: [1, AP0 present]
    AP1_ENABLED:
      B_0x0: [0, AP1 locked]
      B_0x1: [1, AP1 enabled]
    AP0_ENABLED:
      B_0x0: [0, AP0 locked]
      B_0x1: [1, AP0 enabled]
  DBGMCU_PIDR4:
    JEP106CON:
      B_0x0: [0, STMicroelectronics JEDEC code]
    SIZE:
      B_0x0: [0, The register file occupies a single 4-Kbyte region.]
  DBGMCU_PIDR0:
    PARTNUM:
      B_0x00: [0, DBGMCU part number]
  DBGMCU_PIDR1:
    PARTNUM:
      B_0x0: [0, DBGMCU part number]
    JEP106ID:
      B_0x0: [0, STMicroelectronics JEDEC code]
  DBGMCU_PIDR2:
    JEP106ID:
      B_0x2: [2, STMicroelectronics JEDEC code]
    JEDEC:
      B_0x1: [1, designer identification specified by JEDEC]
    REVISION:
      B_0x0: [0, r0p0]
  DBGMCU_PIDR3:
    CMOD:
      B_0x0: [0, no customer modifications]
    REVAND:
      B_0x0: [0, no metal fix]
  DBGMCU_CIDR0:
    PREAMBLE:
      B_0x0D: [13, common identification value]
  DBGMCU_CIDR1:
    PREAMBLE:
      B_0x0: [0, common identification value]
    CLASS:
      B_0xF: [15, Non-CoreSight component]
  DBGMCU_CIDR2:
    PREAMBLE:
      B_0x05: [5, common identification value]
  DBGMCU_CIDR3:
    PREAMBLE:
      B_0xB1: [177, common identification value]
DMAMUX:
  DMAMUX_C0CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_C1CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_C2CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_C3CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_C4CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_C5CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_C6CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_C7CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_C8CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_C9CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_C10CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_C11CR:
    SOIE:
      B_0x0: [0, Interrupt disabled]
      B_0x1: [1, Interrupt enabled]
    EGE:
      B_0x0: [0, Event generation disabled]
      B_0x1: [1, Event generation enabled]
    SE:
      B_0x0: [0, Synchronization disabled]
      B_0x1: [1, Synchronization enabled]
    SPOL:
      B_0x0: [0, "No event (no synchronization, no detection)."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_RG0CR:
    OIE:
      B_0x0: [0, Interrupt on a trigger overrun event occurrence is disabled]
      B_0x1: [1, Interrupt on a trigger overrun event occurrence is enabled]
    GE:
      B_0x0: [0, DMA request generator channel x disabled]
      B_0x1: [1, DMA request generator channel x enabled]
    GPOL:
      B_0x0: [0, "No event, i.e. no trigger detection nor generation."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_RG1CR:
    OIE:
      B_0x0: [0, Interrupt on a trigger overrun event occurrence is disabled]
      B_0x1: [1, Interrupt on a trigger overrun event occurrence is enabled]
    GE:
      B_0x0: [0, DMA request generator channel x disabled]
      B_0x1: [1, DMA request generator channel x enabled]
    GPOL:
      B_0x0: [0, "No event, i.e. no trigger detection nor generation."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_RG2CR:
    OIE:
      B_0x0: [0, Interrupt on a trigger overrun event occurrence is disabled]
      B_0x1: [1, Interrupt on a trigger overrun event occurrence is enabled]
    GE:
      B_0x0: [0, DMA request generator channel x disabled]
      B_0x1: [1, DMA request generator channel x enabled]
    GPOL:
      B_0x0: [0, "No event, i.e. no trigger detection nor generation."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
  DMAMUX_RG3CR:
    OIE:
      B_0x0: [0, Interrupt on a trigger overrun event occurrence is disabled]
      B_0x1: [1, Interrupt on a trigger overrun event occurrence is enabled]
    GE:
      B_0x0: [0, DMA request generator channel x disabled]
      B_0x1: [1, DMA request generator channel x enabled]
    GPOL:
      B_0x0: [0, "No event, i.e. no trigger detection nor generation."]
      B_0x1: [1, Rising edge]
      B_0x2: [2, Falling edge]
      B_0x3: [3, Rising and falling edges]
DMA1:
  DMA_ISR:
    GIF1:
      B_0x0: [0, "No TE, HT, or TC event"]
      B_0x1: [1, "A TE, HT, or TC event occurred."]
    TCIF1:
      B_0x0: [0, No TC event]
      B_0x1: [1, A TC event occurred.]
    HTIF1:
      B_0x0: [0, No HT event]
      B_0x1: [1, An HT event occurred.]
    TEIF1:
      B_0x0: [0, No TE event]
      B_0x1: [1, A TE event occurred.]
    GIF2:
      B_0x0: [0, "No TE, HT, or TC event"]
      B_0x1: [1, "A TE, HT, or TC event occurred."]
    TCIF2:
      B_0x0: [0, No TC event]
      B_0x1: [1, A TC event occurred.]
    HTIF2:
      B_0x0: [0, No HT event]
      B_0x1: [1, An HT event occurred.]
    TEIF2:
      B_0x0: [0, No TE event]
      B_0x1: [1, A TE event occurred.]
    GIF3:
      B_0x0: [0, "No TE, HT, or TC event"]
      B_0x1: [1, "A TE, HT, or TC event occurred."]
    TCIF3:
      B_0x0: [0, No TC event]
      B_0x1: [1, A TC event occurred.]
    HTIF3:
      B_0x0: [0, No HT event]
      B_0x1: [1, An HT event occurred.]
    TEIF3:
      B_0x0: [0, No TE event]
      B_0x1: [1, A TE event occurred.]
    GIF4:
      B_0x0: [0, "No TE, HT, or TC event"]
      B_0x1: [1, "A TE, HT, or TC event occurred."]
    TCIF4:
      B_0x0: [0, No TC event]
      B_0x1: [1, A TC event occurred.]
    HTIF4:
      B_0x0: [0, No HT event]
      B_0x1: [1, An HT event occurred.]
    TEIF4:
      B_0x0: [0, No TE event]
      B_0x1: [1, A TE event occurred.]
    GIF5:
      B_0x0: [0, "No TE, HT, or TC event"]
      B_0x1: [1, "A TE, HT, or TC event occurred."]
    TCIF5:
      B_0x0: [0, No TC event]
      B_0x1: [1, A TC event occurred.]
    HTIF5:
      B_0x0: [0, No HT event]
      B_0x1: [1, An HT event occurred.]
    TEIF5:
      B_0x0: [0, No TE event]
      B_0x1: [1, A TE event occurred.]
    GIF6:
      B_0x0: [0, "No TE, HT, or TC event"]
      B_0x1: [1, "A TE, HT, or TC event occurred."]
    TCIF6:
      B_0x0: [0, No TC event]
      B_0x1: [1, A TC event occurred.]
    HTIF6:
      B_0x0: [0, No HT event]
      B_0x1: [1, An HT event occurred.]
    TEIF6:
      B_0x0: [0, No TE event]
      B_0x1: [1, A TE event occurred.]
    GIF7:
      B_0x0: [0, "No TE, HT, or TC event"]
      B_0x1: [1, "A TE, HT, or TC event occurred."]
    TCIF7:
      B_0x0: [0, No TC event]
      B_0x1: [1, A TC event occurred.]
    HTIF7:
      B_0x0: [0, No HT event]
      B_0x1: [1, An HT event occurred.]
    TEIF7:
      B_0x0: [0, No TE event]
      B_0x1: [1, A TE event occurred.]
  DMA_CCR1:
    EN:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TCIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    HTIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TEIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    DIR:
      B_0x0: [0, Read from peripheral]
      B_0x1: [1, Read from memory]
    CIRC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    MINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    MSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    PL:
      B_0x0: [0, Low]
      B_0x1: [1, Medium]
      B_0x2: [2, High]
      B_0x3: [3, Very high]
    MEM2MEM:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
  DMA_CCR2:
    EN:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TCIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    HTIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TEIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    DIR:
      B_0x0: [0, Read from peripheral]
      B_0x1: [1, Read from memory]
    CIRC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    MINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    MSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    PL:
      B_0x0: [0, Low]
      B_0x1: [1, Medium]
      B_0x2: [2, High]
      B_0x3: [3, Very high]
    MEM2MEM:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
  DMA_CCR3:
    EN:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TCIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    HTIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TEIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    DIR:
      B_0x0: [0, Read from peripheral]
      B_0x1: [1, Read from memory]
    CIRC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    MINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    MSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    PL:
      B_0x0: [0, Low]
      B_0x1: [1, Medium]
      B_0x2: [2, High]
      B_0x3: [3, Very high]
    MEM2MEM:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
  DMA_CCR4:
    EN:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TCIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    HTIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TEIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    DIR:
      B_0x0: [0, Read from peripheral]
      B_0x1: [1, Read from memory]
    CIRC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    MINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    MSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    PL:
      B_0x0: [0, Low]
      B_0x1: [1, Medium]
      B_0x2: [2, High]
      B_0x3: [3, Very high]
    MEM2MEM:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
  DMA_CCR5:
    EN:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TCIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    HTIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TEIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    DIR:
      B_0x0: [0, Read from peripheral]
      B_0x1: [1, Read from memory]
    CIRC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    MINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    MSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    PL:
      B_0x0: [0, Low]
      B_0x1: [1, Medium]
      B_0x2: [2, High]
      B_0x3: [3, Very high]
    MEM2MEM:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
  DMA_CCR6:
    EN:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TCIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    HTIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TEIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    DIR:
      B_0x0: [0, Read from peripheral]
      B_0x1: [1, Read from memory]
    CIRC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    MINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    MSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    PL:
      B_0x0: [0, Low]
      B_0x1: [1, Medium]
      B_0x2: [2, High]
      B_0x3: [3, Very high]
    MEM2MEM:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
  DMA_CCR7:
    EN:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TCIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    HTIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    TEIE:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    DIR:
      B_0x0: [0, Read from peripheral]
      B_0x1: [1, Read from memory]
    CIRC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    MINC:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
    PSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    MSIZE:
      B_0x0: [0, 8 bits]
      B_0x1: [1, 16 bits]
      B_0x2: [2, 32 bits]
    PL:
      B_0x0: [0, Low]
      B_0x1: [1, Medium]
      B_0x2: [2, High]
      B_0x3: [3, Very high]
    MEM2MEM:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enabled]
EXTI:
  EXTI_RTSR1:
    RT0:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT1:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT2:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT3:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT4:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT5:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT6:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT7:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT8:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT9:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT10:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT11:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT12:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT13:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT14:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT15:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT16:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT17:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT18:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT19:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT20:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RT21:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  EXTI_FTSR1:
    FT0:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT1:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT2:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT3:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT4:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT5:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT6:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT7:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT8:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT9:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT10:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT11:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT12:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT13:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT14:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT15:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT16:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT17:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT18:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT19:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT20:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FT21:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  EXTI_SWIER1:
    SWI0:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI1:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI2:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI3:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI4:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI5:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI6:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI7:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI8:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI9:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI10:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI11:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI12:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI13:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI14:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI15:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI16:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI17:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI18:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI19:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI20:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
    SWI21:
      B_0x0: [0, No effect]
      B_0x1: [1, "Rising edge event generated on the corresponding line, followed by an interrupt"]
  EXTI_RPR1:
    RPIF0:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF1:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF2:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF3:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF4:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF5:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF6:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF7:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF8:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF9:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF10:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF11:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF12:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF13:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF14:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF15:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF16:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF17:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF18:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF19:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF20:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF21:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
  EXTI_FPR1:
    FPIF0:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF1:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF2:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF3:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF4:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF5:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF6:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF7:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF8:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF9:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF10:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF11:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF12:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF13:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF14:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF15:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF16:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF17:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF18:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF19:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF20:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF21:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
  EXTI_EXTICR1:
    EXTI0:
      B_0x00: [0, "PA[0] pin"]
      B_0x01: [1, "PB[0] pin"]
      B_0x02: [2, "PC[0] pin"]
      B_0x03: [3, "PD[0] pin"]
      B_0x05: [5, "PF[0] pin"]
    EXTI1:
      B_0x00: [0, "PA[1] pin"]
      B_0x01: [1, "PB[1] pin"]
      B_0x02: [2, "PC[1] pin"]
      B_0x03: [3, "PD[1] pin"]
      B_0x05: [5, "PF[1] pin"]
    EXTI2:
      B_0x00: [0, "PA[2] pin"]
      B_0x01: [1, "PB[2] pin"]
      B_0x02: [2, "PC[2] pin"]
      B_0x03: [3, "PD[2] pin"]
      B_0x05: [5, "PF[2] pin"]
    EXTI3:
      B_0x00: [0, "PA[3] pin"]
      B_0x01: [1, "PB[3] pin"]
      B_0x02: [2, "PC[3] pin"]
      B_0x03: [3, "PD[3] pin"]
      B_0x05: [5, "PF[3] pin"]
  EXTI_EXTICR2:
    EXTI4:
      B_0x00: [0, "PA[4] pin"]
      B_0x01: [1, "PB[4] pin"]
      B_0x02: [2, "PC[4] pin"]
      B_0x03: [3, "PD[4] pin"]
      B_0x05: [5, "PF[4] pin"]
    EXTI5:
      B_0x00: [0, "PA[5] pin"]
      B_0x01: [1, "PB[5] pin"]
      B_0x02: [2, "PC[5] pin"]
      B_0x03: [3, "PD[5] pin"]
      B_0x05: [5, "PF[5] pin"]
    EXTI6:
      B_0x00: [0, "PA[6] pin"]
      B_0x01: [1, "PB[6] pin"]
      B_0x02: [2, "PC[6] pin"]
      B_0x03: [3, "PD[6] pin"]
      B_0x05: [5, "PF[6] pin"]
    EXTI7:
      B_0x00: [0, "PA[7] pin"]
      B_0x01: [1, "PB[7] pin"]
      B_0x02: [2, "PC[7] pin"]
      B_0x03: [3, "PD[7] pin"]
      B_0x05: [5, "PF[7] pin"]
  EXTI_EXTICR3:
    EXTI8:
      B_0x00: [0, "PA[8] pin"]
      B_0x01: [1, "PB[8] pin"]
      B_0x02: [2, "PC[8] pin"]
      B_0x03: [3, "PD[8] pin"]
      B_0x05: [5, "PF[8] pin"]
    EXTI9:
      B_0x00: [0, "PA[9] pin"]
      B_0x01: [1, "PB[9] pin"]
      B_0x02: [2, "PC[9] pin"]
      B_0x03: [3, "PD[9] pin"]
      B_0x05: [5, "PF[9] pin"]
    EXTI10:
      B_0x00: [0, "PA[10] pin"]
      B_0x01: [1, "PB[10] pin"]
      B_0x02: [2, "PC[10] pin"]
      B_0x03: [3, "PD[10] pin"]
      B_0x05: [5, "PF[10] pin"]
    EXTI11:
      B_0x00: [0, "PA[11] pin"]
      B_0x01: [1, "PB[11] pin"]
      B_0x02: [2, "PC[11] pin"]
      B_0x03: [3, "PD[11] pin"]
      B_0x05: [5, "PF[11] pin"]
  EXTI_EXTICR4:
    EXTI12:
      B_0x00: [0, "PA[12] pin"]
      B_0x01: [1, "PB[12] pin"]
      B_0x02: [2, "PC[12] pin"]
      B_0x03: [3, "PD[12] pin"]
      B_0x05: [5, "PF[12] pin"]
    EXTI13:
      B_0x00: [0, "PA[13] pin"]
      B_0x01: [1, "PB[13] pin"]
      B_0x02: [2, "PC[13] pin"]
      B_0x03: [3, "PD[13] pin"]
      B_0x05: [5, "PF[13] pin"]
    EXTI14:
      B_0x00: [0, "PA[14] pin"]
      B_0x01: [1, "PB[14] pin"]
      B_0x02: [2, "PC[14] pin"]
      B_0x03: [3, "PD[14] pin"]
      B_0x05: [5, "PF[14] pin"]
    EXTI15:
      B_0x00: [0, "PA[15] pin"]
      B_0x01: [1, "PB[15] pin"]
      B_0x02: [2, "PC[15] pin"]
      B_0x03: [3, "PD[15] pin"]
      B_0x05: [5, "PF[15] pin"]
  EXTI_IMR1:
    IM0:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM1:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM2:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM3:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM4:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM5:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM6:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM7:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM8:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM9:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM10:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM11:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM12:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM13:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM14:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM15:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM16:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM17:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM18:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM19:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM20:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM21:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM22:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM23:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM24:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM25:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM26:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM27:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM28:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM29:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM30:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
    IM31:
      B_0x0: [0, wake-up with interrupt masked]
      B_0x1: [1, wake-up with interrupt unasked]
  EXTI_EMR1:
    EM0:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM1:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM2:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM3:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM4:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM5:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM6:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM7:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM8:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM9:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM10:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM11:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM12:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM13:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM14:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM15:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM16:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM17:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM18:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM19:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM20:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM21:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM22:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM23:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM24:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM25:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM26:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM27:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM28:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM29:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM30:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM31:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
  EXTI_IMR2:
    IM32:
      B_0x0: [0, wake-up with interrupt request from Line x is masked]
      B_0x1: [1, wake-up with interrupt request from Line x is unmasked]
    IM33:
      B_0x0: [0, wake-up with interrupt request from Line x is masked]
      B_0x1: [1, wake-up with interrupt request from Line x is unmasked]
    IM34:
      B_0x0: [0, wake-up with interrupt request from Line x is masked]
      B_0x1: [1, wake-up with interrupt request from Line x is unmasked]
    IM35:
      B_0x0: [0, wake-up with interrupt request from Line x is masked]
      B_0x1: [1, wake-up with interrupt request from Line x is unmasked]
    IM36:
      B_0x0: [0, wake-up with interrupt request from Line x is masked]
      B_0x1: [1, wake-up with interrupt request from Line x is unmasked]
    IM37:
      B_0x0: [0, wake-up with interrupt request from Line x is masked]
      B_0x1: [1, wake-up with interrupt request from Line x is unmasked]
  EXTI_EMR2:
    EM32:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM33:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM34:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM35:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM36:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
    EM37:
      B_0x0: [0, wake-up with event generation masked]
      B_0x1: [1, wake-up with event generation unmasked]
FLASH:
  FLASH_ACR:
    LATENCY:
      B_0x0: [0, Zero wait states]
      B_0x1: [1, One wait state]
    PRFTEN:
      B_0x0: [0, CPU Prefetch disabled]
      B_0x1: [1, CPU Prefetch enabled]
    ICEN:
      B_0x0: [0, CPU Instruction cache is disabled]
      B_0x1: [1, CPU Instruction cache is enabled]
    ICRST:
      B_0x0: [0, CPU Instruction cache is not reset]
      B_0x1: [1, CPU Instruction cache is reset]
    EMPTY:
      B_0x0: [0, Main flash memory area programmed]
      B_0x1: [1, Main flash memory area empty]
    DBG_SWEN:
      B_0x0: [0, Debugger disabled]
      B_0x1: [1, Debugger enabled]
  FLASH_CR:
    PG:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    PER:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    PNB:
      B_0x0: [0, page 0]
      B_0x1: [1, page 1]
      B_0xF: [15, page 15]
    FSTPG:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    EOPIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    ERRIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RDERRIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    SEC_PROT:
      B_0x0: [0, Disable (securable area accessible)]
      B_0x1: [1, Enable (securable area not accessible)]
  FLASH_ECCR:
    ECCCIE:
      B_0x0: [0, ECCC interrupt disabled]
      B_0x1: [1, ECCC interrupt enabled]
  FLASH_OPTR:
    RDP:
      B_0xAA: [170, "Level 0, read protection not active"]
      B_0xCC: [204, "Level 2, chip read protection active"]
    BORR_LEV:
      B_0x0: [0, BOR rising level 1 with threshold around 2.1 V]
      B_0x1: [1, BOR rising level 2 with threshold around 2.3 V]
      B_0x2: [2, BOR rising level 3 with threshold around 2.6 V]
      B_0x3: [3, BOR rising level 4 with threshold around 2.9 V]
    NRST_STOP:
      B_0x0: [0, Reset generated when entering the Stop mode]
      B_0x1: [1, No reset generated when entering the Stop mode]
    NRST_STDBY:
      B_0x0: [0, Reset generated when entering the Standby mode]
      B_0x1: [1, No reset generate when entering the Standby mode]
    NRST_SHDW:
      B_0x0: [0, Reset generated when entering the Shutdown mode]
      B_0x1: [1, No reset generated when entering the Shutdown mode]
    IWDG_SW:
      B_0x0: [0, Hardware independent watchdog]
      B_0x1: [1, Software independent watchdog]
    IWDG_STOP:
      B_0x0: [0, Independent watchdog counter is frozen in Stop mode]
      B_0x1: [1, Independent watchdog counter is running in Stop mode]
    IWDG_STDBY:
      B_0x0: [0, Independent watchdog counter is frozen in Standby mode]
      B_0x1: [1, Independent watchdog counter is running in Standby mode]
    WWDG_SW:
      B_0x0: [0, Hardware window watchdog]
      B_0x1: [1, Software window watchdog]
    BDRST:
      B_0x0: [0, Enable]
      B_0x1: [1, Disable]
    RAM_PARITY_CHECK:
      B_0x0: [0, Enable]
      B_0x1: [1, Disable]
    BKPSRAM_HW_ERASE_DISABLE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    NBOOT_SEL:
      B_0x0: [0, BOOT0 pin (legacy mode)]
      B_0x1: [1, NBOOT0 option bit]
    NBOOT0:
      B_0x0: [0, NBOOT01=10]
      B_0x1: [1, NBOOT01=11]
    NRST_MODE:
      B_0x1: [1, "Reset input only: a low level on the NRST pin generates system reset; internal RESET is not propagated to the NRST pin."]
      B_0x2: [2, "Standard GPIO: only internal RESET is possible"]
      B_0x3: [3, "Bidirectional reset: the NRST pin is configured in reset input/output (legacy) mode"]
    IRHEN:
      B_0x0: [0, Internal resets are propagated as simple pulse on NRST pin]
      B_0x1: [1, Internal resets drives NRST pin low until it is seen as low level]
  FLASH_SECR:
    BOOT_LOCK:
      B_0x0: [0, Boot based on the pad/option bit configuration]
      B_0x1: [1, Boot forced from main flash memory]
GPIOA:
  GPIOA_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIOA_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIOA_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
  GPIOA_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
  GPIOA_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
  GPIOA_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIOA_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOA_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOA_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
GPIOB:
  GPIOB_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIOB_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIOB_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
  GPIOB_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
  GPIOB_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
  GPIOB_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIOB_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOB_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOB_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
GPIOC:
  GPIOC_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIOC_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIOC_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
  GPIOC_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
  GPIOC_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
  GPIOC_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIOC_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOC_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOC_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
GPIOD:
  GPIOD_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIOD_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIOD_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
  GPIOD_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
  GPIOD_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
  GPIOD_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIOD_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOD_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOD_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
GPIOE:
  GPIOE_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIOE_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIOE_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
  GPIOE_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
  GPIOE_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
  GPIOE_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIOE_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOE_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOE_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
GPIOF:
  GPIOF_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIOF_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIOF_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very high speed]
  GPIOF_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
  GPIOF_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Sets the corresponding ODx bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Resets the corresponding ODx bit]
  GPIOF_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIOF_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOF_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIOF_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODx bit]
      B_0x1: [1, Reset the corresponding ODx bit]
IWDG:
  IWDG_PR:
    PR:
      B_0x0: [0, divider / 4]
      B_0x1: [1, divider / 8]
      B_0x2: [2, divider / 16]
      B_0x3: [3, divider / 32]
      B_0x4: [4, divider / 64]
      B_0x5: [5, divider / 128]
      B_0x6: [6, divider / 256]
      B_0x7: [7, divider / 512]
  IWDG_SR:
    ONF:
      B_0x0: [0, The IWDG is not activated]
      B_0x1: [1, The IWDG is activated and needs to be refreshed regularly by the application]
  IWDG_EWCR:
    EWIE:
      B_0x0: [0, The early interrupt interface is disabled.]
      B_0x1: [1, The early interrupt interface is enabled.]
I2C1:
  I2C_CR1:
    PE:
      B_0x0: [0, Peripheral disable]
      B_0x1: [1, Peripheral enable]
    TXIE:
      B_0x0: [0, Transmit (TXIS) interrupt disabled]
      B_0x1: [1, Transmit (TXIS) interrupt enabled]
    RXIE:
      B_0x0: [0, Receive (RXNE) interrupt disabled]
      B_0x1: [1, Receive (RXNE) interrupt enabled]
    ADDRIE:
      B_0x0: [0, Address match (ADDR) interrupts disabled]
      B_0x1: [1, Address match (ADDR) interrupts enabled]
    NACKIE:
      B_0x0: [0, Not acknowledge (NACKF) received interrupts disabled]
      B_0x1: [1, Not acknowledge (NACKF) received interrupts enabled]
    STOPIE:
      B_0x0: [0, Stop detection (STOPF) interrupt disabled]
      B_0x1: [1, Stop detection (STOPF) interrupt enabled]
    TCIE:
      B_0x0: [0, Transfer complete interrupt disabled]
      B_0x1: [1, Transfer complete interrupt enabled]
    ERRIE:
      B_0x0: [0, Error detection interrupts disabled]
      B_0x1: [1, Error detection interrupts enabled]
    DNF:
      B_0x0: [0, Digital filter disabled]
      B_0x1: [1, Digital filter enabled and filtering capability up to 1 t<sub>I2CCLK</sub>]
      B_0xF: [15, digital filter enabled and filtering capability up to15 t<sub>I2CCLK</sub>]
    ANFOFF:
      B_0x0: [0, Analog noise filter enabled]
      B_0x1: [1, Analog noise filter disabled]
    TXDMAEN:
      B_0x0: [0, DMA mode disabled for transmission]
      B_0x1: [1, DMA mode enabled for transmission]
    RXDMAEN:
      B_0x0: [0, DMA mode disabled for reception]
      B_0x1: [1, DMA mode enabled for reception]
    SBC:
      B_0x0: [0, Slave byte control disabled]
      B_0x1: [1, Slave byte control enabled]
    NOSTRETCH:
      B_0x0: [0, Clock stretching enabled]
      B_0x1: [1, Clock stretching disabled]
    WUPEN:
      B_0x0: [0, Wake-up from Stop mode disable.]
      B_0x1: [1, Wake-up from Stop mode enable.]
    GCEN:
      B_0x0: [0, General call disabled. Address 0b00000000 is NACKed.]
      B_0x1: [1, General call enabled. Address 0b00000000 is ACKed.]
    FMP:
      B_0x0: [0, 20 mA I/O drive disabled]
      B_0x1: [1, 20 mA I/O drive enabled]
    ADDRACLR:
      B_0x0: [0, "ADDR flag is set by hardware, cleared by software by setting ADDRCF bit."]
      B_0x1: [1, "ADDR flag remains cleared by hardware. This mode can be used in slave mode, to avoid the ADDR clock stretching if the I2C enables only one slave address. This allows a slave data management by DMA only, without any interrupt from peripheral."]
    STOPFACLR:
      B_0x0: [0, "STOPF flag is set by hardware, cleared by software by setting STOPCF bit."]
      B_0x1: [1, "STOPF flag remains cleared by hardware. This mode can be used in NOSTRETCH slave mode, to avoid the overrun error if the STOPF flag is not cleared before next data transmission. This allows a slave data management by DMA only, without any interrupt from peripheral."]
  I2C_CR2:
    RD_WRN:
      B_0x0: [0, Master requests a write transfer]
      B_0x1: [1, Master requests a read transfer]
    ADD10:
      B_0x0: [0, The master operates in 7-bit addressing mode]
      B_0x1: [1, The master operates in 10-bit addressing mode]
    HEAD10R:
      B_0x0: [0, "The master sends the complete 10-bit slave address read sequence: Start + 2 bytes 10-bit address in write direction + Restart + first seven bits of the 10-bit address in read direction."]
      B_0x1: [1, "The master only sends the first seven bits of the 10-bit address, followed by Read direction."]
    START:
      B_0x0: [0, No Start generation]
      B_0x1: [1, "Restart/Start generation:"]
    STOP:
      B_0x0: [0, No Stop generation]
      B_0x1: [1, Stop generation after current byte transfer]
    NACK:
      B_0x0: [0, an ACK is sent after current received byte.]
      B_0x1: [1, a NACK is sent after current received byte.]
    RELOAD:
      B_0x0: [0, The transfer is completed after the NBYTES data transfer (STOP or RESTART follows).]
      B_0x1: [1, "The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). TCR flag is set when NBYTES data are transferred, stretching SCL low."]
    AUTOEND:
      B_0x0: [0, "software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low."]
      B_0x1: [1, "Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred."]
  I2C_OAR1:
    OA1MODE:
      B_0x0: [0, Own address 1 is a 7-bit address.]
      B_0x1: [1, Own address 1 is a 10-bit address.]
    OA1EN:
      B_0x0: [0, Own address 1 disabled. The received slave address OA1 is NACKed.]
      B_0x1: [1, Own address 1 enabled. The received slave address OA1 is ACKed.]
  I2C_OAR2:
    OA2MSK:
      B_0x0: [0, No mask]
      B_0x1: [1, "OA2[1] is masked and dont care. Only OA2[7:2] are compared."]
      B_0x2: [2, "OA2[2:1] are masked and dont care. Only OA2[7:3] are compared."]
      B_0x3: [3, "OA2[3:1] are masked and dont care. Only OA2[7:4] are compared."]
      B_0x4: [4, "OA2[4:1] are masked and dont care. Only OA2[7:5] are compared."]
      B_0x5: [5, "OA2[5:1] are masked and dont care. Only OA2[7:6] are compared."]
      B_0x6: [6, "OA2[6:1] are masked and dont care. Only OA2[7] is compared."]
      B_0x7: [7, "OA2[7:1] are masked and dont care. No comparison is done, and all (except reserved) 7-bit received addresses are acknowledged."]
    OA2EN:
      B_0x0: [0, Own address 2 disabled. The received slave address OA2 is NACKed.]
      B_0x1: [1, Own address 2 enabled. The received slave address OA2 is ACKed.]
  I2C_TIMEOUTR:
    TIDLE:
      B_0x0: [0, TIMEOUTA is used to detect SCL low timeout]
      B_0x1: [1, TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition)]
    TIMOUTEN:
      B_0x0: [0, SCL timeout detection is disabled]
      B_0x1: [1, "SCL timeout detection is enabled: when SCL is low for more than t<sub>TIMEOUT</sub> (TIDLE = 0) or high for more than t<sub>IDLE </sub>(TIDLE = 1), a timeout error is detected (TIMEOUT = 1)."]
    TEXTEN:
      B_0x0: [0, Extended clock timeout detection is disabled]
      B_0x1: [1, "Extended clock timeout detection is enabled. When a cumulative SCL stretch for more than t<sub>LOW:EXT </sub>is done by the I2C interface, a timeout error is detected (TIMEOUT = 1)."]
  I2C_ISR:
    DIR:
      B_0x0: [0, "Write transfer, slave enters receiver mode."]
      B_0x1: [1, "Read transfer, slave enters transmitter mode."]
LCD:
  LCD_CR:
    LCDEN:
      B_0x0: [0, LCD controller disabled]
      B_0x1: [1, LCD controller enabled]
    VSEL:
      B_0x0: [0, Internal source (voltage stepup converter)]
      B_0x1: [1, External source (VLCD pin)]
    DUTY:
      B_0x0: [0, Static duty]
      B_0x1: [1, 1/2 duty]
      B_0x2: [2, 1/3 duty]
      B_0x3: [3, 1/4 duty]
      B_0x4: [4, 1/8 duty]
    BIAS:
      B_0x0: [0, Bias 1/4]
      B_0x1: [1, Bias 1/2]
      B_0x2: [2, Bias 1/3]
    MUX_SEG:
      B_0x0: [0, SEG pin multiplexing disabled]
      B_0x1: [1, "SEG[31:28] multiplexed with SEG[43:40]"]
    BUFEN:
      B_0x0: [0, Output buffer disabled]
      B_0x1: [1, Output buffer enabled]
  LCD_FCR:
    HD:
      B_0x0: [0, Permanent high drive disabled]
      B_0x1: [1, "Permanent high drive enabled. When HD = 1, PON[2:0] must be programmed to 001."]
    SOFIE:
      B_0x0: [0, LCD start-of-frame interrupt disabled]
      B_0x1: [1, LCD start-of-frame interrupt enabled]
    UDDIE:
      B_0x0: [0, LCD update display done interrupt disabled]
      B_0x1: [1, LCD update display done interrupt enabled]
    PON:
      B_0x0: [0, 0 1s]
      B_0x1: [1, 244 1s]
      B_0x2: [2, 488 1s]
      B_0x3: [3, 782 1s]
      B_0x4: [4, 976 1s]
      B_0x5: [5, 1.22 ms]
      B_0x6: [6, 1.46 ms]
      B_0x7: [7, 1.71 ms]
    DEAD:
      B_0x0: [0, No dead time]
      B_0x1: [1, 1 phase period dead time]
      B_0x2: [2, 2 phase period dead time]
      B_0x7: [7, 7 phase period dead time]
    CC:
      B_0x0: [0, V<sub>LCD0</sub>]
      B_0x1: [1, V<sub>LCD1</sub>]
      B_0x2: [2, V<sub>LCD2</sub>]
      B_0x3: [3, V<sub>LCD3</sub>]
      B_0x4: [4, V<sub>LCD4</sub>]
      B_0x5: [5, V<sub>LCD5</sub>]
      B_0x6: [6, V<sub>LCD6</sub>]
      B_0x7: [7, V<sub>LCD7</sub>]
    BLINKF:
      B_0x0: [0, f<sub>LCD</sub>/8]
      B_0x1: [1, f<sub>LCD</sub>/16]
      B_0x2: [2, f<sub>LCD</sub>/32]
      B_0x3: [3, f<sub>LCD</sub>/64]
      B_0x4: [4, f<sub>LCD</sub>/128]
      B_0x5: [5, f<sub>LCD</sub>/256]
      B_0x6: [6, f<sub>LCD</sub>/512]
      B_0x7: [7, f<sub>LCD</sub>/1024]
    BLINK:
      B_0x0: [0, Blink disabled]
      B_0x1: [1, "Blink enabled on SEG[0], COM[0] (1 pixel)"]
      B_0x2: [2, "Blink enabled on SEG[0], all COMs (up to 8 pixels depending on the programmed duty)"]
      B_0x3: [3, Blink enabled on all SEGs and all COMs (all pixels)]
    DIV:
      B_0x0: [0, ck_div = ck_ps/16]
      B_0x1: [1, ck_div = ck_ps/17]
      B_0xF: [15, ck_div = ck_ps/31]
    PS:
      B_0x0: [0, ck_ps = LCDCLK]
      B_0x1: [1, ck_ps = LCDCLK/2]
      B_0xF: [15, ck_ps = LCDCLK/32768]
  LCD_SR:
    ENS:
      B_0x0: [0, LCD controller disabled]
      B_0x1: [1, LCD controller enabled]
    SOF:
      B_0x0: [0, No event]
      B_0x1: [1, Start-of-frame event occurred. An LCD SOF interrupt is generated if SOFIE is set.]
    UDR:
      B_0x0: [0, No effect]
      B_0x1: [1, Update display request]
    UDD:
      B_0x0: [0, No event]
      B_0x1: [1, Update display request done. A UDD interrupt is generated if UDDIE = 1 in LCD_FCR.]
    RDY:
      B_0x0: [0, Not ready]
      B_0x1: [1, Stepup converter enabled and ready to provide the correct voltage]
    FCRSF:
      B_0x0: [0, LCD frame control register not yet synchronized]
      B_0x1: [1, LCD frame control register synchronized]
  LCD_CLR:
    SOFC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear SOF flag.]
    UDDC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear UDD flag.]
  LCD_RAM0:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM1:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM2:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM3:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM4:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM5:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM6:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM7:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM8:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM9:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM10:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM11:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM12:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM13:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM14:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
  LCD_RAM15:
    SEGMENT_DATA:
      B_0x0: [0, Pixel inactive]
      B_0x1: [1, Pixel active]
LPTIM1:
  LPTIM1_ISR_OUTPUT:
    CC1IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR1 register's value"]
    CC2IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR2 register's value"]
    CC3IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR3 register's value."]
    CC4IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR4 register's value"]
  LPTIM1_ISR_INPUT:
    CC1IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR1 register. (An edge has been detected on IC1 which matches the selected polarity). The CC1IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA).CC1IF flag can be cleared by writing 1 to the CC1CF bit in the LPTIM_ICR register.]
    CC2IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR2 register. (An edge has been detected on IC2 which matches the selected polarity). The CC2IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA). The CC2IF flag can be cleared by writing 1 to the CC2CF bit in the LPTIM_ICR register.]
    CC3IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR3 register. (An edge has been detected on IC3 which matches the selected polarity). The CC3IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA). The CC3IF flag can be cleared by writing 1 to the CC3CF bit in the LPTIM_ICR register.]
    CC4IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR4 register. (An edge has been detected on IC4 which matches the selected polarity). The CC4IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA). The CC4IF flag can be cleared by writing 1 to the CC4CF bit in the LPTIM_ICR register.]
    CC1OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR1 register while CC1IF flag was already set.]
    CC2OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR2 register while CC2IF flag was already set.]
    CC3OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR3 register while CC3IF flag was already set]
    CC4OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR4 register while CC4IF flag was already set]
  LPTIM1_DIER_OUTPUT:
    CC1IE:
      B_0x0: [0, Capture/compare 1 interrupt disabled]
      B_0x1: [1, Capture/compare 1 interrupt enabled]
    ARRMIE:
      B_0x0: [0, ARRM interrupt disabled]
      B_0x1: [1, ARRM interrupt enabled]
    EXTTRIGIE:
      B_0x0: [0, EXTTRIG interrupt disabled]
      B_0x1: [1, EXTTRIG interrupt enabled]
    CMP1OKIE:
      B_0x0: [0, CMPOK register 1 interrupt disabled]
      B_0x1: [1, CMPOK register 1 interrupt enabled]
    ARROKIE:
      B_0x0: [0, ARROK interrupt disabled]
      B_0x1: [1, ARROK interrupt enabled]
    UPIE:
      B_0x0: [0, UP interrupt disabled]
      B_0x1: [1, UP interrupt enabled]
    DOWNIE:
      B_0x0: [0, DOWN interrupt disabled]
      B_0x1: [1, DOWN interrupt enabled]
    UEIE:
      B_0x0: [0, Update event interrupt disabled]
      B_0x1: [1, Update event interrupt enabled]
    REPOKIE:
      B_0x0: [0, Repetition register update OK interrupt disabled]
      B_0x1: [1, Repetition register update OK interrupt enabled]
    CC2IE:
      B_0x0: [0, Capture/compare 2 interrupt disabled]
      B_0x1: [1, Capture/compare 2 interrupt enabled]
    CC3IE:
      B_0x0: [0, Capture/compare 3 interrupt disabled]
      B_0x1: [1, Capture/compare 3 interrupt enabled]
    CC4IE:
      B_0x0: [0, Capture/compare 4 interrupt disabled]
      B_0x1: [1, Capture/compare 4 interrupt enabled]
    CMP2OKIE:
      B_0x0: [0, CMPOK register 2 interrupt disabled]
      B_0x1: [1, CMPOK register 2 interrupt enabled]
    CMP3OKIE:
      B_0x0: [0, CMPOK register 3 interrupt disabled]
      B_0x1: [1, CMPOK register 3 interrupt enabled]
    CMP4OKIE:
      B_0x0: [0, CMPOK register 4 interrupt disabled]
      B_0x1: [1, CMPOK register 4 interrupt enabled]
    UEDE:
      B_0x0: [0, "UE DMA request disabled. Writing '0' to the UEDE bit resets the associated ue_dma_req signal."]
      B_0x1: [1, UE DMA request enabled]
  LPTIM1_DIER_INPUT:
    CC1IE:
      B_0x0: [0, Capture/compare 1 interrupt disabled]
      B_0x1: [1, Capture/compare 1 interrupt enabled]
    ARRMIE:
      B_0x0: [0, ARRM interrupt disabled]
      B_0x1: [1, ARRM interrupt enabled]
    EXTTRIGIE:
      B_0x0: [0, EXTTRIG interrupt disabled]
      B_0x1: [1, EXTTRIG interrupt enabled]
    ARROKIE:
      B_0x0: [0, ARROK interrupt disabled]
      B_0x1: [1, ARROK interrupt enabled]
    UPIE:
      B_0x0: [0, UP interrupt disabled]
      B_0x1: [1, UP interrupt enabled]
    DOWNIE:
      B_0x0: [0, DOWN interrupt disabled]
      B_0x1: [1, DOWN interrupt enabled]
    UEIE:
      B_0x0: [0, Update event interrupt disabled]
      B_0x1: [1, Update event interrupt enabled]
    REPOKIE:
      B_0x0: [0, Repetition register update OK interrupt disabled]
      B_0x1: [1, Repetition register update OK interrupt enabled]
    CC2IE:
      B_0x0: [0, Capture/compare 2 interrupt disabled]
      B_0x1: [1, Capture/compare 2 interrupt enabled]
    CC3IE:
      B_0x0: [0, Capture/compare 3 interrupt disabled]
      B_0x1: [1, Capture/compare 3 interrupt enabled]
    CC4IE:
      B_0x0: [0, Capture/compare 4 interrupt disabled]
      B_0x1: [1, Capture/compare 4 interrupt enabled]
    CC1OIE:
      B_0x0: [0, CC1 over-capture interrupt disabled]
      B_0x1: [1, CC1 over-capture interrupt enabled]
    CC2OIE:
      B_0x0: [0, CC2 over-capture interrupt disabled]
      B_0x1: [1, CC2 over-capture interrupt enabled]
    CC3OIE:
      B_0x0: [0, CC3 over-capture interrupt disabled]
      B_0x1: [1, CC3 over-capture interrupt enabled]
    CC4OIE:
      B_0x0: [0, CC4 over-capture interrupt disabled]
      B_0x1: [1, CC4 over-capture interrupt enabled]
    CC1DE:
      B_0x0: [0, "CC1 DMA request disabled. Writing '0' to the CC1DE bit resets the associated ic1_dma_req signal."]
      B_0x1: [1, CC1 DMA request enabled]
    UEDE:
      B_0x0: [0, "UE DMA request disabled. Writing '0' to the UEDE bit resets the associated ue_dma_req signal."]
      B_0x1: [1, UE DMA request enabled]
    CC2DE:
      B_0x0: [0, "CC2 DMA request disabled. Writing '0' to the CC2DE bit resets the associated ic2_dma_req signal."]
      B_0x1: [1, CC2 DMA request enabled]
    CC3DE:
      B_0x0: [0, "CC3 DMA request disabled. Writing '0' to the CC3DE bit resets the associated ic3_dma_req signal."]
      B_0x1: [1, CC3 DMA request enabled]
    CC4DE:
      B_0x0: [0, "CC4 DMA request disabled. Writing '0' to the CC4DE bit resets the associated ic4_dma_req signal."]
      B_0x1: [1, CC4 DMA request enabled]
  LPTIM1_CFGR:
    CKSEL:
      B_0x0: [0, LPTIM is clocked by internal clock source (APB clock or any of the embedded oscillators)]
      B_0x1: [1, LPTIM is clocked by an external clock source through the LPTIM external Input1]
    CKPOL:
      B_0x0: [0, the rising edge is the active edge used for counting.]
      B_0x1: [1, the falling edge is the active edge used for counting.]
      B_0x2: [2, "both edges are active edges. When both external clock signal edges are considered active ones, the LPTIM must also be clocked by an internal clock source with a frequency equal to at least four times the external clock frequency."]
      B_0x3: [3, not allowed]
    CKFLT:
      B_0x0: [0, any external clock signal level change is considered as a valid transition]
      B_0x1: [1, external clock signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external clock signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external clock signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
    TRGFLT:
      B_0x0: [0, any trigger active level change is considered as a valid trigger]
      B_0x1: [1, trigger active level change must be stable for at least 2 clock periods before it is considered as valid trigger.]
      B_0x2: [2, trigger active level change must be stable for at least 4 clock periods before it is considered as valid trigger.]
      B_0x3: [3, trigger active level change must be stable for at least 8 clock periods before it is considered as valid trigger.]
    PRESC:
      B_0x0: [0, /1]
      B_0x1: [1, /2]
      B_0x2: [2, /4]
      B_0x3: [3, /8]
      B_0x4: [4, /16]
      B_0x5: [5, /32]
      B_0x6: [6, /64]
      B_0x7: [7, /128]
    TRIGSEL:
      B_0x0: [0, LPTIM1_ext_trig0]
      B_0x1: [1, LPTIM1_ext_trig1]
      B_0x2: [2, LPTIM1_ext_trig2]
      B_0x3: [3, LPTIM1_ext_trig3]
      B_0x4: [4, LPTIM1_ext_trig4]
      B_0x5: [5, LPTIM1_ext_trig5]
      B_0x6: [6, LPTIM1_ext_trig6]
      B_0x7: [7, LPTIM1_ext_trig7]
    TRIGEN:
      B_0x0: [0, software trigger (counting start is initiated by software)]
      B_0x1: [1, rising edge is the active edge]
      B_0x2: [2, falling edge is the active edge]
      B_0x3: [3, both edges are active edges]
    TIMOUT:
      B_0x0: [0, A trigger event arriving when the timer is already started is ignored]
      B_0x1: [1, A trigger event arriving when the timer is already started resets and restarts the LPTIM counter and the repetition counter]
    WAVE:
      B_0x0: [0, Deactivate Set-once mode]
      B_0x1: [1, Activate the Set-once mode]
    PRELOAD:
      B_0x0: [0, Registers are updated after each APB bus write access]
      B_0x1: [1, Registers are updated at the end of the current LPTIM period]
    COUNTMODE:
      B_0x0: [0, the counter is incremented following each internal clock pulse]
      B_0x1: [1, the counter is incremented following each valid clock pulse on the LPTIM external Input1]
    ENC:
      B_0x0: [0, Encoder mode disabled]
      B_0x1: [1, Encoder mode enabled]
  LPTIM1_CR:
    ENABLE:
      B_0x0: [0, "LPTIM is disabled. Writing '0' to the ENABLE bit resets all the DMA request signals (input capture and update event DMA requests)."]
      B_0x1: [1, LPTIM is enabled]
  LPTIM1_CFGR2:
    IN1SEL:
      B_0x0: [0, LPTIM1_in1_mux0]
      B_0x1: [1, LPTIM1_in1_mux1]
      B_0x2: [2, LPTIM1_in1_mux2]
      B_0x3: [3, LPTIM1_in1_mux3]
    IN2SEL:
      B_0x0: [0, LPTIM1_in2_mux0]
      B_0x1: [1, LPTIM1_in2_mux1]
      B_0x2: [2, LPTIM1_in2_mux2]
      B_0x3: [3, LPTIM1_in2_mux3]
    IC1SEL:
      B_0x0: [0, LPTIM1_ic1_mux0]
      B_0x1: [1, LPTIM1_ic1_mux1]
      B_0x2: [2, LPTIM1_ic1_mux2]
      B_0x3: [3, LPTIM1_ic1_mux3]
    IC2SEL:
      B_0x0: [0, LPTIM1_ic2_mux0]
      B_0x1: [1, LPTIM1_ic2_mux1]
      B_0x2: [2, LPTIM1_ic2_mux2]
      B_0x3: [3, LPTIM1_ic2_mux3]
  LPTIM1_CCMR1:
    CC1SEL:
      B_0x0: [0, CC1 channel is configured in output PWM mode]
      B_0x1: [1, CC1 channel is configured in input capture mode]
    IC1PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC1F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
    CC2SEL:
      B_0x0: [0, CC2 channel is configured in output PWM mode]
      B_0x1: [1, CC2 channel is configured in input capture mode]
    IC2PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC2F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
  LPTIM1_CCMR2:
    CC3SEL:
      B_0x0: [0, CC3 channel is configured in output PWM mode]
      B_0x1: [1, CC3 channel is configured in input capture mode]
    CC3E:
      B_0x0: [0, "Capture disabled. Writing '0' to the CC3E bit resets the associated ic3_dma_req signal."]
      B_0x1: [1, Capture enabled.]
    CC3P:
      B_0x0: [0, "rising edge, circuit is sensitive to IC3 rising edge"]
      B_0x1: [1, "falling edge, circuit is sensitive to IC3 falling edge"]
      B_0x2: [2, "reserved, do not use this configuration."]
      B_0x3: [3, "both edges, circuit is sensitive to both IC3 rising and falling edges."]
    IC3PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC3F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
    CC4SEL:
      B_0x0: [0, CC4 channel is configured in output PWM mode]
      B_0x1: [1, CC4 channel is configured in input capture mode]
    CC4E:
      B_0x0: [0, "Capture disabled. Writing '0' to the CC4E bit resets the associated ic4_dma_req signal."]
      B_0x1: [1, Capture enabled.]
    CC4P:
      B_0x0: [0, "rising edge, circuit is sensitive to IC4 rising edge"]
      B_0x1: [1, "falling edge, circuit is sensitive to IC4 falling edge"]
      B_0x2: [2, "reserved, do not use this configuration."]
      B_0x3: [3, "both edges, circuit is sensitive to both IC4 rising and falling edges."]
    IC4PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC4F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
LPTIM2:
  LPTIM2_ISR_OUTPUT:
    CC1IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR1 register's value"]
    CC2IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR2 register's value"]
    CC3IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR3 register's value."]
    CC4IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR4 register's value"]
  LPTIM2_ISR_INPUT:
    CC1IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR1 register. (An edge has been detected on IC1 which matches the selected polarity). The CC1IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA).CC1IF flag can be cleared by writing 1 to the CC1CF bit in the LPTIM_ICR register.]
    CC2IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR2 register. (An edge has been detected on IC2 which matches the selected polarity). The CC2IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA). The CC2IF flag can be cleared by writing 1 to the CC2CF bit in the LPTIM_ICR register.]
    CC3IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR3 register. (An edge has been detected on IC3 which matches the selected polarity). The CC3IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA). The CC3IF flag can be cleared by writing 1 to the CC3CF bit in the LPTIM_ICR register.]
    CC4IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR4 register. (An edge has been detected on IC4 which matches the selected polarity). The CC4IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA). The CC4IF flag can be cleared by writing 1 to the CC4CF bit in the LPTIM_ICR register.]
    CC1OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR1 register while CC1IF flag was already set.]
    CC2OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR2 register while CC2IF flag was already set.]
    CC3OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR3 register while CC3IF flag was already set]
    CC4OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR4 register while CC4IF flag was already set]
  LPTIM2_DIER_OUTPUT:
    CC1IE:
      B_0x0: [0, Capture/compare 1 interrupt disabled]
      B_0x1: [1, Capture/compare 1 interrupt enabled]
    ARRMIE:
      B_0x0: [0, ARRM interrupt disabled]
      B_0x1: [1, ARRM interrupt enabled]
    EXTTRIGIE:
      B_0x0: [0, EXTTRIG interrupt disabled]
      B_0x1: [1, EXTTRIG interrupt enabled]
    CMP1OKIE:
      B_0x0: [0, CMPOK register 1 interrupt disabled]
      B_0x1: [1, CMPOK register 1 interrupt enabled]
    ARROKIE:
      B_0x0: [0, ARROK interrupt disabled]
      B_0x1: [1, ARROK interrupt enabled]
    UPIE:
      B_0x0: [0, UP interrupt disabled]
      B_0x1: [1, UP interrupt enabled]
    DOWNIE:
      B_0x0: [0, DOWN interrupt disabled]
      B_0x1: [1, DOWN interrupt enabled]
    UEIE:
      B_0x0: [0, Update event interrupt disabled]
      B_0x1: [1, Update event interrupt enabled]
    REPOKIE:
      B_0x0: [0, Repetition register update OK interrupt disabled]
      B_0x1: [1, Repetition register update OK interrupt enabled]
    CC2IE:
      B_0x0: [0, Capture/compare 2 interrupt disabled]
      B_0x1: [1, Capture/compare 2 interrupt enabled]
    CC3IE:
      B_0x0: [0, Capture/compare 3 interrupt disabled]
      B_0x1: [1, Capture/compare 3 interrupt enabled]
    CC4IE:
      B_0x0: [0, Capture/compare 4 interrupt disabled]
      B_0x1: [1, Capture/compare 4 interrupt enabled]
    CMP2OKIE:
      B_0x0: [0, CMPOK register 2 interrupt disabled]
      B_0x1: [1, CMPOK register 2 interrupt enabled]
    CMP3OKIE:
      B_0x0: [0, CMPOK register 3 interrupt disabled]
      B_0x1: [1, CMPOK register 3 interrupt enabled]
    CMP4OKIE:
      B_0x0: [0, CMPOK register 4 interrupt disabled]
      B_0x1: [1, CMPOK register 4 interrupt enabled]
    UEDE:
      B_0x0: [0, "UE DMA request disabled. Writing '0' to the UEDE bit resets the associated ue_dma_req signal."]
      B_0x1: [1, UE DMA request enabled]
  LPTIM2_DIER_INPUT:
    CC1IE:
      B_0x0: [0, Capture/compare 1 interrupt disabled]
      B_0x1: [1, Capture/compare 1 interrupt enabled]
    ARRMIE:
      B_0x0: [0, ARRM interrupt disabled]
      B_0x1: [1, ARRM interrupt enabled]
    EXTTRIGIE:
      B_0x0: [0, EXTTRIG interrupt disabled]
      B_0x1: [1, EXTTRIG interrupt enabled]
    ARROKIE:
      B_0x0: [0, ARROK interrupt disabled]
      B_0x1: [1, ARROK interrupt enabled]
    UPIE:
      B_0x0: [0, UP interrupt disabled]
      B_0x1: [1, UP interrupt enabled]
    DOWNIE:
      B_0x0: [0, DOWN interrupt disabled]
      B_0x1: [1, DOWN interrupt enabled]
    UEIE:
      B_0x0: [0, Update event interrupt disabled]
      B_0x1: [1, Update event interrupt enabled]
    REPOKIE:
      B_0x0: [0, Repetition register update OK interrupt disabled]
      B_0x1: [1, Repetition register update OK interrupt enabled]
    CC2IE:
      B_0x0: [0, Capture/compare 2 interrupt disabled]
      B_0x1: [1, Capture/compare 2 interrupt enabled]
    CC3IE:
      B_0x0: [0, Capture/compare 3 interrupt disabled]
      B_0x1: [1, Capture/compare 3 interrupt enabled]
    CC4IE:
      B_0x0: [0, Capture/compare 4 interrupt disabled]
      B_0x1: [1, Capture/compare 4 interrupt enabled]
    CC1OIE:
      B_0x0: [0, CC1 over-capture interrupt disabled]
      B_0x1: [1, CC1 over-capture interrupt enabled]
    CC2OIE:
      B_0x0: [0, CC2 over-capture interrupt disabled]
      B_0x1: [1, CC2 over-capture interrupt enabled]
    CC3OIE:
      B_0x0: [0, CC3 over-capture interrupt disabled]
      B_0x1: [1, CC3 over-capture interrupt enabled]
    CC4OIE:
      B_0x0: [0, CC4 over-capture interrupt disabled]
      B_0x1: [1, CC4 over-capture interrupt enabled]
    CC1DE:
      B_0x0: [0, "CC1 DMA request disabled. Writing '0' to the CC1DE bit resets the associated ic1_dma_req signal."]
      B_0x1: [1, CC1 DMA request enabled]
    UEDE:
      B_0x0: [0, "UE DMA request disabled. Writing '0' to the UEDE bit resets the associated ue_dma_req signal."]
      B_0x1: [1, UE DMA request enabled]
    CC2DE:
      B_0x0: [0, "CC2 DMA request disabled. Writing '0' to the CC2DE bit resets the associated ic2_dma_req signal."]
      B_0x1: [1, CC2 DMA request enabled]
    CC3DE:
      B_0x0: [0, "CC3 DMA request disabled. Writing '0' to the CC3DE bit resets the associated ic3_dma_req signal."]
      B_0x1: [1, CC3 DMA request enabled]
    CC4DE:
      B_0x0: [0, "CC4 DMA request disabled. Writing '0' to the CC4DE bit resets the associated ic4_dma_req signal."]
      B_0x1: [1, CC4 DMA request enabled]
  LPTIM2_CFGR:
    CKSEL:
      B_0x0: [0, LPTIM is clocked by internal clock source (APB clock or any of the embedded oscillators)]
      B_0x1: [1, LPTIM is clocked by an external clock source through the LPTIM external Input1]
    CKPOL:
      B_0x0: [0, the rising edge is the active edge used for counting.]
      B_0x1: [1, the falling edge is the active edge used for counting.]
      B_0x2: [2, "both edges are active edges. When both external clock signal edges are considered active ones, the LPTIM must also be clocked by an internal clock source with a frequency equal to at least four times the external clock frequency."]
      B_0x3: [3, not allowed]
    CKFLT:
      B_0x0: [0, any external clock signal level change is considered as a valid transition]
      B_0x1: [1, external clock signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external clock signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external clock signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
    TRGFLT:
      B_0x0: [0, any trigger active level change is considered as a valid trigger]
      B_0x1: [1, trigger active level change must be stable for at least 2 clock periods before it is considered as valid trigger.]
      B_0x2: [2, trigger active level change must be stable for at least 4 clock periods before it is considered as valid trigger.]
      B_0x3: [3, trigger active level change must be stable for at least 8 clock periods before it is considered as valid trigger.]
    PRESC:
      B_0x0: [0, /1]
      B_0x1: [1, /2]
      B_0x2: [2, /4]
      B_0x3: [3, /8]
      B_0x4: [4, /16]
      B_0x5: [5, /32]
      B_0x6: [6, /64]
      B_0x7: [7, /128]
    TRIGSEL:
      B_0x0: [0, LPTIM2_ext_trig0]
      B_0x1: [1, LPTIM2_ext_trig1]
      B_0x2: [2, LPTIM2_ext_trig2]
      B_0x3: [3, LPTIM2_ext_trig3]
      B_0x4: [4, LPTIM2_ext_trig4]
      B_0x5: [5, LPTIM2_ext_trig5]
      B_0x6: [6, LPTIM2_ext_trig6]
      B_0x7: [7, LPTIM2_ext_trig7]
    TRIGEN:
      B_0x0: [0, software trigger (counting start is initiated by software)]
      B_0x1: [1, rising edge is the active edge]
      B_0x2: [2, falling edge is the active edge]
      B_0x3: [3, both edges are active edges]
    TIMOUT:
      B_0x0: [0, A trigger event arriving when the timer is already started is ignored]
      B_0x1: [1, A trigger event arriving when the timer is already started resets and restarts the LPTIM counter and the repetition counter]
    WAVE:
      B_0x0: [0, Deactivate Set-once mode]
      B_0x1: [1, Activate the Set-once mode]
    PRELOAD:
      B_0x0: [0, Registers are updated after each APB bus write access]
      B_0x1: [1, Registers are updated at the end of the current LPTIM period]
    COUNTMODE:
      B_0x0: [0, the counter is incremented following each internal clock pulse]
      B_0x1: [1, the counter is incremented following each valid clock pulse on the LPTIM external Input1]
    ENC:
      B_0x0: [0, Encoder mode disabled]
      B_0x1: [1, Encoder mode enabled]
  LPTIM2_CR:
    ENABLE:
      B_0x0: [0, "LPTIM is disabled. Writing '0' to the ENABLE bit resets all the DMA request signals (input capture and update event DMA requests)."]
      B_0x1: [1, LPTIM is enabled]
  LPTIM2_CFGR2:
    IN1SEL:
      B_0x0: [0, LPTIM2_in1_mux0]
      B_0x1: [1, LPTIM2_in1_mux1]
      B_0x2: [2, LPTIM2_in1_mux2]
      B_0x3: [3, LPTIM2_in1_mux3]
    IN2SEL:
      B_0x0: [0, LPTIM2_in2_mux0]
      B_0x1: [1, LPTIM2_in2_mux1]
      B_0x2: [2, LPTIM2_in2_mux2]
      B_0x3: [3, LPTIM2_in2_mux3]
    IC1SEL:
      B_0x0: [0, LPTIM2_ic1_mux0]
      B_0x1: [1, LPTIM2_ic1_mux1]
      B_0x2: [2, LPTIM2_ic1_mux2]
      B_0x3: [3, LPTIM2_ic1_mux3]
    IC2SEL:
      B_0x0: [0, LPTIM2_ic2_mux0]
      B_0x1: [1, LPTIM2_ic2_mux1]
      B_0x2: [2, LPTIM2_ic2_mux2]
      B_0x3: [3, LPTIM2_ic2_mux3]
  LPTIM2_CCMR1:
    CC1SEL:
      B_0x0: [0, CC1 channel is configured in output PWM mode]
      B_0x1: [1, CC1 channel is configured in input capture mode]
    IC1PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC1F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
    CC2SEL:
      B_0x0: [0, CC2 channel is configured in output PWM mode]
      B_0x1: [1, CC2 channel is configured in input capture mode]
    IC2PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC2F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
  LPTIM2_CCMR2:
    CC3SEL:
      B_0x0: [0, CC3 channel is configured in output PWM mode]
      B_0x1: [1, CC3 channel is configured in input capture mode]
    CC3E:
      B_0x0: [0, "Capture disabled. Writing '0' to the CC3E bit resets the associated ic3_dma_req signal."]
      B_0x1: [1, Capture enabled.]
    CC3P:
      B_0x0: [0, "rising edge, circuit is sensitive to IC3 rising edge"]
      B_0x1: [1, "falling edge, circuit is sensitive to IC3 falling edge"]
      B_0x2: [2, "reserved, do not use this configuration."]
      B_0x3: [3, "both edges, circuit is sensitive to both IC3 rising and falling edges."]
    IC3PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC3F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
    CC4SEL:
      B_0x0: [0, CC4 channel is configured in output PWM mode]
      B_0x1: [1, CC4 channel is configured in input capture mode]
    CC4E:
      B_0x0: [0, "Capture disabled. Writing '0' to the CC4E bit resets the associated ic4_dma_req signal."]
      B_0x1: [1, Capture enabled.]
    CC4P:
      B_0x0: [0, "rising edge, circuit is sensitive to IC4 rising edge"]
      B_0x1: [1, "falling edge, circuit is sensitive to IC4 falling edge"]
      B_0x2: [2, "reserved, do not use this configuration."]
      B_0x3: [3, "both edges, circuit is sensitive to both IC4 rising and falling edges."]
    IC4PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC4F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
LPTIM3:
  LPTIM3_ISR_OUTPUT:
    CC1IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR1 register's value"]
    CC2IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR2 register's value"]
    CC3IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR3 register's value."]
    CC4IF:
      B_0x0: [0, No match]
      B_0x1: [1, "The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR4 register's value"]
  LPTIM3_ISR_INPUT:
    CC1IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR1 register. (An edge has been detected on IC1 which matches the selected polarity). The CC1IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA).CC1IF flag can be cleared by writing 1 to the CC1CF bit in the LPTIM_ICR register.]
    CC2IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR2 register. (An edge has been detected on IC2 which matches the selected polarity). The CC2IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA). The CC2IF flag can be cleared by writing 1 to the CC2CF bit in the LPTIM_ICR register.]
    CC3IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR3 register. (An edge has been detected on IC3 which matches the selected polarity). The CC3IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA). The CC3IF flag can be cleared by writing 1 to the CC3CF bit in the LPTIM_ICR register.]
    CC4IF:
      B_0x0: [0, No input capture occurred]
      B_0x1: [1, The counter value has been captured in the LPTIM_CCR4 register. (An edge has been detected on IC4 which matches the selected polarity). The CC4IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA). The CC4IF flag can be cleared by writing 1 to the CC4CF bit in the LPTIM_ICR register.]
    CC1OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR1 register while CC1IF flag was already set.]
    CC2OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR2 register while CC2IF flag was already set.]
    CC3OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR3 register while CC3IF flag was already set]
    CC4OF:
      B_0x0: [0, No over-capture has been detected.]
      B_0x1: [1, The counter value has been captured in LPTIM_CCR4 register while CC4IF flag was already set]
  LPTIM3_DIER_OUTPUT:
    CC1IE:
      B_0x0: [0, Capture/compare 1 interrupt disabled]
      B_0x1: [1, Capture/compare 1 interrupt enabled]
    ARRMIE:
      B_0x0: [0, ARRM interrupt disabled]
      B_0x1: [1, ARRM interrupt enabled]
    EXTTRIGIE:
      B_0x0: [0, EXTTRIG interrupt disabled]
      B_0x1: [1, EXTTRIG interrupt enabled]
    CMP1OKIE:
      B_0x0: [0, CMPOK register 1 interrupt disabled]
      B_0x1: [1, CMPOK register 1 interrupt enabled]
    ARROKIE:
      B_0x0: [0, ARROK interrupt disabled]
      B_0x1: [1, ARROK interrupt enabled]
    UPIE:
      B_0x0: [0, UP interrupt disabled]
      B_0x1: [1, UP interrupt enabled]
    DOWNIE:
      B_0x0: [0, DOWN interrupt disabled]
      B_0x1: [1, DOWN interrupt enabled]
    UEIE:
      B_0x0: [0, Update event interrupt disabled]
      B_0x1: [1, Update event interrupt enabled]
    REPOKIE:
      B_0x0: [0, Repetition register update OK interrupt disabled]
      B_0x1: [1, Repetition register update OK interrupt enabled]
    CC2IE:
      B_0x0: [0, Capture/compare 2 interrupt disabled]
      B_0x1: [1, Capture/compare 2 interrupt enabled]
    CC3IE:
      B_0x0: [0, Capture/compare 3 interrupt disabled]
      B_0x1: [1, Capture/compare 3 interrupt enabled]
    CC4IE:
      B_0x0: [0, Capture/compare 4 interrupt disabled]
      B_0x1: [1, Capture/compare 4 interrupt enabled]
    CMP2OKIE:
      B_0x0: [0, CMPOK register 2 interrupt disabled]
      B_0x1: [1, CMPOK register 2 interrupt enabled]
    CMP3OKIE:
      B_0x0: [0, CMPOK register 3 interrupt disabled]
      B_0x1: [1, CMPOK register 3 interrupt enabled]
    CMP4OKIE:
      B_0x0: [0, CMPOK register 4 interrupt disabled]
      B_0x1: [1, CMPOK register 4 interrupt enabled]
    UEDE:
      B_0x0: [0, "UE DMA request disabled. Writing '0' to the UEDE bit resets the associated ue_dma_req signal."]
      B_0x1: [1, UE DMA request enabled]
  LPTIM3_DIER_INPUT:
    CC1IE:
      B_0x0: [0, Capture/compare 1 interrupt disabled]
      B_0x1: [1, Capture/compare 1 interrupt enabled]
    ARRMIE:
      B_0x0: [0, ARRM interrupt disabled]
      B_0x1: [1, ARRM interrupt enabled]
    EXTTRIGIE:
      B_0x0: [0, EXTTRIG interrupt disabled]
      B_0x1: [1, EXTTRIG interrupt enabled]
    ARROKIE:
      B_0x0: [0, ARROK interrupt disabled]
      B_0x1: [1, ARROK interrupt enabled]
    UPIE:
      B_0x0: [0, UP interrupt disabled]
      B_0x1: [1, UP interrupt enabled]
    DOWNIE:
      B_0x0: [0, DOWN interrupt disabled]
      B_0x1: [1, DOWN interrupt enabled]
    UEIE:
      B_0x0: [0, Update event interrupt disabled]
      B_0x1: [1, Update event interrupt enabled]
    REPOKIE:
      B_0x0: [0, Repetition register update OK interrupt disabled]
      B_0x1: [1, Repetition register update OK interrupt enabled]
    CC2IE:
      B_0x0: [0, Capture/compare 2 interrupt disabled]
      B_0x1: [1, Capture/compare 2 interrupt enabled]
    CC3IE:
      B_0x0: [0, Capture/compare 3 interrupt disabled]
      B_0x1: [1, Capture/compare 3 interrupt enabled]
    CC4IE:
      B_0x0: [0, Capture/compare 4 interrupt disabled]
      B_0x1: [1, Capture/compare 4 interrupt enabled]
    CC1OIE:
      B_0x0: [0, CC1 over-capture interrupt disabled]
      B_0x1: [1, CC1 over-capture interrupt enabled]
    CC2OIE:
      B_0x0: [0, CC2 over-capture interrupt disabled]
      B_0x1: [1, CC2 over-capture interrupt enabled]
    CC3OIE:
      B_0x0: [0, CC3 over-capture interrupt disabled]
      B_0x1: [1, CC3 over-capture interrupt enabled]
    CC4OIE:
      B_0x0: [0, CC4 over-capture interrupt disabled]
      B_0x1: [1, CC4 over-capture interrupt enabled]
    CC1DE:
      B_0x0: [0, "CC1 DMA request disabled. Writing '0' to the CC1DE bit resets the associated ic1_dma_req signal."]
      B_0x1: [1, CC1 DMA request enabled]
    UEDE:
      B_0x0: [0, "UE DMA request disabled. Writing '0' to the UEDE bit resets the associated ue_dma_req signal."]
      B_0x1: [1, UE DMA request enabled]
    CC2DE:
      B_0x0: [0, "CC2 DMA request disabled. Writing '0' to the CC2DE bit resets the associated ic2_dma_req signal."]
      B_0x1: [1, CC2 DMA request enabled]
    CC3DE:
      B_0x0: [0, "CC3 DMA request disabled. Writing '0' to the CC3DE bit resets the associated ic3_dma_req signal."]
      B_0x1: [1, CC3 DMA request enabled]
    CC4DE:
      B_0x0: [0, "CC4 DMA request disabled. Writing '0' to the CC4DE bit resets the associated ic4_dma_req signal."]
      B_0x1: [1, CC4 DMA request enabled]
  LPTIM3_CFGR:
    CKSEL:
      B_0x0: [0, LPTIM is clocked by internal clock source (APB clock or any of the embedded oscillators)]
      B_0x1: [1, LPTIM is clocked by an external clock source through the LPTIM external Input1]
    CKPOL:
      B_0x0: [0, the rising edge is the active edge used for counting.]
      B_0x1: [1, the falling edge is the active edge used for counting.]
      B_0x2: [2, "both edges are active edges. When both external clock signal edges are considered active ones, the LPTIM must also be clocked by an internal clock source with a frequency equal to at least four times the external clock frequency."]
      B_0x3: [3, not allowed]
    CKFLT:
      B_0x0: [0, any external clock signal level change is considered as a valid transition]
      B_0x1: [1, external clock signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external clock signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external clock signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
    TRGFLT:
      B_0x0: [0, any trigger active level change is considered as a valid trigger]
      B_0x1: [1, trigger active level change must be stable for at least 2 clock periods before it is considered as valid trigger.]
      B_0x2: [2, trigger active level change must be stable for at least 4 clock periods before it is considered as valid trigger.]
      B_0x3: [3, trigger active level change must be stable for at least 8 clock periods before it is considered as valid trigger.]
    PRESC:
      B_0x0: [0, /1]
      B_0x1: [1, /2]
      B_0x2: [2, /4]
      B_0x3: [3, /8]
      B_0x4: [4, /16]
      B_0x5: [5, /32]
      B_0x6: [6, /64]
      B_0x7: [7, /128]
    TRIGSEL:
      B_0x0: [0, LPTIM3_ext_trig0]
      B_0x1: [1, LPTIM3_ext_trig1]
      B_0x2: [2, LPTIM3_ext_trig2]
      B_0x3: [3, LPTIM3_ext_trig3]
      B_0x4: [4, LPTIM3_ext_trig4]
      B_0x5: [5, LPTIM3_ext_trig5]
      B_0x6: [6, LPTIM3_ext_trig6]
      B_0x7: [7, LPTIM3_ext_trig7]
    TRIGEN:
      B_0x0: [0, software trigger (counting start is initiated by software)]
      B_0x1: [1, rising edge is the active edge]
      B_0x2: [2, falling edge is the active edge]
      B_0x3: [3, both edges are active edges]
    TIMOUT:
      B_0x0: [0, A trigger event arriving when the timer is already started is ignored]
      B_0x1: [1, A trigger event arriving when the timer is already started resets and restarts the LPTIM counter and the repetition counter]
    WAVE:
      B_0x0: [0, Deactivate Set-once mode]
      B_0x1: [1, Activate the Set-once mode]
    PRELOAD:
      B_0x0: [0, Registers are updated after each APB bus write access]
      B_0x1: [1, Registers are updated at the end of the current LPTIM period]
    COUNTMODE:
      B_0x0: [0, the counter is incremented following each internal clock pulse]
      B_0x1: [1, the counter is incremented following each valid clock pulse on the LPTIM external Input1]
    ENC:
      B_0x0: [0, Encoder mode disabled]
      B_0x1: [1, Encoder mode enabled]
  LPTIM3_CR:
    ENABLE:
      B_0x0: [0, "LPTIM is disabled. Writing '0' to the ENABLE bit resets all the DMA request signals (input capture and update event DMA requests)."]
      B_0x1: [1, LPTIM is enabled]
  LPTIM3_CFGR2:
    IN1SEL:
      B_0x0: [0, LPTIM3_in1_mux0]
      B_0x1: [1, LPTIM3_in1_mux1]
      B_0x2: [2, LPTIM3_in1_mux2]
      B_0x3: [3, LPTIM3_in1_mux3]
    IN2SEL:
      B_0x0: [0, LPTIM3_in2_mux0]
      B_0x1: [1, LPTIM3_in2_mux1]
      B_0x2: [2, LPTIM3_in2_mux2]
      B_0x3: [3, LPTIM3_in2_mux3]
    IC1SEL:
      B_0x0: [0, LPTIM3_ic1_mux0]
      B_0x1: [1, LPTIM3_ic1_mux1]
      B_0x2: [2, LPTIM3_ic1_mux2]
      B_0x3: [3, LPTIM3_ic1_mux3]
    IC2SEL:
      B_0x0: [0, LPTIM3_ic2_mux0]
      B_0x1: [1, LPTIM3_ic2_mux1]
      B_0x2: [2, LPTIM3_ic2_mux2]
      B_0x3: [3, LPTIM3_ic2_mux3]
  LPTIM3_CCMR1:
    CC1SEL:
      B_0x0: [0, CC1 channel is configured in output PWM mode]
      B_0x1: [1, CC1 channel is configured in input capture mode]
    IC1PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC1F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
    CC2SEL:
      B_0x0: [0, CC2 channel is configured in output PWM mode]
      B_0x1: [1, CC2 channel is configured in input capture mode]
    IC2PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC2F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
  LPTIM3_CCMR2:
    CC3SEL:
      B_0x0: [0, CC3 channel is configured in output PWM mode]
      B_0x1: [1, CC3 channel is configured in input capture mode]
    CC3E:
      B_0x0: [0, "Capture disabled. Writing '0' to the CC3E bit resets the associated ic3_dma_req signal."]
      B_0x1: [1, Capture enabled.]
    CC3P:
      B_0x0: [0, "rising edge, circuit is sensitive to IC3 rising edge"]
      B_0x1: [1, "falling edge, circuit is sensitive to IC3 falling edge"]
      B_0x2: [2, "reserved, do not use this configuration."]
      B_0x3: [3, "both edges, circuit is sensitive to both IC3 rising and falling edges."]
    IC3PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC3F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
    CC4SEL:
      B_0x0: [0, CC4 channel is configured in output PWM mode]
      B_0x1: [1, CC4 channel is configured in input capture mode]
    CC4E:
      B_0x0: [0, "Capture disabled. Writing '0' to the CC4E bit resets the associated ic4_dma_req signal."]
      B_0x1: [1, Capture enabled.]
    CC4P:
      B_0x0: [0, "rising edge, circuit is sensitive to IC4 rising edge"]
      B_0x1: [1, "falling edge, circuit is sensitive to IC4 falling edge"]
      B_0x2: [2, "reserved, do not use this configuration."]
      B_0x3: [3, "both edges, circuit is sensitive to both IC4 rising and falling edges."]
    IC4PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC4F:
      B_0x0: [0, any external input capture signal level change is considered as a valid transition]
      B_0x1: [1, external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.]
      B_0x2: [2, external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.]
      B_0x3: [3, external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.]
LPUART1:
  LPUART_CR1:
    UE:
      B_0x0: [0, "LPUART prescaler and outputs disabled, low-power mode"]
      B_0x1: [1, LPUART enabled]
    UESM:
      B_0x0: [0, USART not able to wake up the MCU from low-power mode.]
      B_0x1: [1, USART able to wake up the MCU from low-power mode.]
    RE:
      B_0x0: [0, Receiver is disabled]
      B_0x1: [1, Receiver is enabled and begins searching for a start bit]
    TE:
      B_0x0: [0, Transmitter is disabled]
      B_0x1: [1, Transmitter is enabled]
    IDLEIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An LPUART interrupt is generated whenever IDLE=1 in the LPUART_ISR register]
    RXFNEIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, A LPUART interrupt is generated whenever ORE=1 or RXFNE=1 in the LPUART_ISR register]
    TCIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An LPUART interrupt is generated whenever TC=1 in the LPUART_ISR register]
    TXFNFIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, A LPUART interrupt is generated whenever TXFNF =1 in the LPUART_ISR register]
    PEIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An LPUART interrupt is generated whenever PE=1 in the LPUART_ISR register]
    PS:
      B_0x0: [0, Even parity]
      B_0x1: [1, Odd parity]
    PCE:
      B_0x0: [0, Parity control disabled]
      B_0x1: [1, Parity control enabled]
    WAKE:
      B_0x0: [0, Idle line]
      B_0x1: [1, Address mark]
    MME:
      B_0x0: [0, Receiver in Active mode permanently]
      B_0x1: [1, Receiver can switch between Mute mode and Active mode.]
    CMIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, A LPUART interrupt is generated when the CMF bit is set in the LPUART_ISR register.]
    FIFOEN:
      B_0x0: [0, FIFO mode is disabled.]
      B_0x1: [1, FIFO mode is enabled.]
    TXFEIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An LPUART interrupt is generated when TXFE=1 in the LPUART_ISR register]
    RXFFIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An LPUART interrupt is generated when RXFF=1 in the LPUART_ISR register]
  LPUART_CR1_ALTERNATE:
    UE:
      B_0x0: [0, "LPUART prescaler and outputs disabled, low-power mode"]
      B_0x1: [1, LPUART enabled]
    UESM:
      B_0x0: [0, USART not able to wake up the MCU from low-power mode.]
      B_0x1: [1, USART able to wake up the MCU from low-power mode.]
    RE:
      B_0x0: [0, Receiver is disabled]
      B_0x1: [1, Receiver is enabled and begins searching for a start bit]
    TE:
      B_0x0: [0, Transmitter is disabled]
      B_0x1: [1, Transmitter is enabled]
    IDLEIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An LPUART interrupt is generated whenever IDLE=1 in the LPUART_ISR register]
    RXNEIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, A LPUART interrupt is generated whenever ORE=1 or RXNE=1 in the LPUART_ISR register]
    TCIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An LPUART interrupt is generated whenever TC=1 in the LPUART_ISR register]
    TXEIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, A LPUART interrupt is generated whenever TXE =1 in the LPUART_ISR register]
    PEIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An LPUART interrupt is generated whenever PE=1 in the LPUART_ISR register]
    PS:
      B_0x0: [0, Even parity]
      B_0x1: [1, Odd parity]
    PCE:
      B_0x0: [0, Parity control disabled]
      B_0x1: [1, Parity control enabled]
    WAKE:
      B_0x0: [0, Idle line]
      B_0x1: [1, Address mark]
    MME:
      B_0x0: [0, Receiver in Active mode permanently]
      B_0x1: [1, Receiver can switch between Mute mode and Active mode.]
    CMIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, A LPUART interrupt is generated when the CMF bit is set in the LPUART_ISR register.]
    FIFOEN:
      B_0x0: [0, FIFO mode is disabled.]
      B_0x1: [1, FIFO mode is enabled.]
  LPUART_CR2:
    ADDM7:
      B_0x0: [0, 4-bit address detection]
      B_0x1: [1, 7-bit address detection (in 8-bit data mode)]
    STOP:
      B_0x0: [0, 1 stop bit]
      B_0x1: [1, Reserved.]
      B_0x2: [2, 2 stop bits]
    SWAP:
      B_0x0: [0, TX/RX pins are used as defined in standard pinout]
      B_0x1: [1, The TX and RX pins functions are swapped. This enables to work in the case of a cross-wired connection to another UART.]
    RXINV:
      B_0x0: [0, "RX pin signal works using the standard logic levels (V<sub>DD</sub> =1/idle, Gnd=0/mark)"]
      B_0x1: [1, "RX pin signal values are inverted. ((V<sub>DD</sub> =0/mark, Gnd=1/idle)."]
    TXINV:
      B_0x0: [0, "TX pin signal works using the standard logic levels (V<sub>DD</sub> =1/idle, Gnd=0/mark)"]
      B_0x1: [1, "TX pin signal values are inverted. ((V<sub>DD</sub> =0/mark, Gnd=1/idle)."]
    DATAINV:
      B_0x0: [0, "Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L)"]
      B_0x1: [1, "Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The parity bit is also inverted."]
    MSBFIRST:
      B_0x0: [0, "data is transmitted/received with data bit 0 first, following the start bit."]
      B_0x1: [1, "data is transmitted/received with the MSB (bit 7/8) first, following the start bit."]
  LPUART_CR3:
    EIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An interrupt is generated when FE=1 or ORE=1 or NE=1 in the LPUART_ISR register.]
    HDSEL:
      B_0x0: [0, Half-duplex mode is not selected]
      B_0x1: [1, Half-duplex mode is selected]
    DMAR:
      B_0x1: [1, DMA mode is enabled for reception]
      B_0x0: [0, DMA mode is disabled for reception]
    DMAT:
      B_0x1: [1, DMA mode is enabled for transmission]
      B_0x0: [0, DMA mode is disabled for transmission]
    RTSE:
      B_0x0: [0, RTS hardware flow control disabled]
      B_0x1: [1, "RTS output enabled, data is only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted. The RTS output is deasserted (pulled to 0) when data can be received."]
    CTSE:
      B_0x0: [0, CTS hardware flow control disabled]
      B_0x1: [1, "CTS mode enabled, data is only transmitted when the CTS input is deasserted (tied to 0). If the CTS input is asserted while data is being transmitted, then the transmission is completed before stopping. If data is written into the data register while CTS is asserted, the transmission is postponed until CTS is deasserted."]
    CTSIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An interrupt is generated whenever CTSIF=1 in the LPUART_ISR register]
    OVRDIS:
      B_0x0: [0, "Overrun Error Flag, ORE is set when received data is not read before receiving new data."]
      B_0x1: [1, Overrun functionality is disabled. If new data is received while the RXNE flag is still set]
    DDRE:
      B_0x0: [0, "DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data is transferred."]
      B_0x1: [1, "DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR = 0) or clear RXNE before clearing the error flag."]
    DEM:
      B_0x0: [0, DE function is disabled.]
      B_0x1: [1, DE function is enabled. The DE signal is output on the RTS pin.]
    DEP:
      B_0x0: [0, DE signal is active high.]
      B_0x1: [1, DE signal is active low.]
    WUS0:
      B_0x0: [0, "WUF active on address match (as defined by ADD[7:0] and ADDM7)"]
      B_0x1: [1, Reserved.]
    WUS1:
      B_0x0: [0, "WUF active on address match (as defined by ADD[7:0] and ADDM7)"]
      B_0x1: [1, Reserved.]
    WUFIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever WUF=1 in the LPUART_ISR register]
    TXFTIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, A LPUART interrupt is generated when TXFIFO reaches the threshold programmed in TXFTCFG.]
    RXFTCFG:
      B_0x0: [0, Receive FIFO reaches 1/8 of its depth.]
      B_0x1: [1, Receive FIFO reaches 1/4 of its depth.]
      B_0x6: [6, Receive FIFO reaches 1/2 of its depth.]
      B_0x3: [3, Receive FIFO reaches 3/4 of its depth.]
      B_0x4: [4, Receive FIFO reaches 7/8 of its depth.]
      B_0x5: [5, Receive FIFO becomes full.]
    RXFTIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An LPUART interrupt is generated when Receive FIFO reaches the threshold programmed in RXFTCFG.]
    TXFTCFG:
      B_0x0: [0, TXFIFO reaches 1/8 of its depth.]
      B_0x1: [1, TXFIFO reaches 1/4 of its depth.]
      B_0x6: [6, TXFIFO reaches 1/2 of its depth.]
      B_0x3: [3, TXFIFO reaches 3/4 of its depth.]
      B_0x4: [4, TXFIFO reaches 7/8 of its depth.]
      B_0x5: [5, TXFIFO becomes empty.]
  LPUART_ISR:
    PE:
      B_0x0: [0, No parity error]
      B_0x1: [1, Parity error]
    FE:
      B_0x0: [0, No Framing error is detected]
      B_0x1: [1, Framing error or break character is detected]
    NE:
      B_0x0: [0, No noise is detected]
      B_0x1: [1, Noise is detected]
    ORE:
      B_0x1: [1, Overrun error is detected]
    IDLE:
      B_0x0: [0, No Idle line is detected]
      B_0x1: [1, Idle line is detected]
    RXFNE:
      B_0x0: [0, Data is not received]
      B_0x1: [1, Received data is ready to be read.]
    TXFNF:
      B_0x0: [0, Data register is full/Transmit FIFO is full.]
      B_0x1: [1, Data register/Transmit FIFO is not full.]
    CTSIF:
      B_0x0: [0, No change occurred on the CTS status line]
      B_0x1: [1, A change occurred on the CTS status line]
    CTS:
      B_0x0: [0, CTS line set]
      B_0x1: [1, CTS line reset]
    BUSY:
      B_0x0: [0, LPUART is idle (no reception)]
      B_0x1: [1, Reception on going]
    CMF:
      B_0x0: [0, No Character match detected]
      B_0x1: [1, Character match detected]
    SBKF:
      B_0x0: [0, No break character transmitted]
      B_0x1: [1, Break character transmitted]
    RWU:
      B_0x0: [0, Receiver in Active mode]
      B_0x1: [1, Receiver in Mute mode]
    TXFE:
      B_0x0: [0, TXFIFO is not empty.]
      B_0x1: [1, TXFIFO is empty.]
    RXFF:
      B_0x0: [0, RXFIFO is not Full.]
      B_0x1: [1, RXFIFO is Full.]
    RXFT:
      B_0x0: [0, Receive FIFO does not reach the programmed threshold.]
      B_0x1: [1, Receive FIFO reached the programmed threshold.]
    TXFT:
      B_0x0: [0, TXFIFO does not reach the programmed threshold.]
      B_0x1: [1, TXFIFO reached the programmed threshold.]
  LPUART_ISR_ALTERNATE:
    PE:
      B_0x0: [0, No parity error]
      B_0x1: [1, Parity error]
    FE:
      B_0x0: [0, No Framing error is detected]
      B_0x1: [1, Framing error or break character is detected]
    NE:
      B_0x0: [0, No noise is detected]
      B_0x1: [1, Noise is detected]
    ORE:
      B_0x1: [1, Overrun error is detected]
    IDLE:
      B_0x0: [0, No Idle line is detected]
      B_0x1: [1, Idle line is detected]
    RXNE:
      B_0x0: [0, Data is not received]
      B_0x1: [1, Received data is ready to be read.]
    TXE:
      B_0x0: [0, Data register is full/Transmit FIFO is full.]
      B_0x1: [1, Data register/Transmit FIFO is not full.]
    CTSIF:
      B_0x0: [0, No change occurred on the CTS status line]
      B_0x1: [1, A change occurred on the CTS status line]
    CTS:
      B_0x0: [0, CTS line set]
      B_0x1: [1, CTS line reset]
    BUSY:
      B_0x0: [0, LPUART is idle (no reception)]
      B_0x1: [1, Reception on going]
    CMF:
      B_0x0: [0, No Character match detected]
      B_0x1: [1, Character match detected]
    SBKF:
      B_0x0: [0, No break character transmitted]
      B_0x1: [1, Break character transmitted]
    RWU:
      B_0x0: [0, Receiver in Active mode]
      B_0x1: [1, Receiver in Mute mode]
  LPUART_PRESC:
    PRESCALER:
      B_0x0: [0, input clock not divided]
      B_0x1: [1, input clock divided by 2]
      B_0x2: [2, input clock divided by 4]
      B_0x3: [3, input clock divided by 6]
      B_0x4: [4, input clock divided by 8]
      B_0x5: [5, input clock divided by 10]
      B_0x6: [6, input clock divided by 12]
      B_0x7: [7, input clock divided by 16]
      B_0x8: [8, input clock divided by 32]
      B_0x9: [9, input clock divided by 64]
      B_0xA: [10, input clock divided by 128]
      B_0xB: [11, input clock divided by 256]
OPAMP:
  OPAMP_CSR:
    OPAEN:
      B_0x0: [0, operational amplifier disabled]
      B_0x1: [1, operational amplifier enabled]
    OPALPM:
      B_0x0: [0, operational amplifier in normal mode]
      B_0x1: [1, operational amplifier in low-power mode]
    OPAMODE:
      B_0x0: [0, internal PGA disable]
      B_0x1: [1, internal PGA disable]
      B_0x2: [2, "internal PGA enable, gain programmed in PGA_GAIN"]
      B_0x3: [3, internal follower]
    PGA_GAIN:
      B_0x0: [0, internal PGA Gain 2]
      B_0x1: [1, internal PGA Gain 4]
      B_0x2: [2, internal PGA Gain 8]
      B_0x3: [3, internal PGA Gain 16]
    VM_SEL:
      B_0x0: [0, GPIO connected to VINM (valid also in PGA mode for filtering)]
    VP_SEL:
      B_0x0: [0, GPIO connected to VINP]
      B_0x1: [1, DAC connected to VINP]
    CALON:
      B_0x0: [0, Normal mode]
      B_0x1: [1, Calibration mode (all switches opened by HW)]
    CALSEL:
      B_0x0: [0, NMOS calibration (200mV applied on OPAMP inputs)]
      B_0x1: [1, PMOS calibration (VDDA-200mV applied on OPAMP inputs)]
    USERTRIM:
      B_0x0: [0, factory trim code used]
      B_0x1: [1, user trim code used]
    OPA_RANGE:
      B_0x0: [0, Low range (VDDA < 2.4V)]
      B_0x1: [1, High range (VDDA > 2.4V)]
PWR:
  PWR_CR1:
    LPMS:
      B_0x0: [0, Stop 0 mode]
      B_0x1: [1, Stop 1 mode]
      B_0x2: [2, Stop 2 mode]
      B_0x3: [3, Standby mode]
    FPD_STOP:
      B_0x0: [0, Flash memory idle]
      B_0x1: [1, Flash memory powered down]
    FPD_LPRUN:
      B_0x0: [0, Flash memory idle]
      B_0x1: [1, Flash memory powered down]
    FPD_LPSLP:
      B_0x0: [0, Flash memory idle]
      B_0x1: [1, Flash memory powered down]
    DBP:
      B_0x0: [0, Access to RTC and Backup registers disabled]
      B_0x1: [1, Access to RTC and Backup registers enabled]
    VOS:
      B_0x0: [0, Cannot be written (forbidden by hardware)]
      B_0x1: [1, Range 1]
      B_0x2: [2, Range 2]
      B_0x3: [3, Cannot be written (forbidden by hardware)]
  PWR_CR2:
    PVDE:
      B_0x0: [0, Programmable voltage detector disable.]
      B_0x1: [1, Programmable voltage detector enable.]
    PLS:
      B_0x0: [0, V<sub>PVD0</sub> around 2.01V]
      B_0x1: [1, V<sub>PVD1</sub> around 2.21V]
      B_0x2: [2, V<sub>PVD2</sub> around 2.41V]
      B_0x3: [3, V<sub>PVD3</sub> around 2.51V]
      B_0x4: [4, V<sub>PVD4</sub> around 2.61V]
      B_0x5: [5, V<sub>PVD5</sub> around 2.81V]
      B_0x6: [6, V<sub>PVD6</sub> around 2.91V]
      B_0x7: [7, External input analog voltage PVD_IN (compared internally to VREFINT)]
    PVME1:
      B_0x0: [0, PVM1 (V<sub>DDUSB</sub> monitoring vs. 1.21V threshold) disable.]
      B_0x1: [1, PVM1 (V<sub>DDUSB</sub> monitoring vs. 1.21V threshold) enable.]
    PVME3:
      B_0x0: [0, PVM3 (V<sub>DDA</sub> monitoring vs. 1.621V threshold) disable.]
      B_0x1: [1, PVM3 (V<sub>DDA</sub> monitoring vs. 1.621V threshold) enable.]
    PVME4:
      B_0x0: [0, PVM4 (V<sub>DDA</sub> monitoring vs. 1.861V threshold) disable.]
      B_0x1: [1, PVM4 (V<sub>DDA</sub> monitoring vs. 1.86 V threshold) enable.]
    USV:
      B_0x0: [0, V<sub>DDUSB</sub> is not present. Logical and electrical isolation is applied to ignore this supply.]
      B_0x1: [1, V<sub>DDUSB</sub> is valid.]
  PWR_CR3:
    RRS:
      B_0x0: [0, SRAM2 is powered off in Standby mode (SRAM2 content is lost).]
      B_0x1: [1, SRAM2 is powered by the low-power regulator in Standby mode (SRAM2 content is kept).]
    EIWUL:
      B_0x0: [0, Internal wake-up line disable.]
      B_0x1: [1, Internal wake-up line enable.]
  PWR_CR4:
    WP1:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WP2:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WP3:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WP4:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WP5:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WP7:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    VBE:
      B_0x0: [0, V<sub>BAT</sub> battery charging disable]
      B_0x1: [1, V<sub>BAT</sub> battery charging enable]
    VBRS:
      B_0x0: [0, Charge V<sub>BAT</sub> through a 5 kOhms resistor]
      B_0x1: [1, Charge V<sub>BAT</sub> through a 1.5 kOhms resistor]
  PWR_SR1:
    SBF:
      B_0x0: [0, The device did not enter the Standby mode]
      B_0x1: [1, The device entered the Standby mode]
    STOPF:
      B_0x0: [0, The device did not enter any Stop mode.]
      B_0x4: [4, The device entered in Stop 0 mode.]
      B_0x5: [5, The device entered in Stop 1 mode.]
      B_0x6: [6, The device entered in Stop 2 mode.]
  PWR_SR2:
    FLASH_RDY:
      B_0x0: [0, Flash memory in power down]
      B_0x1: [1, Flash memory ready to be accessed]
    REGLPS:
      B_0x0: [0, The low-power regulator is not ready]
      B_0x1: [1, The low-power regulator is ready]
    REGLPF:
      B_0x0: [0, The regulator is ready in main mode (MR)]
      B_0x1: [1, The regulator is in low-power mode (LPR)]
    VOSF:
      B_0x0: [0, The regulator is ready in the selected voltage range]
      B_0x1: [1, The regulator output voltage is changing to the required voltage level]
    PVDO:
      B_0x0: [0, V<sub>DD</sub> is above the selected PVD threshold]
      B_0x1: [1, V<sub>DD</sub> is below the selected PVD threshold]
    PVMO1:
      B_0x0: [0, V<sub>DDUSB</sub> voltage is above PVM1 threshold (around 1.21V).]
      B_0x1: [1, V<sub>DDUSB</sub> voltage is below PVM1 threshold (around 1.21V).]
    PVMO3:
      B_0x0: [0, V<sub>DDA</sub> voltage is above PVM3 threshold (around 1.621V).]
      B_0x1: [1, V<sub>DDA</sub> voltage is below PVM3 threshold (around 1.621V).]
    PVMO4:
      B_0x0: [0, V<sub>DDA</sub> voltage is above PVM4 threshold (around 2.21V).]
      B_0x1: [1, V<sub>DDA</sub> voltage is below PVM4 threshold (around 2.21V).]
RCC:
  RCC_CR:
    MSION:
      B_0x0: [0, MSI oscillator OFF]
      B_0x1: [1, MSI oscillator ON]
    MSIRDY:
      B_0x0: [0, MSI oscillator not ready]
      B_0x1: [1, MSI oscillator ready]
    MSIPLLEN:
      B_0x0: [0, MSI PLL OFF]
      B_0x1: [1, MSI PLL ON]
    MSIRGSEL:
      B_0x0: [0, "MSI Range is provided by MSISRANGE[3:0] in RCC_CSR register"]
      B_0x1: [1, "MSI Range is provided by MSIRANGE[3:0] in the RCC_CR register"]
    MSIRANGE:
      B_0x0: [0, range 0 around 1001kHz]
      B_0x1: [1, range 1 around 2001kHz]
      B_0x2: [2, range 2 around 4001kHz]
      B_0x3: [3, range 3 around 8001kHz]
      B_0x4: [4, range 4 around 1M1Hz]
      B_0x5: [5, range 5 around 21MHz]
      B_0x6: [6, range 6 around 41MHz (reset value)]
      B_0x7: [7, range 7 around 81MHz]
      B_0x8: [8, range 8 around 161MHz]
      B_0x9: [9, range 9 around 241MHz]
      B_0xA: [10, range 10 around 321MHz]
      B_0xB: [11, range 11 around 481MHz]
    HSION:
      B_0x0: [0, HSI16 oscillator OFF]
      B_0x1: [1, HSI16 oscillator ON]
    HSIKERON:
      B_0x0: [0, No effect on HSI16 oscillator.]
      B_0x1: [1, HSI16 oscillator is forced ON even in Stop mode.]
    HSIRDY:
      B_0x0: [0, HSI16 oscillator not ready]
      B_0x1: [1, HSI16 oscillator ready]
    HSIASFS:
      B_0x0: [0, HSI16 oscillator is not enabled by hardware when exiting Stop mode with MSI as wake-up clock.]
      B_0x1: [1, HSI16 oscillator is enabled by hardware when exiting Stop mode with MSI as wake-up clock.]
    HSEON:
      B_0x0: [0, HSE oscillator OFF]
      B_0x1: [1, HSE oscillator ON]
    HSERDY:
      B_0x0: [0, HSE oscillator not ready]
      B_0x1: [1, HSE oscillator ready]
    HSEBYP:
      B_0x0: [0, HSE crystal oscillator not bypassed]
      B_0x1: [1, HSE crystal oscillator bypassed with external clock]
    CSSON:
      B_0x0: [0, Clock security system OFF (clock detector OFF)]
      B_0x1: [1, "Clock security system ON (Clock detector ON if the HSE oscillator is stable, OFF if not)."]
    PLLON:
      B_0x0: [0, PLL OFF]
      B_0x1: [1, PLL ON]
    PLLRDY:
      B_0x0: [0, PLL unlocked]
      B_0x1: [1, PLL locked]
  RCC_CFGR:
    SW:
      B_0x0: [0, MSI]
      B_0x1: [1, HSI16]
      B_0x2: [2, HSE]
      B_0x3: [3, PLLRCLK]
      B_0x4: [4, LSI]
      B_0x5: [5, LSE]
    SWS:
      B_0x0: [0, MSI]
      B_0x1: [1, HSI16]
      B_0x2: [2, HSE]
      B_0x3: [3, PLLRCLK]
      B_0x4: [4, LSI]
      B_0x5: [5, LSE]
    HPRE:
      B_0x8: [8, "2"]
      B_0x9: [9, "4"]
      B_0xA: [10, "8"]
      B_0xB: [11, "16"]
      B_0xC: [12, "64"]
      B_0xD: [13, "128"]
      B_0xE: [14, "256"]
      B_0xF: [15, "512"]
    PPRE:
      B_0x4: [4, "2"]
      B_0x5: [5, "4"]
      B_0x6: [6, "8"]
      B_0x7: [7, "16"]
    STOPWUCK:
      B_0x0: [0, MSI oscillator selected as wake-up from stop clock and CSS backup clock.]
      B_0x1: [1, HSI16 oscillator selected as wake-up from stop clock and CSS backup clock]
    MCO2SEL:
      B_0x0: [0, "no clock, MCO2 output disabled"]
      B_0x1: [1, SYSCLK]
      B_0x2: [2, MSI]
      B_0x3: [3, HSI16]
      B_0x4: [4, HSE]
      B_0x5: [5, PLLRCLK]
      B_0x6: [6, LSI]
      B_0x7: [7, LSE]
      B_0x8: [8, HSI48]
      B_0x9: [9, RTCCLK]
      B_0xA: [10, RTC WAKEUP]
    MCO2PRE:
      B_0x0: [0, "1"]
      B_0x1: [1, "2"]
      B_0x2: [2, "4"]
      B_0x7: [7, "128"]
      B_0x8: [8, "256"]
      B_0x9: [9, "512"]
      B_0xA: [10, "1024"]
    MCOSEL:
      B_0x0: [0, "no clock, MCO output disabled"]
      B_0x1: [1, SYSCLK]
      B_0x2: [2, MSI]
      B_0x3: [3, HSI16]
      B_0x4: [4, HSE]
      B_0x5: [5, PLLRCLK]
      B_0x6: [6, LSI]
      B_0x7: [7, LSE]
      B_0x8: [8, HSI48]
      B_0x9: [9, RTCCLK]
      B_0xA: [10, RTC WAKEUP]
    MCOPRE:
      B_0x0: [0, "1"]
      B_0x1: [1, "2"]
      B_0x2: [2, "4"]
      B_0x7: [7, "128"]
      B_0x8: [8, "256"]
      B_0x9: [9, "512"]
      B_0xA: [10, "1024"]
  RCC_PLLCFGR:
    PLLSRC:
      B_0x0: [0, No clock]
      B_0x1: [1, MSI]
      B_0x2: [2, HSI16]
      B_0x3: [3, HSE]
    PLLM:
      B_0x0: [0, "1"]
      B_0x1: [1, "2"]
      B_0x2: [2, "3"]
      B_0x3: [3, "4"]
      B_0x4: [4, "5"]
      B_0x5: [5, "6"]
      B_0x6: [6, "7"]
      B_0x7: [7, "8"]
    PLLN:
      B_0x0: [0, Invalid]
      B_0x4: [4, "4"]
      B_0x5: [5, "5"]
      B_0x7E: [126, "126"]
      B_0x7F: [127, "127"]
    PLLPEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    PLLP:
      B_0x1: [1, "2"]
      B_0x1F: [31, "32"]
    PLLQEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    PLLQ:
      B_0x1: [1, "2"]
      B_0x2: [2, "3"]
      B_0x3: [3, "4"]
      B_0x4: [4, "5"]
      B_0x5: [5, "6"]
      B_0x6: [6, "7"]
      B_0x7: [7, "8"]
    PLLREN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    PLLR:
      B_0x1: [1, "2"]
      B_0x2: [2, "3"]
      B_0x3: [3, "4"]
      B_0x4: [4, "5"]
      B_0x5: [5, "6"]
      B_0x6: [6, "7"]
      B_0x7: [7, "8"]
  RCC_CIER:
    LSIRDYIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LSERDYIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    MSIRDYIE:
      B_0x0: [0, MSI ready interrupt disabled]
      B_0x1: [1, MSI ready interrupt enabled]
    HSIRDYIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    HSERDYIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    PLLRDYIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LSECSSIE:
      B_0x0: [0, Clock security interrupt caused by LSE clock failure disabled]
      B_0x1: [1, Clock security interrupt caused by LSE clock failure enabled]
    HSI48RDYIE:
      B_0x0: [0, HSI48 ready interrupt disabled]
      B_0x1: [1, HSI48 ready interrupt enabled]
  RCC_CIFR:
    LSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the LSI oscillator]
      B_0x1: [1, Clock ready interrupt caused by the LSI oscillator]
    LSERDYF:
      B_0x0: [0, No clock ready interrupt caused by the LSE oscillator]
      B_0x1: [1, Clock ready interrupt caused by the LSE oscillator]
    MSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the MSI oscillator]
      B_0x1: [1, Clock ready interrupt caused by the MSI oscillator]
    HSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSI16 oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSI16 oscillator]
    HSERDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSE oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSE oscillator]
    PLLRDYF:
      B_0x0: [0, No clock ready interrupt caused by PLL lock]
      B_0x1: [1, Clock ready interrupt caused by PLL lock]
    CSSF:
      B_0x0: [0, No clock security interrupt caused by HSE clock failure]
      B_0x1: [1, Clock security interrupt caused by HSE clock failure]
    LSECSSF:
      B_0x0: [0, No clock security interrupt caused by LSE clock failure]
      B_0x1: [1, Clock security interrupt caused by LSE clock failure]
    HSI48RDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSI48 oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSI48 oscillator]
  RCC_CICR:
    LSIRDYC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear LSIRDYF flag]
    LSERDYC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear LSERDYF flag]
    MSIRDYC:
      B_0x0: [0, No effect]
      B_0x1: [1, MSIRDYF cleared]
    HSIRDYC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear HSIRDYF flag]
    HSERDYC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear HSERDYF flag]
    PLLRDYC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear PLLRDYF flag]
    CSSC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear CSSF flag]
    LSECSSC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear LSECSSF flag]
    HSI48RDYC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear the HSI48RDYC flag]
  RCC_AHBRSTR:
    DMA1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset DMA1 and DMAMUX]
    DMA2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset DMA2 and DMAMUX]
    FLASHRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset flash memory interface]
    CRCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset CRC]
    AESRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset AES]
    RNGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset RNG]
    TSCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset TSC]
  RCC_IOPRSTR:
    GPIOARST:
      B_0x0: [0, no effect]
      B_0x1: [1, Reset I/O port A]
    GPIOBRST:
      B_0x0: [0, no effect]
      B_0x1: [1, Reset I/O port B]
    GPIOCRST:
      B_0x0: [0, no effect]
      B_0x1: [1, Reset I/O port C]
    GPIODRST:
      B_0x0: [0, no effect]
      B_0x1: [1, Reset I/O port D]
    GPIOERST:
      B_0x0: [0, no effect]
      B_0x1: [1, Reset I/O port E]
    GPIOFRST:
      B_0x0: [0, no effect]
      B_0x1: [1, Reset I/O port F]
  RCC_APBRSTR1:
    TIM2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset TIM2]
    TIM3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset TIM3]
    TIM6RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset TIM6]
    TIM7RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset TIM7]
    LPUART2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset LPUART2]
    LCDRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset LCD]
    LPUART3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset LPUART3]
    USBRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset USB]
    SPI2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset SPI2]
    SPI3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset SPI3]
    CRSRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset CRS]
    USART2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset USART2]
    USART3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset USART3]
    USART4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset USART4]
    LPUART1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset LPUART1]
    I2C1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset I2C1]
    I2C2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset I2C2]
    I2C3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset I2C3]
    OPAMPRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OPAMP]
    I2C4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset I2C4]
    LPTIM3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset LPTIM3]
    PWRRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset PWR]
    DAC1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset DAC1 interface]
    LPTIM2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset LPTIM2]
    LPTIM1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset LPTIM1]
  RCC_APBRSTR2:
    SYSCFGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset SYSCFG + COMP + VREFBUF]
    TIM1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset TIM1 timer]
    SPI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset SPI1]
    USART1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset USART1]
    TIM15RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset TIM15 timer]
    TIM16RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset TIM16 timer]
    ADCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset ADC]
  RCC_AHBENR:
    DMA1EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    DMA2EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FLASHEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    CRCEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    AESEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RNGEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TSCEN:
      B_0x0: [0, TSC clock disable]
      B_0x1: [1, TSC clock enable]
  RCC_IOPENR:
    GPIOAEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    GPIOBEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    GPIOCEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    GPIODEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    GPIOEEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    GPIOFEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  RCC_DBGCFGR:
    DBGEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    DBGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset DBG]
  RCC_APBENR1:
    TIM2EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM3EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM6EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM7EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPUART2EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LCDEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RTCAPBEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    WWDGEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPUART3EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    USBEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    SPI2EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    SPI3EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    CRSEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    USART2EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    USART3EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    USART4EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPUART1EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C1EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C2EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C3EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    OPAMPEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C4EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPTIM3EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    PWREN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    DAC1EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPTIM2EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPTIM1EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  RCC_APBENR2:
    SYSCFGEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM1EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    SPI1EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    USART1EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM15EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM16EN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    ADCEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  RCC_AHBSMENR:
    DMA1SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    DMA2SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FLASHSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    SRAMSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    CRCSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    AESSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RNGSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TSCSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  RCC_IOPSMENR:
    GPIOASMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    GPIOBSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    GPIOCSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    GPIODSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    GPIOESMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    GPIOFSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  RCC_APBSMENR1:
    TIM2SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM3SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM6SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM7SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPUART2SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LCDSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RTCAPBSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    WWDGSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPUART3SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    USBSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    SPI2SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    SPI3SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    CRSSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    USART2SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    USART3SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    USART4SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPUART1SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C1SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C2SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C3SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    OPAMPSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C4SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPTIM3SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    PWRSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    DAC1SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPTIM2SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LPTIM1SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  RCC_APBSMENR2:
    SYSCFGSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM1SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    SPI1SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    USART1SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM15SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TIM16SMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    ADCSMEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  RCC_CCIPR:
    USART1SEL:
      B_0x0: [0, PCLK]
      B_0x1: [1, SYSCLK]
      B_0x2: [2, HSI16]
      B_0x3: [3, LSE]
    USART2SEL:
      B_0x0: [0, PCLK]
      B_0x1: [1, SYSCLK]
      B_0x2: [2, HSI16]
      B_0x3: [3, LSE]
    LPUART3SEL:
      B_0x0: [0, PCLK]
      B_0x1: [1, SYSCLK]
      B_0x2: [2, HSI16]
      B_0x3: [3, LSE]
    LPUART2SEL:
      B_0x0: [0, PCLK]
      B_0x1: [1, SYSCLK]
      B_0x2: [2, HSI16]
      B_0x3: [3, LSE]
    LPUART1SEL:
      B_0x0: [0, PCLK]
      B_0x1: [1, SYSCLK]
      B_0x2: [2, HSI16]
      B_0x3: [3, LSE]
    I2C1SEL:
      B_0x0: [0, PCLK]
      B_0x1: [1, SYSCLK]
      B_0x2: [2, HSI16]
    I2C3SEL:
      B_0x0: [0, PCLK]
      B_0x1: [1, SYSCLK]
      B_0x2: [2, HSI16]
    LPTIM1SEL:
      B_0x0: [0, PCLK]
      B_0x1: [1, LSI]
      B_0x2: [2, HSI16]
      B_0x3: [3, LSE]
    LPTIM2SEL:
      B_0x0: [0, PCLK]
      B_0x1: [1, LSI]
      B_0x2: [2, HSI16]
      B_0x3: [3, LSE]
    LPTIM3SEL:
      B_0x0: [0, PCLK]
      B_0x1: [1, LSI]
      B_0x2: [2, HSI16]
      B_0x3: [3, LSE]
    TIM1SEL:
      B_0x0: [0, TIMPCLK]
      B_0x1: [1, PLLQCLK]
    TIM15SEL:
      B_0x0: [0, TIMPCLK]
      B_0x1: [1, PLLQCLK]
    CLK48SEL:
      B_0x0: [0, No clock]
      B_0x1: [1, MSI]
      B_0x2: [2, PLLQCLK]
      B_0x3: [3, HSI48<sup>(1)</sup>]
    ADCSEL:
      B_0x0: [0, System clock]
      B_0x1: [1, PLLPCLK]
      B_0x2: [2, HSI16]
  RCC_BDCR:
    LSEON:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LSERDY:
      B_0x0: [0, Not ready]
      B_0x1: [1, Ready]
    LSEBYP:
      B_0x0: [0, Not bypassed]
      B_0x1: [1, Bypassed]
    LSEDRV:
      B_0x0: [0, low driving capability]
      B_0x1: [1, medium-low driving capability]
      B_0x2: [2, medium-high driving capability]
      B_0x3: [3, high driving capability]
    LSECSSON:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LSECSSD:
      B_0x0: [0, No failure detected]
      B_0x1: [1, Failure detected]
    LSESYSEN:
      B_0x0: [0, Disabled]
      B_0x1: [1, "Enabled, LSE distributed to peripherals including LSCO/MCO/SYSCLK."]
    RTCSEL:
      B_0x0: [0, No clock]
      B_0x1: [1, LSE]
      B_0x2: [2, LSI]
      B_0x3: [3, HSE divided by 32]
    LSESYSRDY:
      B_0x0: [0, LSE clock not ready for system]
      B_0x1: [1, LSE clock ready for system]
    RTCEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    BDRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset]
    LSCOEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LSCOSEL:
      B_0x0: [0, LSI]
      B_0x1: [1, LSE]
  RCC_CSR:
    LSION:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    LSIRDY:
      B_0x0: [0, Not ready]
      B_0x1: [1, Ready]
    LSIPREDIV:
      B_0x0: [0, LSI RC oscillator is not divided]
      B_0x1: [1, LSI RC oscillator is divided by 128]
    MSISRANGE:
      B_0x4: [4, Range 7 around 81MHz]
    RMVF:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear reset flags]
    OBLRSTF:
      B_0x0: [0, No reset from Option byte loading occurred]
      B_0x1: [1, Reset from Option byte loading occurred]
    PINRSTF:
      B_0x0: [0, No reset from NRST pin occurred]
      B_0x1: [1, Reset from NRST pin occurred]
    PWRRSTF:
      B_0x0: [0, No BOR or POR occurred]
      B_0x1: [1, BOR or POR occurred]
    SFTRSTF:
      B_0x0: [0, No software reset occurred]
      B_0x1: [1, Software reset occurred]
    IWDGRSTF:
      B_0x0: [0, No independent watchdog reset occurred]
      B_0x1: [1, Independent watchdog reset occurred]
    WWDGRSTF:
      B_0x0: [0, No window watchdog reset occurred]
      B_0x1: [1, Window watchdog reset occurred]
    LPWRRSTF:
      B_0x0: [0, No illegal mode reset occurred]
      B_0x1: [1, Illegal mode reset occurred]
  RCC_CRRCR:
    HSI48ON:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
RNG:
  RNG_CR:
    RNGEN:
      B_0x0: [0, True random number generator is disabled. Analog noise sources are powered off and logic clocked by the RNG clock is gated.]
      B_0x1: [1, True random number generator is enabled.]
    IE:
      B_0x0: [0, RNG interrupt is disabled]
      B_0x1: [1, "RNG interrupt is enabled. An interrupt is pending as soon as DRDY1=11, SEIS1=11 or CEIS1=11 in the RNG_SR register."]
    CED:
      B_0x0: [0, Clock error detection enabled]
      B_0x1: [1, Clock error detection is disabled]
    ARDIS:
      B_0x0: [0, When a noise source error occurs RNG performs an automatic reset to clear the SECS bit.]
      B_0x1: [1, "When a noise source error occurs the application must reset RNG by writing CONDRST to 1 then to 0, in order to restart random number generation."]
    NISTC:
      B_0x0: [0, Hardware default values for NIST compliant RNG. In this configuration per 128-bit output]
      B_0x1: [1, "Custom values for NIST compliant RNG. See Section120.6: RNG entropy source validation for proposed configuration."]
    CLKDIV:
      B_0x0: [0, internal RNG clock after divider is similar to incoming RNG clock.]
      B_0x1: [1, two RNG clock cycles per internal RNG clock.]
      B_0x2: [2, 2<sup>2</sup> (= 4) RNG clock cycles per internal RNG clock.]
      B_0xF: [15, 2<sup>15</sup> RNG clock cycles per internal clock (for example. an incoming 481MHz RNG clock becomes a 1.51kHz internal RNG clock)]
    CONFIGLOCK:
      B_0x0: [0, "Writes to the RNG_HTCR and RNG_CR configuration bits [29:4] are allowed."]
      B_0x1: [1, "Writes to the RNG_HTCR and RNG_CR configuration bits [29:4] are ignored until the next RNG reset."]
  RNG_SR:
    DRDY:
      B_0x0: [0, "The RNG_DR register is not yet valid, no random data is available."]
      B_0x1: [1, The RNG_DR register contains valid random data.]
    CECS:
      B_0x0: [0, "The RNG clock is correct (f<sub>RNGCLK</sub>> f<sub>HCLK</sub>/32). If the CEIS bit is set, this means that a slow clock was detected and the situation has been recovered."]
      B_0x1: [1, The RNG clock is too slow (f<sub>RNGCLK</sub>< f<sub>HCLK</sub>/32).]
    SECS:
      B_0x0: [0, "No faulty sequence has currently been detected. If the SEIS bit is set, this means that a faulty sequence was detected and the situation has been recovered."]
      B_0x1: [1, "At least one of the following faulty sequences has been detected:"]
    CEIS:
      B_0x0: [0, The RNG clock is correct (f<sub>RNGCLK</sub>> f<sub>HCLK</sub>/32)]
      B_0x1: [1, The RNG clock before the internal divider is detected too slow (f<sub>RNGCLK</sub>< f<sub>HCLK</sub>/32)]
    SEIS:
      B_0x0: [0, No faulty sequence detected]
      B_0x1: [1, At least one faulty sequence is detected. See SECS bit description for details.]
RTC:
  RTC_TR:
    PM:
      B_0x0: [0, AM or 24-hour format]
      B_0x1: [1, PM]
  RTC_DR:
    WDU:
      B_0x0: [0, forbidden]
      B_0x1: [1, Monday]
      B_0x7: [7, Sunday]
  RTC_ICSR:
    WUTWF:
      B_0x0: [0, Wake-up timer configuration update not allowed except in initialization mode]
      B_0x1: [1, Wake-up timer configuration update allowed]
    SHPF:
      B_0x0: [0, No shift operation is pending]
      B_0x1: [1, A shift operation is pending]
    INITS:
      B_0x0: [0, Calendar has not been initialized]
      B_0x1: [1, Calendar has been initialized]
    RSF:
      B_0x0: [0, Calendar shadow registers not yet synchronized]
      B_0x1: [1, Calendar shadow registers synchronized]
    INITF:
      B_0x0: [0, Calendar registers update is not allowed]
      B_0x1: [1, Calendar registers update is allowed]
    INIT:
      B_0x0: [0, Free running mode]
      B_0x1: [1, "Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER), plus BIN and BCDU fields. Counters are stopped and start counting from the new value when INIT is reset."]
    BIN:
      B_0x0: [0, Free running BCD calendar mode (Binary mode disabled).]
      B_0x1: [1, Free running Binary mode (BCD mode disabled)]
      B_0x2: [2, Free running BCD calendar and Binary modes]
      B_0x3: [3, Free running BCD calendar and Binary modes]
    BCDU:
      B_0x0: [0, "1s calendar increment is generated each time SS[7:0] = 0"]
      B_0x1: [1, "1s calendar increment is generated each time SS[8:0] = 0"]
      B_0x2: [2, "1s calendar increment is generated each time SS[9:0] = 0"]
      B_0x3: [3, "1s calendar increment is generated each time SS[10:0] = 0"]
      B_0x4: [4, "1s calendar increment is generated each time SS[11:0] = 0"]
      B_0x5: [5, "1s calendar increment is generated each time SS[12:0] = 0"]
      B_0x6: [6, "1s calendar increment is generated each time SS[13:0] = 0"]
      B_0x7: [7, "1s calendar increment is generated each time SS[14:0] = 0"]
  RTC_CR:
    WUCKSEL:
      B_0x0: [0, RTC/16 clock is selected]
      B_0x1: [1, RTC/8 clock is selected]
      B_0x2: [2, RTC/4 clock is selected]
      B_0x3: [3, RTC/2 clock is selected]
    TSEDGE:
      B_0x0: [0, RTC_TS input rising edge generates a timestamp event]
      B_0x1: [1, RTC_TS input falling edge generates a timestamp event]
    REFCKON:
      B_0x0: [0, RTC_REFIN detection disabled]
      B_0x1: [1, RTC_REFIN detection enabled]
    BYPSHAD:
      B_0x0: [0, "Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles."]
      B_0x1: [1, "Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters."]
    FMT:
      B_0x0: [0, 24 hour/day format]
      B_0x1: [1, AM/PM hour format]
    SSRUIE:
      B_0x0: [0, SSR underflow interrupt disabled]
      B_0x1: [1, SSR underflow interrupt enabled]
    ALRAE:
      B_0x0: [0, Alarm A disabled]
      B_0x1: [1, Alarm A enabled]
    ALRBE:
      B_0x0: [0, Alarm B disabled]
      B_0x1: [1, Alarm B enabled]
    WUTE:
      B_0x0: [0, Wake-up timer disabled]
      B_0x1: [1, Wake-up timer enabled]
    TSE:
      B_0x0: [0, timestamp disable]
      B_0x1: [1, timestamp enable]
    ALRAIE:
      B_0x0: [0, Alarm A interrupt disabled]
      B_0x1: [1, Alarm A interrupt enabled]
    ALRBIE:
      B_0x0: [0, Alarm B interrupt disable]
      B_0x1: [1, Alarm B interrupt enable]
    WUTIE:
      B_0x0: [0, Wake-up timer interrupt disabled]
      B_0x1: [1, Wake-up timer interrupt enabled]
    TSIE:
      B_0x0: [0, Timestamp interrupt disable]
      B_0x1: [1, Timestamp interrupt enable]
    ADD1H:
      B_0x0: [0, No effect]
      B_0x1: [1, Adds 1 hour to the current time. This can be used for summer time change]
    SUB1H:
      B_0x0: [0, No effect]
      B_0x1: [1, Subtracts 1 hour to the current time. This can be used for winter time change.]
    COSEL:
      B_0x0: [0, Calibration output is 5121Hz]
      B_0x1: [1, Calibration output is 11Hz]
    POL:
      B_0x0: [0, "The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1)."]
      B_0x1: [1, "The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1)."]
    OSEL:
      B_0x0: [0, Output disabled]
      B_0x1: [1, Alarm A output enabled]
      B_0x2: [2, Alarm B output enabled]
      B_0x3: [3, Wake-up output enabled]
    COE:
      B_0x0: [0, Calibration output disabled]
      B_0x1: [1, Calibration output enabled]
    ITSE:
      B_0x0: [0, internal event timestamp disabled]
      B_0x1: [1, internal event timestamp enabled]
    TAMPTS:
      B_0x0: [0, Tamper detection event does not cause a RTC timestamp to be saved]
      B_0x1: [1, Save RTC timestamp on tamper detection event]
    TAMPOE:
      B_0x0: [0, The tamper flag is not routed on TAMPALRM]
      B_0x1: [1, "The tamper flag is routed on TAMPALRM, combined with the signal provided by OSEL and with the polarity provided by POL."]
    ALRAFCLR:
      B_0x0: [0, Alarm A event generates a trigger event and ALRAF must be cleared by software to allow next alarm event.]
      B_0x1: [1, Alarm A event generates a trigger event. ALRAF is automatically cleared by hardware after 1 ck_apre cycle.]
    ALRBFCLR:
      B_0x0: [0, Alarm B event generates a trigger event and ALRBF must be cleared by software to allow next alarm event.]
      B_0x1: [1, Alarm B event generates a trigger event. ALRBF is automatically cleared by hardware after 1 ck_apre cycle.]
    TAMPALRM_PU:
      B_0x0: [0, No pull-up is applied on TAMPALRM output]
      B_0x1: [1, A pull-up is applied on TAMPALRM output]
    TAMPALRM_TYPE:
      B_0x0: [0, TAMPALRM is push-pull output]
      B_0x1: [1, TAMPALRM is open-drain output]
  RTC_CALR:
    LPCAL:
      B_0x0: [0, "Calibration window is 2<sup>20</sup> RTCCLK, which is a high-consumption mode. This mode must be set only when less than 32s calibration window is required."]
      B_0x1: [1, "Calibration window is 2<sup>20</sup> ck_apre, which is the required configuration for ultra-low consumption mode."]
    CALP:
      B_0x0: [0, No RTCCLK pulses are added.]
      B_0x1: [1, One RTCCLK pulse is effectively inserted every 2<sup>11</sup> pulses (frequency increased by 488.51ppm).]
  RTC_SHIFTR:
    ADD1S:
      B_0x0: [0, No effect]
      B_0x1: [1, Add one second to the clock/calendar]
  RTC_TSTR:
    PM:
      B_0x0: [0, AM or 24-hour format]
      B_0x1: [1, PM]
  RTC_ALRMAR:
    MSK1:
      B_0x0: [0, Alarm A set if the seconds match]
      B_0x1: [1, Seconds dont care in alarm A comparison]
    MSK2:
      B_0x0: [0, Alarm A set if the minutes match]
      B_0x1: [1, Minutes dont care in alarm A comparison]
    PM:
      B_0x0: [0, AM or 24-hour format]
      B_0x1: [1, PM]
    MSK3:
      B_0x0: [0, Alarm A set if the hours match]
      B_0x1: [1, Hours dont care in alarm A comparison]
    WDSEL:
      B_0x0: [0, "DU[3:0] represents the date units"]
      B_0x1: [1, "DU[3:0] represents the week day. DT[1:0] is dont care."]
    MSK4:
      B_0x0: [0, Alarm A set if the date/day match]
      B_0x1: [1, Date/day dont care in alarm A comparison]
  RTC_ALRMASSR:
    MASKSS:
      B_0x0: [0, No comparison on subseconds for Alarm A. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match).]
      B_0x1: [1, "SS[31:1] are dont care in Alarm A comparison. Only SS[0] is compared."]
    SSCLR:
      B_0x0: [0, "The synchronous binary counter (SS[31:0] in RTC_SSR) is free-running."]
      B_0x1: [1, "The synchronous binary counter (SS[31:0] in RTC_SSR) is running from 0xFFFF1FFFF to RTC_ALRABINR.SS[31:0] value and is automatically reloaded with 0xFFFF1FFFF one ck_apre cycle after reaching RTC_ALRABINR.SS[31:0]."]
  RTC_ALRMBR:
    MSK1:
      B_0x0: [0, Alarm B set if the seconds match]
      B_0x1: [1, Seconds dont care in alarm B comparison]
    MSK2:
      B_0x0: [0, Alarm B set if the minutes match]
      B_0x1: [1, Minutes dont care in alarm B comparison]
    PM:
      B_0x0: [0, AM or 24-hour format]
      B_0x1: [1, PM]
    MSK3:
      B_0x0: [0, Alarm B set if the hours match]
      B_0x1: [1, Hours dont care in alarm B comparison]
    WDSEL:
      B_0x0: [0, "DU[3:0] represents the date units"]
      B_0x1: [1, "DU[3:0] represents the week day. DT[1:0] is dont care."]
    MSK4:
      B_0x0: [0, Alarm B set if the date and day match]
      B_0x1: [1, Date and day dont care in alarm B comparison]
  RTC_ALRMBSSR:
    MASKSS:
      B_0x0: [0, No comparison on subseconds for Alarm B. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match).]
      B_0x1: [1, "SS[31:1] are dont care in Alarm B comparison. Only SS[0] is compared."]
    SSCLR:
      B_0x0: [0, "The synchronous binary counter (SS[31:0] in RTC_SSR) is free-running."]
      B_0x1: [1, "The synchronous binary counter (SS[31:0] in RTC_SSR) is running from 0xFFFF1FFFF to RTC_ALRBBINR.SS[31:0] value and is automatically reloaded with 0xFFFF1FFFF one ck_apre cycle after reaching RTC_ALRBBINR.SS[31:0]."]
SPI1:
  SPI_CR1:
    CPHA:
      B_0x0: [0, The first clock transition is the first data capture edge]
      B_0x1: [1, The second clock transition is the first data capture edge]
    CPOL:
      B_0x0: [0, CK to 0 when idle]
      B_0x1: [1, CK to 1 when idle]
    MSTR:
      B_0x0: [0, Slave configuration]
      B_0x1: [1, Master configuration]
    BR:
      B_0x0: [0, f<sub>PCLK</sub>/2]
      B_0x1: [1, f<sub>PCLK</sub>/4]
      B_0x2: [2, f<sub>PCLK</sub>/8]
      B_0x3: [3, f<sub>PCLK</sub>/16]
      B_0x4: [4, f<sub>PCLK</sub>/32]
      B_0x5: [5, f<sub>PCLK</sub>/64]
      B_0x6: [6, f<sub>PCLK</sub>/128]
      B_0x7: [7, f<sub>PCLK</sub>/256]
    SPE:
      B_0x0: [0, Peripheral disabled]
      B_0x1: [1, Peripheral enabled]
    LSBFIRST:
      B_0x0: [0, data is transmitted / received with the MSB first]
      B_0x1: [1, data is transmitted / received with the LSB first]
    SSM:
      B_0x0: [0, Software slave management disabled]
      B_0x1: [1, Software slave management enabled]
    RXONLY:
      B_0x0: [0, Full-duplex (Transmit and receive)]
      B_0x1: [1, Output disabled (Receive-only mode)]
    CRCL:
      B_0x0: [0, 8-bit CRC length]
      B_0x1: [1, 16-bit CRC length]
    CRCNEXT:
      B_0x0: [0, Next transmit value is from Tx buffer.]
      B_0x1: [1, Next transmit value is from Tx CRC register.]
    CRCEN:
      B_0x0: [0, CRC calculation disabled]
      B_0x1: [1, CRC calculation enabled]
    BIDIOE:
      B_0x0: [0, Output disabled (receive-only mode)]
      B_0x1: [1, Output enabled (transmit-only mode)]
    BIDIMODE:
      B_0x0: [0, 2-line unidirectional data mode selected]
      B_0x1: [1, 1-line bidirectional data mode selected]
  SPI_CR2:
    RXDMAEN:
      B_0x0: [0, Rx buffer DMA disabled]
      B_0x1: [1, Rx buffer DMA enabled]
    TXDMAEN:
      B_0x0: [0, Tx buffer DMA disabled]
      B_0x1: [1, Tx buffer DMA enabled]
    SSOE:
      B_0x0: [0, SS output is disabled in master mode and the SPI interface can work in multimaster configuration]
      B_0x1: [1, SS output is enabled in master mode and when the SPI interface is enabled. The SPI interface cannot work in a multimaster environment.]
    NSSP:
      B_0x0: [0, No NSS pulse]
      B_0x1: [1, NSS pulse generated]
    FRF:
      B_0x0: [0, SPI Motorola mode]
    ERRIE:
      B_0x0: [0, Error interrupt is masked]
      B_0x1: [1, Error interrupt is enabled]
    RXNEIE:
      B_0x0: [0, RXNE interrupt masked]
      B_0x1: [1, RXNE interrupt not masked. Used to generate an interrupt request when the RXNE flag is set.]
    TXEIE:
      B_0x0: [0, TXE interrupt masked]
      B_0x1: [1, TXE interrupt not masked. Used to generate an interrupt request when the TXE flag is set.]
    DS:
      B_0x0: [0, Not used]
      B_0x1: [1, Not used]
      B_0x2: [2, Not used]
      B_0x3: [3, 4-bit]
      B_0x4: [4, 5-bit]
      B_0x5: [5, 6-bit]
      B_0x6: [6, 7-bit]
      B_0x7: [7, 8-bit]
      B_0x8: [8, 9-bit]
      B_0x9: [9, 10-bit]
      B_0xA: [10, 11-bit]
      B_0xB: [11, 12-bit]
      B_0xC: [12, 13-bit]
      B_0xD: [13, 14-bit]
      B_0xE: [14, 15-bit]
      B_0xF: [15, 16-bit]
    FRXTH:
      B_0x0: [0, RXNE event is generated if the FIFO level is greater than or equal to 1/2 (16-bit)]
      B_0x1: [1, RXNE event is generated if the FIFO level is greater than or equal to 1/4 (8-bit)]
    LDMA_RX:
      B_0x0: [0, Number of data to transfer is even]
      B_0x1: [1, Number of data to transfer is odd]
    LDMA_TX:
      B_0x0: [0, Number of data to transfer is even]
      B_0x1: [1, Number of data to transfer is odd]
  SPI_SR:
    RXNE:
      B_0x0: [0, Rx buffer empty]
      B_0x1: [1, Rx buffer not empty]
    TXE:
      B_0x0: [0, Tx buffer not empty]
      B_0x1: [1, Tx buffer empty]
    CRCERR:
      B_0x0: [0, CRC value received matches the SPI_RXCRCR value]
      B_0x1: [1, CRC value received does not match the SPI_RXCRCR value]
    MODF:
      B_0x0: [0, No mode fault occurred]
      B_0x1: [1, Mode fault occurred]
    OVR:
      B_0x0: [0, No overrun occurred]
      B_0x1: [1, Overrun occurred]
    BSY:
      B_0x0: [0, SPI not busy]
      B_0x1: [1, SPI is busy in communication or Tx buffer is not empty]
    FRE:
      B_0x0: [0, No frame format error]
      B_0x1: [1, A frame format error occurred]
    FRLVL:
      B_0x0: [0, FIFO empty]
      B_0x1: [1, 1/4 FIFO]
      B_0x2: [2, 1/2 FIFO]
      B_0x3: [3, FIFO full]
    FTLVL:
      B_0x0: [0, FIFO empty]
      B_0x1: [1, 1/4 FIFO]
      B_0x2: [2, 1/2 FIFO]
      B_0x3: [3, FIFO full (considered as FULL when the FIFO threshold is greater than 1/2)]
SYSCFG:
  SYSCFG_CFGR1:
    MEM_MODE:
      B_0x1: [1, System flash memory mapped at 0x000010000]
      B_0x3: [3, Embedded SRAM mapped at 0x000010000]
    PA11_RMP:
      B_0x0: [0, No remap (PA11)]
      B_0x1: [1, Remap (PA9)]
    PA12_RMP:
      B_0x0: [0, No remap (PA12)]
      B_0x1: [1, Remap (PA10)]
    IR_POL:
      B_0x0: [0, Output of IRTIM (IR_OUT) is not inverted]
      B_0x1: [1, Output of IRTIM (IR_OUT) is inverted]
    IR_MOD:
      B_0x0: [0, TIM16]
      B_0x1: [1, USART1]
      B_0x2: [2, USART2]
    BOOSTEN:
      B_0x0: [0, V<sub>DD</sub>]
      B_0x1: [1, Dedicated voltage booster (supplied by V<sub>DD</sub>)]
    I2C_PB6_FMP:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C_PB7_FMP:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C_PB8_FMP:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C_PB9_FMP:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C_PA9_FMP:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C_PA10_FMP:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    I2C3_FMP:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  SYSCFG_CFGR2:
    CCL:
      B_0x0: [0, Cortex<Superscript>1<Default 1 Font>-M0+ LOCKUP output disconnected from TIM1/15/16 Break input]
      B_0x1: [1, Cortex<Superscript>1<Default 1 Font>-M0+ LOCKUP output connected to TIM1/15/16 Break input]
    SPL:
      B_0x0: [0, SRAM1 parity error disconnected from TIM1/15/16 Break input]
      B_0x1: [1, SRAM1 parity error connected to TIM1/15/16 Break input]
    PVDL:
      B_0x0: [0, "PVD interrupt disconnected from TIM1/15/16 Break input. PVDE and PLS[2:0] bits can be programmed by the application."]
      B_0x1: [1, "PVD interrupt connected to TIM1/15/16 Break input, PVDE and PLS[2:0] bits are read only."]
    ECCL:
      B_0x0: [0, ECC error disconnected from TIM1/15/16 Break input]
      B_0x1: [1, ECC error connected to TIM1/15/16 Break input]
    BKPL:
      B_0x0: [0, SRAM2 parity error disconnected from TIM1/15/16 Break input]
      B_0x1: [1, SRAM2 parity error connected to TIM1/15/16 Break input]
    BKPF:
      B_0x0: [0, No SRAM2 parity error detected]
      B_0x1: [1, SRAM2 parity error detected]
    SPF:
      B_0x0: [0, No SRAM1 parity error detected]
      B_0x1: [1, SRAM1 parity error detected]
  SYSCFG_SCSR:
    SRAM2BSY:
      B_0x0: [0, No SRAM2 erase operation is ongoing]
      B_0x1: [1, SRAM2 erase operation is ongoing]
  SYSCFG_TSCCR:
    G2_IO1:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enable connection of PB4 to COMP2]
    G2_IO3:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enable connection of PB6 to COMP2]
    G4_IO3:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enable connection of PC6 to COMP2]
    G6_IO1:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enable connection of PD10 to COMP1]
    G7_IO1:
      B_0x0: [0, Disabled]
      B_0x1: [1, Enable connection of PA9 to COMP1]
    TSC_IOCTRL:
      B_0x0: [0, I/O configured through the corresponding control register]
      B_0x1: [1, I/O configured as analog when TSC AF is activated]
TAMP:
  TAMP_CR1:
    TAMP1E:
      B_0x0: [0, Tamper detection on TAMP_IN1 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN1 is enabled.]
    TAMP2E:
      B_0x0: [0, Tamper detection on TAMP_IN2 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN2 is enabled.]
    TAMP3E:
      B_0x0: [0, Tamper detection on TAMP_IN3 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN3 is enabled.]
    TAMP4E:
      B_0x0: [0, Tamper detection on TAMP_IN4 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN4 is enabled.]
    TAMP5E:
      B_0x0: [0, Tamper detection on TAMP_IN5 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN5 is enabled.]
    ITAMP3E:
      B_0x0: [0, Internal tamper 3 disabled.]
      B_0x1: [1, Internal tamper 3 enabled.]
    ITAMP4E:
      B_0x0: [0, Internal tamper 4 disabled.]
      B_0x1: [1, Internal tamper 4 enabled.]
    ITAMP5E:
      B_0x0: [0, Internal tamper 5 disabled.]
      B_0x1: [1, Internal tamper 5 enabled.]
    ITAMP6E:
      B_0x0: [0, Internal tamper 6 disabled.]
      B_0x1: [1, Internal tamper 6 enabled.]
  TAMP_CR2:
    TAMP1POM:
      B_0x0: [0, Tamper 1 event detection is in confirmed mode.]
      B_0x1: [1, Tamper 1 event detection is in potential mode.]
    TAMP2POM:
      B_0x0: [0, Tamper 2 event detection is in confirmed mode<sup>(1)</sup>.]
      B_0x1: [1, Tamper 2 event detection is in potential mode<sup>(2)</sup>.]
    TAMP3POM:
      B_0x0: [0, Tamper 3 event detection is in confirmed mode<sup>(1)</sup>.]
      B_0x1: [1, Tamper 3 event detection is in potential mode<sup>(2)</sup>.]
    TAMP4POM:
      B_0x0: [0, Tamper 4 event detection is in confirmed mode<sup>(1)</sup>.]
      B_0x1: [1, Tamper 4 event detection is in potential mode<sup>(2)</sup>.]
    TAMP5POM:
      B_0x0: [0, Tamper 5 event detection is in confirmed mode<sup>(1)</sup>.]
      B_0x1: [1, Tamper 5 event detection is in potential mode<sup>(2)</sup>.]
    TAMP1MSK:
      B_0x0: [0, Tamper 1 event generates a trigger event and TAMP1F must be cleared by software to allow next tamper event detection.]
      B_0x1: [1, Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware. The backup registers and device secrets<sup>(1)</sup> are not erased.]
    TAMP2MSK:
      B_0x0: [0, Tamper 2 event generates a trigger event and TAMP2F must be cleared by software to allow next tamper event detection.]
      B_0x1: [1, Tamper 2 event generates a trigger event. TAMP2F is masked and internally cleared by hardware. The backup registers and device secrets<sup>(1)</sup> are not erased.]
    TAMP3MSK:
      B_0x0: [0, Tamper 3 event generates a trigger event and TAMP3F must be cleared by software to allow next tamper event detection.]
      B_0x1: [1, Tamper 3 event generates a trigger event. TAMP3F is masked and internally cleared by hardware. The backup registers and device secrets<sup>(1)</sup> are not erased.]
    BKBLOCK:
      B_0x0: [0, backup registers and device secrets<sup>(1)</sup> can be accessed if no tamper flag is set]
      B_0x1: [1, backup registers and device secrets<sup>(1)</sup> cannot be accessed]
    TAMP1TRG:
      B_0x0: [0, If TAMPFLT different from 00 tamper 1 input staying low triggers a tamper detection event]
      B_0x1: [1, If TAMPFLT different from 00 tamper 1 input staying low triggers a tamper detection event]
    TAMP2TRG:
      B_0x0: [0, If TAMPFLT different from 00 tamper 2 input staying low triggers a tamper detection event]
      B_0x1: [1, If TAMPFLT different from 00 tamper 2 input staying low triggers a tamper detection event]
    TAMP3TRG:
      B_0x0: [0, If TAMPFLT different from 00 tamper 3 input staying low triggers a tamper detection event]
      B_0x1: [1, If TAMPFLT different from 00 tamper 3 input staying low triggers a tamper detection event]
    TAMP4TRG:
      B_0x0: [0, If TAMPFLT different from 00 tamper 4 input staying low triggers a tamper detection event]
      B_0x1: [1, If TAMPFLT different from 00 tamper 4 input staying low triggers a tamper detection event]
    TAMP5TRG:
      B_0x0: [0, If TAMPFLT different from 00 tamper 5 input staying low triggers a tamper detection event]
      B_0x1: [1, If TAMPFLT different from 00 tamper 5 input staying low triggers a tamper detection event]
  TAMP_CR3:
    ITAMP3POM:
      B_0x0: [0, Internal tamper 3 event detection is in confirmed mode<sup>(1)</sup>.]
      B_0x1: [1, Internal tamper 3 event detection is in potential mode<sup>(2)</sup>.]
    ITAMP4POM:
      B_0x0: [0, Internal tamper 4 event detection is in confirmed mode<sup>(1)</sup>.]
      B_0x1: [1, Internal tamper 4 event detection is in potential mode<sup>(2)</sup>.]
    ITAMP5POM:
      B_0x0: [0, Internal tamper 5 event detection is in confirmed mode<sup>(1)</sup>.]
      B_0x1: [1, Internal tamper 5 event detection is in potential mode<sup>(2)</sup>.]
    ITAMP6POM:
      B_0x0: [0, Internal tamper 6 event detection is in confirmed mode.]
      B_0x1: [1, Internal tamper 6 event detection is in potential mode.]
  TAMP_FLTCR:
    TAMPFREQ:
      B_0x0: [0, RTCCLK / 32768 (11Hz when RTCCLK = 327681Hz)]
      B_0x1: [1, RTCCLK / 16384 (21Hz when RTCCLK = 327681Hz)]
      B_0x2: [2, RTCCLK / 8192 (41Hz when RTCCLK = 327681Hz)]
      B_0x3: [3, RTCCLK / 4096 (81Hz when RTCCLK = 327681Hz)]
      B_0x4: [4, RTCCLK / 2048 (161Hz when RTCCLK = 327681Hz)]
      B_0x5: [5, RTCCLK / 1024 (321Hz when RTCCLK = 327681Hz)]
      B_0x6: [6, RTCCLK / 512 (641Hz when RTCCLK = 327681Hz)]
      B_0x7: [7, RTCCLK / 256 (1281Hz when RTCCLK = 327681Hz)]
    TAMPFLT:
      B_0x0: [0, Tamper event is activated on edge of TAMP_INx input transitions to the active level (no internal pull-up on TAMP_INx input).]
      B_0x1: [1, Tamper event is activated after 2 consecutive samples at the active level.]
      B_0x2: [2, Tamper event is activated after 4 consecutive samples at the active level.]
      B_0x3: [3, Tamper event is activated after 8 consecutive samples at the active level.]
    TAMPPRCH:
      B_0x0: [0, 1 RTCCLK cycle]
      B_0x1: [1, 2 RTCCLK cycles]
      B_0x2: [2, 4 RTCCLK cycles]
      B_0x3: [3, 8 RTCCLK cycles]
    TAMPPUDIS:
      B_0x0: [0, Precharge TAMP_INx pins before sampling (enable internal pull-up)]
      B_0x1: [1, Disable precharge of TAMP_INx pins.]
  TAMP_IER:
    TAMP1IE:
      B_0x0: [0, Tamper 1 interrupt disabled.]
      B_0x1: [1, Tamper 1 interrupt enabled.]
    TAMP2IE:
      B_0x0: [0, Tamper 2 interrupt disabled.]
      B_0x1: [1, Tamper 2 interrupt enabled.]
    TAMP3IE:
      B_0x0: [0, Tamper 3 interrupt disabled.]
      B_0x1: [1, Tamper 3 interrupt enabled..]
    TAMP4IE:
      B_0x0: [0, Tamper 4 interrupt disabled.]
      B_0x1: [1, Tamper 4 interrupt enabled.]
    TAMP5IE:
      B_0x0: [0, Tamper 5 interrupt disabled.]
      B_0x1: [1, Tamper 5 interrupt enabled.]
    ITAMP3IE:
      B_0x0: [0, Internal tamper 3 interrupt disabled.]
      B_0x1: [1, Internal tamper 3 interrupt enabled.]
    ITAMP4IE:
      B_0x0: [0, Internal tamper 4 interrupt disabled.]
      B_0x1: [1, Internal tamper 4 interrupt enabled.]
    ITAMP5IE:
      B_0x0: [0, Internal tamper 5 interrupt disabled.]
      B_0x1: [1, Internal tamper 5 interrupt enabled.]
    ITAMP6IE:
      B_0x0: [0, Internal tamper 6 interrupt disabled.]
      B_0x1: [1, Internal tamper 6 interrupt enabled.]
TIM1:
  TIM1_CR1:
    CEN:
      B_0x0: [0, Counter disabled]
      B_0x1: [1, Counter enabled]
    UDIS:
      B_0x0: [0, "UEV enabled. The Update (UEV) event is generated by one of the following events:"]
      B_0x1: [1, "UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller."]
    URS:
      B_0x0: [0, "Any of the following events generate an update interrupt or DMA request if enabled. These events can be:"]
      B_0x1: [1, Only counter overflow/underflow generates an update interrupt or DMA request if enabled.]
    OPM:
      B_0x0: [0, Counter is not stopped at update event]
      B_0x1: [1, Counter stops counting at the next update event (clearing the bit CEN)]
    DIR:
      B_0x0: [0, Counter used as upcounter]
      B_0x1: [1, Counter used as downcounter]
    CMS:
      B_0x0: [0, Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).]
      B_0x1: [1, Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting down.]
      B_0x2: [2, Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting up.]
      B_0x3: [3, Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set both when the counter is counting up or down.]
    ARPE:
      B_0x0: [0, TIMx_ARR register is not buffered]
      B_0x1: [1, TIMx_ARR register is buffered]
    CKD:
      B_0x0: [0, t<sub>DTS</sub>=t<sub>CK_INT</sub>]
      B_0x1: [1, t<sub>DTS</sub>=2*t<sub>CK_INT</sub>]
      B_0x2: [2, t<sub>DTS</sub>=4*t<sub>CK_INT</sub>]
      B_0x3: [3, "Reserved, do not program this value"]
    UIFREMAP:
      B_0x0: [0, No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.]
      B_0x1: [1, Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.]
  TIM1_CR2:
    CCPC:
      B_0x0: [0, "CCxE, CCxNE and OCxM bits are not preloaded"]
      B_0x1: [1, "CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when a commutation event (COM) occurs (COMG bit set or rising edge detected on TRGI, depending on the CCUS bit)."]
    CCUS:
      B_0x0: [0, "When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only"]
      B_0x1: [1, "When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI"]
    CCDS:
      B_0x0: [0, CCx DMA request sent when CCx event occurs]
      B_0x1: [1, CCx DMA requests sent when update event occurs]
    MMS:
      B_0x0: [0, Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.]
      B_0x1: [1, "Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enable. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when configured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register)."]
      B_0x2: [2, Update - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.]
      B_0x3: [3, "Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO)."]
      B_0x4: [4, Compare - OC1REFC signal is used as trigger output (TRGO)]
      B_0x5: [5, Compare - OC2REFC signal is used as trigger output (TRGO)]
      B_0x6: [6, Compare - OC3REFC signal is used as trigger output (TRGO)]
      B_0x7: [7, Compare - OC4REFC signal is used as trigger output (TRGO)]
    TI1S:
      B_0x0: [0, The TIMx_CH1 pin is connected to TI1 input]
      B_0x1: [1, "The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination)"]
    OIS1:
      B_0x0: [0, OC1=0 (after a dead-time if OC1N is implemented) when MOE=0]
      B_0x1: [1, OC1=1 (after a dead-time if OC1N is implemented) when MOE=0]
    OIS1N:
      B_0x0: [0, OC1N=0 after a dead-time when MOE=0]
      B_0x1: [1, OC1N=1 after a dead-time when MOE=0]
    MMS2:
      B_0x0: [0, "Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO2). If the reset is generated by the trigger input (slave mode controller configured in reset mode), the signal on TRGO2 is delayed compared to the actual reset."]
      B_0x1: [1, "Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO2). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic AND between the CEN control bit and the trigger input when configured in Gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO2, except if the Master/Slave mode is selected (see the MSM bit description in TIMx_SMCR register)."]
      B_0x2: [2, "Update - the update event is selected as trigger output (TRGO2). For instance, a master timer can then be used as a prescaler for a slave timer."]
      B_0x3: [3, "Compare pulse - the trigger output sends a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or compare match occurs (TRGO2)."]
      B_0x4: [4, Compare - OC1REFC signal is used as trigger output (TRGO2)]
      B_0x5: [5, Compare - OC2REFC signal is used as trigger output (TRGO2)]
      B_0x6: [6, Compare - OC3REFC signal is used as trigger output (TRGO2)]
      B_0x7: [7, Compare - OC4REFC signal is used as trigger output (TRGO2)]
      B_0x8: [8, Compare - OC5REFC signal is used as trigger output (TRGO2)]
      B_0x9: [9, Compare - OC6REFC signal is used as trigger output (TRGO2)]
      B_0xA: [10, Compare Pulse - OC4REFC rising or falling edges generate pulses on TRGO2]
      B_0xB: [11, Compare Pulse - OC6REFC rising or falling edges generate pulses on TRGO2]
      B_0xC: [12, Compare Pulse - OC4REFC or OC6REFC rising edges generate pulses on TRGO2]
      B_0xD: [13, Compare Pulse - OC4REFC rising or OC6REFC falling edges generate pulses on TRGO2]
      B_0xE: [14, Compare Pulse - OC5REFC or OC6REFC rising edges generate pulses on TRGO2]
      B_0xF: [15, Compare Pulse - OC5REFC rising or OC6REFC falling edges generate pulses on TRGO2]
  TIM1_SMCR:
    SMS:
      B_0x0: [0, Slave mode disabled - if CEN = 1 then the prescaler is clocked directly by the internal clock.]
      B_0x1: [1, Encoder mode 1 - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level.]
      B_0x2: [2, Encoder mode 2 - Counter counts up/down on TI2FP2 edge depending on TI1FP1 level.]
      B_0x3: [3, Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.]
      B_0x4: [4, Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.]
      B_0x5: [5, Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.]
      B_0x6: [6, Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.]
      B_0x7: [7, External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.]
    OCCS:
      B_0x0: [0, OCREF_CLR_INT is connected to COMP1 or COMP2 output depending on TIM1_OR1.OCREF_CLR]
      B_0x1: [1, OCREF_CLR_INT is connected to ETRF]
    TS:
      B_0x0: [0, Internal Trigger 0 (ITR0)]
      B_0x1: [1, Internal Trigger 1 (ITR1)]
      B_0x2: [2, Internal Trigger 2 (ITR2)]
      B_0x3: [3, Internal Trigger 3 (ITR3)]
      B_0x4: [4, TI1 Edge Detector (TI1F_ED)]
      B_0x5: [5, Filtered Timer Input 1 (TI1FP1)]
      B_0x6: [6, Filtered Timer Input 2 (TI2FP2)]
      B_0x7: [7, External Trigger input (ETRF)]
    MSM:
      B_0x0: [0, No action]
      B_0x1: [1, The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.]
    ETF:
      B_0x0: [0, "No filter, sampling is done at f<sub>DTS</sub>"]
      B_0x1: [1, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=2"]
      B_0x2: [2, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=4"]
      B_0x3: [3, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=8"]
      B_0x4: [4, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=6"]
      B_0x5: [5, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=8"]
      B_0x6: [6, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/4, N=6"]
      B_0x7: [7, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/4, N=8"]
      B_0x8: [8, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/8, N=6"]
      B_0x9: [9, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/8, N=8"]
      B_0xA: [10, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=5"]
      B_0xB: [11, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=6"]
      B_0xC: [12, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=8"]
      B_0xD: [13, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=5"]
      B_0xE: [14, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=6"]
      B_0xF: [15, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=8"]
    ETPS:
      B_0x0: [0, Prescaler OFF]
      B_0x1: [1, ETRP frequency divided by 2]
      B_0x2: [2, ETRP frequency divided by 4]
      B_0x3: [3, ETRP frequency divided by 8]
    ECE:
      B_0x0: [0, External clock mode 2 disabled]
      B_0x1: [1, External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.]
    ETP:
      B_0x0: [0, "ETR is non-inverted, active at high level or rising edge."]
      B_0x1: [1, "ETR is inverted, active at low level or falling edge."]
  TIM1_DIER:
    UIE:
      B_0x0: [0, Update interrupt disabled]
      B_0x1: [1, Update interrupt enabled]
    CC1IE:
      B_0x0: [0, CC1 interrupt disabled]
      B_0x1: [1, CC1 interrupt enabled]
    CC2IE:
      B_0x0: [0, CC2 interrupt disabled]
      B_0x1: [1, CC2 interrupt enabled]
    CC3IE:
      B_0x0: [0, CC3 interrupt disabled]
      B_0x1: [1, CC3 interrupt enabled]
    CC4IE:
      B_0x0: [0, CC4 interrupt disabled]
      B_0x1: [1, CC4 interrupt enabled]
    COMIE:
      B_0x0: [0, COM interrupt disabled]
      B_0x1: [1, COM interrupt enabled]
    TIE:
      B_0x0: [0, Trigger interrupt disabled]
      B_0x1: [1, Trigger interrupt enabled]
    BIE:
      B_0x0: [0, Break interrupt disabled]
      B_0x1: [1, Break interrupt enabled]
    UDE:
      B_0x0: [0, Update DMA request disabled]
      B_0x1: [1, Update DMA request enabled]
    CC1DE:
      B_0x0: [0, CC1 DMA request disabled]
      B_0x1: [1, CC1 DMA request enabled]
    CC2DE:
      B_0x0: [0, CC2 DMA request disabled]
      B_0x1: [1, CC2 DMA request enabled]
    CC3DE:
      B_0x0: [0, CC3 DMA request disabled]
      B_0x1: [1, CC3 DMA request enabled]
    CC4DE:
      B_0x0: [0, CC4 DMA request disabled]
      B_0x1: [1, CC4 DMA request enabled]
    COMDE:
      B_0x0: [0, COM DMA request disabled]
      B_0x1: [1, COM DMA request enabled]
    TDE:
      B_0x0: [0, Trigger DMA request disabled]
      B_0x1: [1, Trigger DMA request enabled]
  TIM1_SR:
    UIF:
      B_0x0: [0, No update occurred.]
      B_0x1: [1, "Update interrupt pending. This bit is set by hardware when the registers are updated:"]
    CC1IF:
      B_0x0: [0, No compare match / No input capture occurred]
      B_0x1: [1, A compare match or an input capture occurred.]
    COMIF:
      B_0x0: [0, No COM event occurred.]
      B_0x1: [1, COM interrupt pending.]
    TIF:
      B_0x0: [0, No trigger event occurred.]
      B_0x1: [1, Trigger interrupt pending.]
    BIF:
      B_0x0: [0, No break event occurred.]
      B_0x1: [1, An active level has been detected on the break input. An interrupt is generated if BIE=1 in the TIMx_DIER register.]
    B2IF:
      B_0x0: [0, No break event occurred.]
      B_0x1: [1, An active level has been detected on the break 2 input. An interrupt is generated if BIE=1 in the TIMx_DIER register.]
    CC1OF:
      B_0x0: [0, No overcapture has been detected.]
      B_0x1: [1, The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set]
    SBIF:
      B_0x0: [0, No break event occurred.]
      B_0x1: [1, An active level has been detected on the system break input. An interrupt is generated if BIE=1 in the TIMx_DIER register.]
  TIM1_EGR:
    UG:
      B_0x0: [0, No action]
      B_0x1: [1, "Reinitialize the counter and generates an update of the registers. The prescaler internal counter is also cleared (the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR=1 (downcounting)."]
    CC1G:
      B_0x0: [0, No action]
      B_0x1: [1, "A capture/compare event is generated on channel 1:"]
    COMG:
      B_0x0: [0, No action]
      B_0x1: [1, "When CCPC bit is set, it allows CCxE, CCxNE and OCxM bits to be updated."]
    TG:
      B_0x0: [0, No action]
      B_0x1: [1, The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.]
    BG:
      B_0x0: [0, No action]
      B_0x1: [1, A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.]
    B2G:
      B_0x0: [0, No action]
      B_0x1: [1, A break 2 event is generated. MOE bit is cleared and B2IF flag is set. Related interrupt can occur if enabled.]
  TIM1_CCMR1_INPUT:
    CC1S:
      B_0x0: [0, CC1 channel is configured as output]
      B_0x1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1"]
      B_0x2: [2, "CC1 channel is configured as input, IC1 is mapped on TI2"]
      B_0x3: [3, "CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
    IC1PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC1F:
      B_0x0: [0, "No filter, sampling is done at f<sub>DTS</sub>"]
      B_0x1: [1, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=2"]
      B_0x2: [2, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=4"]
      B_0x3: [3, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=8"]
      B_0x4: [4, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=6"]
      B_0x5: [5, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=8"]
      B_0x6: [6, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/4, N=6"]
      B_0x7: [7, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/4, N=8"]
      B_0x8: [8, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/8, N=6"]
      B_0x9: [9, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/8, N=8"]
      B_0xA: [10, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=5"]
      B_0xB: [11, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=6"]
      B_0xC: [12, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=8"]
      B_0xD: [13, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=5"]
      B_0xE: [14, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=6"]
      B_0xF: [15, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=8"]
    CC2S:
      B_0x0: [0, CC2 channel is configured as output]
      B_0x1: [1, "CC2 channel is configured as input, IC2 is mapped on TI2"]
      B_0x2: [2, "CC2 channel is configured as input, IC2 is mapped on TI1"]
      B_0x3: [3, "CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
  TIM1_CCMR1_OUTPUT:
    CC1S:
      B_0x0: [0, CC1 channel is configured as output]
      B_0x1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1"]
      B_0x2: [2, "CC1 channel is configured as input, IC1 is mapped on TI2"]
      B_0x3: [3, "CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
    OC1FE:
      B_0x0: [0, CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.]
      B_0x1: [1, "An active edge on the trigger input acts like a compare match on CC1 output. Then, OC is set to the compare level independently from the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OCFE acts only if the channel is configured in PWM1 or PWM2 mode."]
    OC1PE:
      B_0x0: [0, "Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately."]
      B_0x1: [1, Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event.]
    OC1M:
      B_0x0: [0, "Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.This mode can be used when the timer serves as a software timebase. When the frozen mode is enabled during timer operation, the output keeps the state (active or inactive) it had before entering the frozen state."]
      B_0x1: [1, Set channel 1 to active level on match. OC1REF signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).]
      B_0x2: [2, Set channel 1 to inactive level on match. OC1REF signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).]
      B_0x3: [3, Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.]
      B_0x4: [4, Force inactive level - OC1REF is forced low.]
      B_0x5: [5, Force active level - OC1REF is forced high.]
      B_0x6: [6, "PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (OC1REF=0) as long as TIMx_CNT>TIMx_CCR1 else active (OC1REF=1)."]
      B_0x7: [7, "PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1 else inactive."]
    OC1CE:
      B_0x0: [0, OC1Ref is not affected by the ocref_clr_int signal]
      B_0x1: [1, OC1Ref is cleared as soon as a High level is detected on ocref_clr_int signal (OCREF_CLR input or ETRF input)]
    CC2S:
      B_0x0: [0, CC2 channel is configured as output]
      B_0x1: [1, "CC2 channel is configured as input, IC2 is mapped on TI2"]
      B_0x2: [2, "CC2 channel is configured as input, IC2 is mapped on TI1"]
      B_0x3: [3, "CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through the TS bit (TIMx_SMCR register)"]
  TIM1_CCMR2_INPUT:
    CC3S:
      B_0x0: [0, CC3 channel is configured as output]
      B_0x1: [1, "CC3 channel is configured as input, IC3 is mapped on TI3"]
      B_0x2: [2, "CC3 channel is configured as input, IC3 is mapped on TI4"]
      B_0x3: [3, "CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
    CC4S:
      B_0x0: [0, CC4 channel is configured as output]
      B_0x1: [1, "CC4 channel is configured as input, IC4 is mapped on TI4"]
      B_0x2: [2, "CC4 channel is configured as input, IC4 is mapped on TI3"]
      B_0x3: [3, "CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
  TIM1_CCMR2_OUTPUT:
    CC3S:
      B_0x0: [0, CC3 channel is configured as output]
      B_0x1: [1, "CC3 channel is configured as input, IC3 is mapped on TI3"]
      B_0x2: [2, "CC3 channel is configured as input, IC3 is mapped on TI4"]
      B_0x3: [3, "CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
    CC4S:
      B_0x0: [0, CC4 channel is configured as output]
      B_0x1: [1, "CC4 channel is configured as input, IC4 is mapped on TI4"]
      B_0x2: [2, "CC4 channel is configured as input, IC4 is mapped on TI3"]
      B_0x3: [3, "CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
  TIM1_CCER:
    CC1E:
      B_0x0: [0, Capture mode disabled / OC1 is not active (see below)]
      B_0x1: [1, Capture mode enabled / OC1 signal is output on the corresponding output pin]
    CC1P:
      B_0x0: [0, "OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)"]
      B_0x1: [1, "OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)"]
    CC1NE:
      B_0x0: [0, "Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits."]
      B_0x1: [1, "On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits."]
    CC1NP:
      B_0x0: [0, OC1N active high.]
      B_0x1: [1, OC1N active low.]
  TIM1_BDTR:
    LOCK:
      B_0x0: [0, LOCK OFF - No bit is write protected.]
      B_0x1: [1, "LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BK2BID, BKBID, BK2DSRM, BKDSRM, BK2P, BK2E, BK2F[3:0], BKF[3:0], AOE, BKP, BKE, OSSI, OSSR and DTG[7:0] bits in TIMx_BDTR register can no longer be written."]
      B_0x2: [2, "LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written."]
      B_0x3: [3, "LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written."]
    OSSI:
      B_0x0: [0, "When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the GPIO logic and which imposes a Hi-Z state)."]
      B_0x1: [1, "When inactive, OC/OCN outputs are first forced with their inactive level then forced to their idle level after the deadtime. The timer maintains its control over the output."]
    OSSR:
      B_0x0: [0, "When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the GPIO logic, which forces a Hi-Z state)."]
      B_0x1: [1, "When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 (the output is still controlled by the timer)."]
    BKE:
      B_0x0: [0, Break function disabled]
      B_0x1: [1, Break function enabled]
    BKP:
      B_0x0: [0, Break input BRK is active low]
      B_0x1: [1, Break input BRK is active high]
    AOE:
      B_0x0: [0, MOE can be set only by software]
      B_0x1: [1, MOE can be set by software or automatically at the next update event (if none of the break inputs BRK and BRK2 is active)]
    MOE:
      B_0x0: [0, In response to a break 2 event. OC and OCN outputs are disabled]
      B_0x1: [1, "OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register)."]
    BKF:
      B_0x0: [0, "No filter, BRK acts asynchronously"]
      B_0x1: [1, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=2"]
      B_0x2: [2, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=4"]
      B_0x3: [3, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=8"]
      B_0x4: [4, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=6"]
      B_0x5: [5, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=8"]
      B_0x6: [6, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/4, N=6"]
      B_0x7: [7, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/4, N=8"]
      B_0x8: [8, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/8, N=6"]
      B_0x9: [9, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/8, N=8"]
      B_0xA: [10, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=5"]
      B_0xB: [11, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=6"]
      B_0xC: [12, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=8"]
      B_0xD: [13, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=5"]
      B_0xE: [14, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=6"]
      B_0xF: [15, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=8"]
    BK2F:
      B_0x0: [0, "No filter, BRK2 acts asynchronously"]
      B_0x1: [1, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=2"]
      B_0x2: [2, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=4"]
      B_0x3: [3, "f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=8"]
      B_0x4: [4, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=6"]
      B_0x5: [5, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=8"]
      B_0x6: [6, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/4, N=6"]
      B_0x7: [7, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/4, N=8"]
      B_0x8: [8, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/8, N=6"]
      B_0x9: [9, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/8, N=8"]
      B_0xA: [10, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=5"]
      B_0xB: [11, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=6"]
      B_0xC: [12, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=8"]
      B_0xD: [13, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=5"]
      B_0xE: [14, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=6"]
      B_0xF: [15, "f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=8"]
    BK2E:
      B_0x0: [0, Break input BRK2 disabled]
      B_0x1: [1, Break input BRK2 enabled]
    BK2P:
      B_0x0: [0, Break input BRK2 is active low]
      B_0x1: [1, Break input BRK2 is active high]
    BKDSRM:
      B_0x0: [0, Break input BRK is armed]
      B_0x1: [1, Break input BRK is disarmed]
    BKBID:
      B_0x0: [0, Break input BRK in input mode]
      B_0x1: [1, Break input BRK in bidirectional mode]
  TIM1_DCR:
    DBA:
      B_0x0: [0, "TIMx_CR1,"]
      B_0x1: [1, "TIMx_CR2,"]
      B_0x2: [2, "TIMx_SMCR,"]
    DBL:
      B_0x0: [0, 1 transfer]
      B_0x1: [1, 2 transfers]
      B_0x2: [2, 3 transfers]
      B_0x11: [17, 18 transfers]
  TIM1_OR1:
    OCREF_CLR:
      B_0x0: [0, COMP1 output is connected to the OCREF_CLR input]
      B_0x1: [1, COMP2 output is connected to the OCREF_CLR input]
  TIM1_CCR5:
    GC5C1:
      B_0x0: [0, No effect of OC5REF on OC1REFC5]
      B_0x1: [1, OC1REFC is the logical AND of OC1REFC and OC5REF]
    GC5C2:
      B_0x0: [0, No effect of OC5REF on OC2REFC]
      B_0x1: [1, OC2REFC is the logical AND of OC2REFC and OC5REF]
    GC5C3:
      B_0x0: [0, No effect of OC5REF on OC3REFC]
      B_0x1: [1, OC3REFC is the logical AND of OC3REFC and OC5REF]
  TIM1_AF1:
    BKINE:
      B_0x0: [0, BKIN input disabled]
      B_0x1: [1, BKIN input enabled]
    BKCMP1E:
      B_0x0: [0, COMP1 input disabled]
      B_0x1: [1, COMP1 input enabled]
    BKCMP2E:
      B_0x0: [0, COMP2 input disabled]
      B_0x1: [1, COMP2 input enabled]
    BKINP:
      B_0x0: [0, "BKIN input polarity is not inverted (active low if BKP=0, active high if BKP=1)"]
      B_0x1: [1, "BKIN input polarity is inverted (active high if BKP=0, active low if BKP=1)"]
    BKCMP1P:
      B_0x0: [0, "COMP1 input polarity is not inverted (active low if BKP=0, active high if BKP=1)"]
      B_0x1: [1, "COMP1 input polarity is inverted (active high if BKP=0, active low if BKP=1)"]
    BKCMP2P:
      B_0x0: [0, "COMP2 input polarity is not inverted (active low if BKP=0, active high if BKP=1)"]
      B_0x1: [1, "COMP2 input polarity is inverted (active high if BKP=0, active low if BKP=1)"]
    ETRSEL:
      B_0x0: [0, ETR legacy mode]
      B_0x1: [1, COMP1 output]
      B_0x2: [2, COMP2 output]
      B_0x3: [3, ADC1 AWD1]
      B_0x4: [4, ADC1 AWD2]
      B_0x5: [5, ADC1 AWD3]
      B_0x6: [6, COMP3 output (available on STM32G0B1xx and STM32G0C1xx salestypes only)]
  TIM1_AF2:
    BK2INE:
      B_0x0: [0, BKIN2 input disabled]
      B_0x1: [1, BKIN2 input enabled]
    BK2CMP1E:
      B_0x0: [0, COMP1 input disabled]
      B_0x1: [1, COMP1 input enabled]
    BK2CMP2E:
      B_0x0: [0, COMP2 input disabled]
      B_0x1: [1, COMP2 input enabled]
    BK2INP:
      B_0x0: [0, "BKIN2 input polarity is not inverted (active low if BK2P=0, active high if BK2P=1)"]
      B_0x1: [1, "BKIN2 input polarity is inverted (active high if BK2P=0, active low if BK2P=1)"]
    BK2CMP1P:
      B_0x0: [0, "COMP1 input polarity is not inverted (active low if BK2P=0, active high if BK2P=1)"]
      B_0x1: [1, "COMP1 input polarity is inverted (active high if BK2P=0, active low if BK2P=1)"]
    BK2CMP2P:
      B_0x0: [0, "COMP2 input polarity is not inverted (active low if BK2P=0, active high if BK2P=1)"]
      B_0x1: [1, "COMP2 input polarity is inverted (active high if BK2P=0, active low if BK2P=1)"]
  TIM1_TISEL:
    TI1SEL:
      B_0x0: [0, TIM1_CH1 input]
      B_0x1: [1, COMP1 output]
    TI2SEL:
      B_0x0: [0, TIM1_CH2 input]
      B_0x1: [1, COMP2 output]
    TI3SEL:
      B_0x0: [0, TIM1_CH3 input]
    TI4SEL:
      B_0x0: [0, TIM1_CH4 input]
TIM2:
  TIM2_CR1:
    CEN:
      B_0x0: [0, Counter disabled]
      B_0x1: [1, Counter enabled]
    UDIS:
      B_0x0: [0, UEV enabled.]
      B_0x1: [1, UEV disabled.]
    URS:
      B_0x0: [0, Any of the following events generate an update interrupt or DMA request if enabled.]
      B_0x1: [1, Only counter overflow/underflow generates an update interrupt or DMA request if enabled.]
    OPM:
      B_0x0: [0, Counter is not stopped at update event]
      B_0x1: [1, Counter stops counting at the next update event (clearing the bit CEN)]
    DIR:
      B_0x0: [0, Counter used as upcounter]
      B_0x1: [1, Counter used as downcounter]
    CMS:
      B_0x0: [0, Edge-aligned mode.]
      B_0x1: [1, Center-aligned mode 1.]
      B_0x2: [2, Center-aligned mode 2.]
      B_0x3: [3, Center-aligned mode 3.]
    ARPE:
      B_0x0: [0, TIMx_ARR register is not buffered]
      B_0x1: [1, TIMx_ARR register is buffered]
    CKD:
      B_0x0: [0, B_0x0]
      B_0x1: [1, B_0x1]
      B_0x2: [2, B_0x2]
    UIFREMAP:
      B_0x0: [0, No remapping.]
      B_0x1: [1, Remapping enabled.]
  TIM2_CR2:
    CCDS:
      B_0x0: [0, CCx DMA request sent when CCx event occurs]
      B_0x1: [1, CCx DMA requests sent when update event occurs]
    MMS:
      B_0x0: [0, Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO).]
      B_0x1: [1, "Enable - the Counter enable signal, CNT_EN, is used as trigger output (TRGO)."]
      B_0x2: [2, Update - The update event is selected as trigger output (TRGO).]
      B_0x3: [3, "Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred."]
      B_0x4: [4, Compare - OC1REFC signal is used as trigger output (TRGO)]
      B_0x5: [5, Compare - OC2REFC signal is used as trigger output (TRGO)]
      B_0x6: [6, Compare - OC3REFC signal is used as trigger output (TRGO)]
      B_0x7: [7, Compare - OC4REFC signal is used as trigger output (TRGO)]
    TI1S:
      B_0x0: [0, The TIMx_CH1 pin is connected to TI1 input]
      B_0x1: [1, "The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination) See also Section23."]
  TIM2_SMCR:
    SMS:
      B_0x0: [0, Slave mode disabled - if CEN = 1 then the prescaler is clocked directly by the internal clock.]
      B_0x1: [1, Encoder mode 1 - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level.]
      B_0x2: [2, Encoder mode 2 - Counter counts up/down on TI2FP2 edge depending on TI1FP1 level.]
      B_0x3: [3, Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.]
      B_0x4: [4, Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.]
      B_0x5: [5, Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high.]
      B_0x6: [6, Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset).]
      B_0x7: [7, External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.]
    OCCS:
      B_0x0: [0, OCREF_CLR_INT is connected to COMP1 or COMP2 output depending on TIMx_OR1.]
      B_0x1: [1, OCREF_CLR_INT is connected to ETRF]
    TS:
      B_0x0: [0, Internal Trigger 0 (ITR0)]
      B_0x1: [1, Internal Trigger 1 (ITR1)]
      B_0x2: [2, Internal Trigger 2 (ITR2)]
      B_0x3: [3, Internal Trigger 3 (ITR3)]
      B_0x4: [4, TI1 Edge Detector (TI1F_ED)]
      B_0x5: [5, Filtered Timer Input 1 (TI1FP1)]
      B_0x6: [6, Filtered Timer Input 2 (TI2FP2)]
      B_0x7: [7, External Trigger input (ETRF)]
    MSM:
      B_0x0: [0, No action]
      B_0x1: [1, The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO).]
    ETF:
      B_0x0: [0, "No filter, sampling is done at fless thansub>DTSless than/sub>"]
      B_0x1: [1, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=2"]
      B_0x2: [2, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=4"]
      B_0x3: [3, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=8"]
      B_0x4: [4, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=6"]
      B_0x5: [5, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=8"]
      B_0x6: [6, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=6"]
      B_0x7: [7, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=8"]
      B_0x8: [8, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=6"]
      B_0x9: [9, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=8"]
      B_0xA: [10, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=5"]
      B_0xB: [11, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=6"]
      B_0xC: [12, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=8"]
      B_0xD: [13, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=5"]
      B_0xE: [14, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=6"]
      B_0xF: [15, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=8"]
    ETPS:
      B_0x0: [0, Prescaler OFF]
      B_0x1: [1, ETRP frequency divided by 2]
      B_0x2: [2, ETRP frequency divided by 4]
      B_0x3: [3, ETRP frequency divided by 8]
    ECE:
      B_0x0: [0, External clock mode 2 disabled]
      B_0x1: [1, External clock mode 2 enabled.]
    ETP:
      B_0x0: [0, "ETR is non-inverted, active at high level or rising edge"]
      B_0x1: [1, "ETR is inverted, active at low level or falling edge"]
  TIM2_DIER:
    UIE:
      B_0x0: [0, Update interrupt disabled.]
      B_0x1: [1, Update interrupt enabled.]
    CC1IE:
      B_0x0: [0, CC1 interrupt disabled.]
      B_0x1: [1, CC1 interrupt enabled.]
    CC2IE:
      B_0x0: [0, CC2 interrupt disabled.]
      B_0x1: [1, CC2 interrupt enabled.]
    CC3IE:
      B_0x0: [0, CC3 interrupt disabled.]
      B_0x1: [1, CC3 interrupt enabled.]
    CC4IE:
      B_0x0: [0, CC4 interrupt disabled.]
      B_0x1: [1, CC4 interrupt enabled.]
    TIE:
      B_0x0: [0, Trigger interrupt disabled.]
      B_0x1: [1, Trigger interrupt enabled.]
    UDE:
      B_0x0: [0, Update DMA request disabled.]
      B_0x1: [1, Update DMA request enabled.]
    CC1DE:
      B_0x0: [0, CC1 DMA request disabled.]
      B_0x1: [1, CC1 DMA request enabled.]
    CC2DE:
      B_0x0: [0, CC2 DMA request disabled.]
      B_0x1: [1, CC2 DMA request enabled.]
    CC3DE:
      B_0x0: [0, CC3 DMA request disabled.]
      B_0x1: [1, CC3 DMA request enabled.]
    CC4DE:
      B_0x0: [0, CC4 DMA request disabled.]
      B_0x1: [1, CC4 DMA request enabled.]
    TDE:
      B_0x0: [0, Trigger DMA request disabled.]
      B_0x1: [1, Trigger DMA request enabled.]
  TIM2_SR:
    UIF:
      B_0x0: [0, No update occurred]
      B_0x1: [1, Update interrupt pending.]
    CC1IF:
      B_0x0: [0, No compare match / No input capture occurred]
      B_0x1: [1, A compare match or an input capture occurred]
    TIF:
      B_0x0: [0, No trigger event occurred.]
      B_0x1: [1, Trigger interrupt pending.]
    CC1OF:
      B_0x0: [0, No overcapture has been detected.]
      B_0x1: [1, The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set]
  TIM2_EGR:
    UG:
      B_0x0: [0, No action]
      B_0x1: [1, Re-initialize the counter and generates an update of the registers.]
    CC1G:
      B_0x0: [0, No action]
      B_0x1: [1, "A capture/compare event is generated on channel 1:"]
    TG:
      B_0x0: [0, No action]
      B_0x1: [1, The TIF flag is set in TIMx_SR register.]
  TIM2_CCMR1:
    CC1S:
      B_0x0: [0, CC1 channel is configured as output]
      B_0x1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1"]
      B_0x2: [2, "CC1 channel is configured as input, IC1 is mapped on TI2"]
      B_0x3: [3, "CC1 channel is configured as input, IC1 is mapped on TRC."]
    IC1PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC1F:
      B_0x0: [0, "No filter, sampling is done at f\t\tless thansub>DTSless than/sub>"]
      B_0x1: [1, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=2"]
      B_0x2: [2, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=4"]
      B_0x3: [3, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=8"]
      B_0x4: [4, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=6"]
      B_0x5: [5, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=8"]
      B_0x6: [6, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=6"]
      B_0x7: [7, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=8"]
      B_0x8: [8, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=6"]
      B_0x9: [9, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=8"]
      B_0xA: [10, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=5"]
      B_0xB: [11, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=6"]
      B_0xC: [12, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=8"]
      B_0xD: [13, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=5"]
      B_0xE: [14, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=6"]
      B_0xF: [15, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=8"]
    CC2S:
      B_0x0: [0, CC2 channel is configured as output.]
      B_0x1: [1, "CC2 channel is configured as input, IC2 is mapped on TI2."]
      B_0x2: [2, "CC2 channel is configured as input, IC2 is mapped on TI1."]
      B_0x3: [3, "CC2 channel is configured as input, IC2 is mapped on TRC."]
  TIM2_CCMR1_ALTERNATE1:
    CC1S:
      B_0x0: [0, CC1 channel is configured as output.]
      B_0x1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1."]
      B_0x2: [2, "CC1 channel is configured as input, IC1 is mapped on TI2."]
      B_0x3: [3, "CC1 channel is configured as input, IC1 is mapped on TRC."]
    OC1FE:
      B_0x0: [0, CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON.]
      B_0x1: [1, An active edge on the trigger input acts like a compare match on CC1 output.]
    OC1PE:
      B_0x0: [0, Preload register on TIMx_CCR1 disabled.]
      B_0x1: [1, Preload register on TIMx_CCR1 enabled.]
    OC1M:
      B_0x0: [0, Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.]
      B_0x1: [1, Set channel 1 to active level on match.]
      B_0x2: [2, Set channel 1 to inactive level on match.]
      B_0x3: [3, Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.]
      B_0x4: [4, Force inactive level - OC1REF is forced low.]
      B_0x5: [5, Force active level - OC1REF is forced high.]
      B_0x6: [6, "PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNTless thanTIMx_CCR1 else inactive."]
      B_0x7: [7, "PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNTless thanTIMx_CCR1 else active."]
    OC1CE:
      B_0x0: [0, OC1Ref is not affected by the ETRF input]
      B_0x1: [1, OC1Ref is cleared as soon as a High level is detected on ETRF input]
    CC2S:
      B_0x0: [0, CC2 channel is configured as output]
      B_0x1: [1, "CC2 channel is configured as input, IC2 is mapped on TI2"]
      B_0x2: [2, "CC2 channel is configured as input, IC2 is mapped on TI1"]
      B_0x3: [3, "CC2 channel is configured as input, IC2 is mapped on TRC."]
  TIM2_CCMR2:
    CC3S:
      B_0x0: [0, CC3 channel is configured as output]
      B_0x1: [1, "CC3 channel is configured as input, IC3 is mapped on TI3"]
      B_0x2: [2, "CC3 channel is configured as input, IC3 is mapped on TI4"]
      B_0x3: [3, "CC3 channel is configured as input, IC3 is mapped on TRC."]
    CC4S:
      B_0x0: [0, CC4 channel is configured as output]
      B_0x1: [1, "CC4 channel is configured as input, IC4 is mapped on TI4"]
      B_0x2: [2, "CC4 channel is configured as input, IC4 is mapped on TI3"]
      B_0x3: [3, "CC4 channel is configured as input, IC4 is mapped on TRC."]
  TIM2_CCMR2_ALTERNATE1:
    CC3S:
      B_0x0: [0, CC3 channel is configured as output]
      B_0x1: [1, "CC3 channel is configured as input, IC3 is mapped on TI3"]
      B_0x2: [2, "CC3 channel is configured as input, IC3 is mapped on TI4"]
      B_0x3: [3, "CC3 channel is configured as input, IC3 is mapped on TRC."]
    CC4S:
      B_0x0: [0, CC4 channel is configured as output]
      B_0x1: [1, "CC4 channel is configured as input, IC4 is mapped on TI4"]
      B_0x2: [2, "CC4 channel is configured as input, IC4 is mapped on TI3"]
      B_0x3: [3, "CC4 channel is configured as input, IC4 is mapped on TRC."]
  TIM2_CCER:
    CC1E:
      B_0x0: [0, Capture mode disabled / OC1 is not active]
      B_0x1: [1, Capture mode enabled / OC1 signal is output on the corresponding output pin]
    CC1P:
      B_0x0: [0, "OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)"]
      B_0x1: [1, "OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)"]
  TIM2_DCR:
    DBA:
      B_0x0: [0, TIMx_CR1]
      B_0x1: [1, TIMx_CR2]
      B_0x2: [2, TIMx_SMCR]
    DBL:
      B_0x0: [0, "1 transfer,"]
      B_0x1: [1, "2 transfers,"]
      B_0x2: [2, "3 transfers,"]
      B_0x11: [17, 18 transfers.]
  TIM2_OR1:
    OCREF_CLR:
      B_0x0: [0, COMP1 output is connected to the OCREF_CLR input]
      B_0x1: [1, COMP2 output is connected to the OCREF_CLR input]
  TIM2_AF1:
    ETRSEL:
      B_0x0: [0, ETR legacy mode]
      B_0x1: [1, COMP1]
      B_0x2: [2, COMP2]
      B_0x3: [3, LSE]
      B_0x4: [4, MCO]
      B_0x5: [5, MCO2]
  TIM2_TISEL:
    TI1SEL:
      B_0x0: [0, TIM2_CH1 input]
      B_0x1: [1, COMP1 output]
    TI2SEL:
      B_0x0: [0, TIM2_CH2 input]
      B_0x1: [1, COMP2 output]
    TI3SEL:
      B_0x0: [0, TIM2_CH3 input]
TIM3:
  TIM3_CR1:
    CEN:
      B_0x0: [0, Counter disabled]
      B_0x1: [1, Counter enabled]
    UDIS:
      B_0x0: [0, UEV enabled.]
      B_0x1: [1, UEV disabled.]
    URS:
      B_0x0: [0, Any of the following events generate an update interrupt or DMA request if enabled.]
      B_0x1: [1, Only counter overflow/underflow generates an update interrupt or DMA request if enabled.]
    OPM:
      B_0x0: [0, Counter is not stopped at update event]
      B_0x1: [1, Counter stops counting at the next update event (clearing the bit CEN)]
    DIR:
      B_0x0: [0, Counter used as upcounter]
      B_0x1: [1, Counter used as downcounter]
    CMS:
      B_0x0: [0, Edge-aligned mode.]
      B_0x1: [1, Center-aligned mode 1.]
      B_0x2: [2, Center-aligned mode 2.]
      B_0x3: [3, Center-aligned mode 3.]
    ARPE:
      B_0x0: [0, TIMx_ARR register is not buffered]
      B_0x1: [1, TIMx_ARR register is buffered]
    CKD:
      B_0x0: [0, B_0x0]
      B_0x1: [1, B_0x1]
      B_0x2: [2, B_0x2]
    UIFREMAP:
      B_0x0: [0, No remapping.]
      B_0x1: [1, Remapping enabled.]
  TIM3_CR2:
    CCDS:
      B_0x0: [0, CCx DMA request sent when CCx event occurs]
      B_0x1: [1, CCx DMA requests sent when update event occurs]
    MMS:
      B_0x0: [0, Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO).]
      B_0x1: [1, "Enable - the Counter enable signal, CNT_EN, is used as trigger output (TRGO)."]
      B_0x2: [2, Update - The update event is selected as trigger output (TRGO).]
      B_0x3: [3, "Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred."]
      B_0x4: [4, Compare - OC1REFC signal is used as trigger output (TRGO)]
      B_0x5: [5, Compare - OC2REFC signal is used as trigger output (TRGO)]
      B_0x6: [6, Compare - OC3REFC signal is used as trigger output (TRGO)]
      B_0x7: [7, Compare - OC4REFC signal is used as trigger output (TRGO)]
    TI1S:
      B_0x0: [0, The TIMx_CH1 pin is connected to TI1 input]
      B_0x1: [1, "The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination) See also Section23."]
  TIM3_SMCR:
    SMS:
      B_0x0: [0, Slave mode disabled - if CEN = 1 then the prescaler is clocked directly by the internal clock.]
      B_0x1: [1, Encoder mode 1 - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level.]
      B_0x2: [2, Encoder mode 2 - Counter counts up/down on TI2FP2 edge depending on TI1FP1 level.]
      B_0x3: [3, Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.]
      B_0x4: [4, Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.]
      B_0x5: [5, Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high.]
      B_0x6: [6, Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset).]
      B_0x7: [7, External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.]
    OCCS:
      B_0x0: [0, OCREF_CLR_INT is connected to COMP1 or COMP2 output depending on TIMx_OR1.]
      B_0x1: [1, OCREF_CLR_INT is connected to ETRF]
    TS:
      B_0x0: [0, Internal Trigger 0 (ITR0)]
      B_0x1: [1, Internal Trigger 1 (ITR1)]
      B_0x2: [2, Internal Trigger 2 (ITR2)]
      B_0x3: [3, Internal Trigger 3 (ITR3)]
      B_0x4: [4, TI1 Edge Detector (TI1F_ED)]
      B_0x5: [5, Filtered Timer Input 1 (TI1FP1)]
      B_0x6: [6, Filtered Timer Input 2 (TI2FP2)]
      B_0x7: [7, External Trigger input (ETRF)]
    MSM:
      B_0x0: [0, No action]
      B_0x1: [1, The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO).]
    ETF:
      B_0x0: [0, "No filter, sampling is done at fless thansub>DTSless than/sub>"]
      B_0x1: [1, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=2"]
      B_0x2: [2, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=4"]
      B_0x3: [3, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=8"]
      B_0x4: [4, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=6"]
      B_0x5: [5, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=8"]
      B_0x6: [6, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=6"]
      B_0x7: [7, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=8"]
      B_0x8: [8, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=6"]
      B_0x9: [9, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=8"]
      B_0xA: [10, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=5"]
      B_0xB: [11, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=6"]
      B_0xC: [12, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=8"]
      B_0xD: [13, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=5"]
      B_0xE: [14, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=6"]
      B_0xF: [15, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=8"]
    ETPS:
      B_0x0: [0, Prescaler OFF]
      B_0x1: [1, ETRP frequency divided by 2]
      B_0x2: [2, ETRP frequency divided by 4]
      B_0x3: [3, ETRP frequency divided by 8]
    ECE:
      B_0x0: [0, External clock mode 2 disabled]
      B_0x1: [1, External clock mode 2 enabled.]
    ETP:
      B_0x0: [0, "ETR is non-inverted, active at high level or rising edge"]
      B_0x1: [1, "ETR is inverted, active at low level or falling edge"]
  TIM3_DIER:
    UIE:
      B_0x0: [0, Update interrupt disabled.]
      B_0x1: [1, Update interrupt enabled.]
    CC1IE:
      B_0x0: [0, CC1 interrupt disabled.]
      B_0x1: [1, CC1 interrupt enabled.]
    CC2IE:
      B_0x0: [0, CC2 interrupt disabled.]
      B_0x1: [1, CC2 interrupt enabled.]
    CC3IE:
      B_0x0: [0, CC3 interrupt disabled.]
      B_0x1: [1, CC3 interrupt enabled.]
    CC4IE:
      B_0x0: [0, CC4 interrupt disabled.]
      B_0x1: [1, CC4 interrupt enabled.]
    TIE:
      B_0x0: [0, Trigger interrupt disabled.]
      B_0x1: [1, Trigger interrupt enabled.]
    UDE:
      B_0x0: [0, Update DMA request disabled.]
      B_0x1: [1, Update DMA request enabled.]
    CC1DE:
      B_0x0: [0, CC1 DMA request disabled.]
      B_0x1: [1, CC1 DMA request enabled.]
    CC2DE:
      B_0x0: [0, CC2 DMA request disabled.]
      B_0x1: [1, CC2 DMA request enabled.]
    CC3DE:
      B_0x0: [0, CC3 DMA request disabled.]
      B_0x1: [1, CC3 DMA request enabled.]
    CC4DE:
      B_0x0: [0, CC4 DMA request disabled.]
      B_0x1: [1, CC4 DMA request enabled.]
    TDE:
      B_0x0: [0, Trigger DMA request disabled.]
      B_0x1: [1, Trigger DMA request enabled.]
  TIM3_SR:
    UIF:
      B_0x0: [0, No update occurred]
      B_0x1: [1, Update interrupt pending.]
    CC1IF:
      B_0x0: [0, No compare match / No input capture occurred]
      B_0x1: [1, A compare match or an input capture occurred]
    TIF:
      B_0x0: [0, No trigger event occurred.]
      B_0x1: [1, Trigger interrupt pending.]
    CC1OF:
      B_0x0: [0, No overcapture has been detected.]
      B_0x1: [1, The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set]
  TIM3_EGR:
    UG:
      B_0x0: [0, No action]
      B_0x1: [1, Re-initialize the counter and generates an update of the registers.]
    CC1G:
      B_0x0: [0, No action]
      B_0x1: [1, "A capture/compare event is generated on channel 1:"]
    TG:
      B_0x0: [0, No action]
      B_0x1: [1, The TIF flag is set in TIMx_SR register.]
  TIM3_CCMR1:
    CC1S:
      B_0x0: [0, CC1 channel is configured as output]
      B_0x1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1"]
      B_0x2: [2, "CC1 channel is configured as input, IC1 is mapped on TI2"]
      B_0x3: [3, "CC1 channel is configured as input, IC1 is mapped on TRC."]
    IC1PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC1F:
      B_0x0: [0, "No filter, sampling is done at f\t\tless thansub>DTSless than/sub>"]
      B_0x1: [1, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=2"]
      B_0x2: [2, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=4"]
      B_0x3: [3, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=8"]
      B_0x4: [4, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=6"]
      B_0x5: [5, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=8"]
      B_0x6: [6, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=6"]
      B_0x7: [7, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=8"]
      B_0x8: [8, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=6"]
      B_0x9: [9, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=8"]
      B_0xA: [10, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=5"]
      B_0xB: [11, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=6"]
      B_0xC: [12, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=8"]
      B_0xD: [13, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=5"]
      B_0xE: [14, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=6"]
      B_0xF: [15, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=8"]
    CC2S:
      B_0x0: [0, CC2 channel is configured as output.]
      B_0x1: [1, "CC2 channel is configured as input, IC2 is mapped on TI2."]
      B_0x2: [2, "CC2 channel is configured as input, IC2 is mapped on TI1."]
      B_0x3: [3, "CC2 channel is configured as input, IC2 is mapped on TRC."]
  TIM3_CCMR1_ALTERNATE1:
    CC1S:
      B_0x0: [0, CC1 channel is configured as output.]
      B_0x1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1."]
      B_0x2: [2, "CC1 channel is configured as input, IC1 is mapped on TI2."]
      B_0x3: [3, "CC1 channel is configured as input, IC1 is mapped on TRC."]
    OC1FE:
      B_0x0: [0, CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON.]
      B_0x1: [1, An active edge on the trigger input acts like a compare match on CC1 output.]
    OC1PE:
      B_0x0: [0, Preload register on TIMx_CCR1 disabled.]
      B_0x1: [1, Preload register on TIMx_CCR1 enabled.]
    OC1M:
      B_0x0: [0, Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.]
      B_0x1: [1, Set channel 1 to active level on match.]
      B_0x2: [2, Set channel 1 to inactive level on match.]
      B_0x3: [3, Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.]
      B_0x4: [4, Force inactive level - OC1REF is forced low.]
      B_0x5: [5, Force active level - OC1REF is forced high.]
      B_0x6: [6, "PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNTless thanTIMx_CCR1 else inactive."]
      B_0x7: [7, "PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNTless thanTIMx_CCR1 else active."]
    OC1CE:
      B_0x0: [0, OC1Ref is not affected by the ETRF input]
      B_0x1: [1, OC1Ref is cleared as soon as a High level is detected on ETRF input]
    CC2S:
      B_0x0: [0, CC2 channel is configured as output]
      B_0x1: [1, "CC2 channel is configured as input, IC2 is mapped on TI2"]
      B_0x2: [2, "CC2 channel is configured as input, IC2 is mapped on TI1"]
      B_0x3: [3, "CC2 channel is configured as input, IC2 is mapped on TRC."]
  TIM3_CCMR2:
    CC3S:
      B_0x0: [0, CC3 channel is configured as output]
      B_0x1: [1, "CC3 channel is configured as input, IC3 is mapped on TI3"]
      B_0x2: [2, "CC3 channel is configured as input, IC3 is mapped on TI4"]
      B_0x3: [3, "CC3 channel is configured as input, IC3 is mapped on TRC."]
    CC4S:
      B_0x0: [0, CC4 channel is configured as output]
      B_0x1: [1, "CC4 channel is configured as input, IC4 is mapped on TI4"]
      B_0x2: [2, "CC4 channel is configured as input, IC4 is mapped on TI3"]
      B_0x3: [3, "CC4 channel is configured as input, IC4 is mapped on TRC."]
  TIM3_CCMR2_ALTERNATE1:
    CC3S:
      B_0x0: [0, CC3 channel is configured as output]
      B_0x1: [1, "CC3 channel is configured as input, IC3 is mapped on TI3"]
      B_0x2: [2, "CC3 channel is configured as input, IC3 is mapped on TI4"]
      B_0x3: [3, "CC3 channel is configured as input, IC3 is mapped on TRC."]
    CC4S:
      B_0x0: [0, CC4 channel is configured as output]
      B_0x1: [1, "CC4 channel is configured as input, IC4 is mapped on TI4"]
      B_0x2: [2, "CC4 channel is configured as input, IC4 is mapped on TI3"]
      B_0x3: [3, "CC4 channel is configured as input, IC4 is mapped on TRC."]
  TIM3_CCER:
    CC1E:
      B_0x0: [0, Capture mode disabled / OC1 is not active]
      B_0x1: [1, Capture mode enabled / OC1 signal is output on the corresponding output pin]
    CC1P:
      B_0x0: [0, "OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)"]
      B_0x1: [1, "OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)"]
  TIM3_DCR:
    DBA:
      B_0x0: [0, TIMx_CR1]
      B_0x1: [1, TIMx_CR2]
      B_0x2: [2, TIMx_SMCR]
    DBL:
      B_0x0: [0, "1 transfer,"]
      B_0x1: [1, "2 transfers,"]
      B_0x2: [2, "3 transfers,"]
      B_0x11: [17, 18 transfers.]
  TIM3_OR1:
    OCREF_CLR:
      B_0x0: [0, COMP1 output is connected to the OCREF_CLR input]
      B_0x1: [1, COMP2 output is connected to the OCREF_CLR input]
  TIM3_AF1:
    ETRSEL:
      B_0x0: [0, ETR legacy mode]
      B_0x1: [1, COMP1 output]
      B_0x2: [2, COMP2 output]
  TIM3_TISEL:
    TI1SEL:
      B_0x0: [0, TIM3_CH1 input]
      B_0x1: [1, COMP1 output]
    TI2SEL:
      B_0x0: [0, TIM3_CH2 input]
      B_0x1: [1, COMP2 output]
    TI3SEL:
      B_0x0: [0, TIM3_CH3 input]
TIM6:
  TIM6_CR1:
    CEN:
      B_0x0: [0, Counter disabled]
      B_0x1: [1, Counter enabled]
    UDIS:
      B_0x0: [0, "UEV enabled. The Update (UEV) event is generated by one of the following events:"]
      B_0x1: [1, "UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller."]
    URS:
      B_0x0: [0, "Any of the following events generates an update interrupt or DMA request if enabled. These events can be:"]
      B_0x1: [1, Only counter overflow/underflow generates an update interrupt or DMA request if enabled.]
    OPM:
      B_0x0: [0, Counter is not stopped at update event]
      B_0x1: [1, Counter stops counting at the next update event (clearing the CEN bit).]
    ARPE:
      B_0x0: [0, TIMx_ARR register is not buffered.]
      B_0x1: [1, TIMx_ARR register is buffered.]
    UIFREMAP:
      B_0x0: [0, No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.]
      B_0x1: [1, Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.]
  TIM6_CR2:
    MMS:
      B_0x0: [0, Reset - the UG bit from the TIMx_EGR register is used as a trigger output (TRGO). If reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.]
      B_0x1: [1, "Enable - the Counter enable signal, CNT_EN, is used as a trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic OR between CEN control bit and the trigger input when configured in gated mode."]
      B_0x2: [2, Update - The update event is selected as a trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.]
  TIM6_DIER:
    UIE:
      B_0x0: [0, Update interrupt disabled.]
      B_0x1: [1, Update interrupt enabled.]
    UDE:
      B_0x0: [0, Update DMA request disabled.]
      B_0x1: [1, Update DMA request enabled.]
  TIM6_SR:
    UIF:
      B_0x0: [0, No update occurred.]
      B_0x1: [1, "Update interrupt pending. This bit is set by hardware when the registers are updated:"]
  TIM6_EGR:
    UG:
      B_0x0: [0, No action.]
      B_0x1: [1, Re-initializes the timer counter and generates an update of the registers. Note that the prescaler counter is cleared too (but the prescaler ratio is not affected).]
TIM7:
  TIM7_CR1:
    CEN:
      B_0x0: [0, Counter disabled]
      B_0x1: [1, Counter enabled]
    UDIS:
      B_0x0: [0, "UEV enabled. The Update (UEV) event is generated by one of the following events:"]
      B_0x1: [1, "UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller."]
    URS:
      B_0x0: [0, "Any of the following events generates an update interrupt or DMA request if enabled. These events can be:"]
      B_0x1: [1, Only counter overflow/underflow generates an update interrupt or DMA request if enabled.]
    OPM:
      B_0x0: [0, Counter is not stopped at update event]
      B_0x1: [1, Counter stops counting at the next update event (clearing the CEN bit).]
    ARPE:
      B_0x0: [0, TIMx_ARR register is not buffered.]
      B_0x1: [1, TIMx_ARR register is buffered.]
    UIFREMAP:
      B_0x0: [0, No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.]
      B_0x1: [1, Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.]
  TIM7_CR2:
    MMS:
      B_0x0: [0, Reset - the UG bit from the TIMx_EGR register is used as a trigger output (TRGO). If reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.]
      B_0x1: [1, "Enable - the Counter enable signal, CNT_EN, is used as a trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic OR between CEN control bit and the trigger input when configured in gated mode."]
      B_0x2: [2, Update - The update event is selected as a trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.]
  TIM7_DIER:
    UIE:
      B_0x0: [0, Update interrupt disabled.]
      B_0x1: [1, Update interrupt enabled.]
    UDE:
      B_0x0: [0, Update DMA request disabled.]
      B_0x1: [1, Update DMA request enabled.]
  TIM7_SR:
    UIF:
      B_0x0: [0, No update occurred.]
      B_0x1: [1, "Update interrupt pending. This bit is set by hardware when the registers are updated:"]
  TIM7_EGR:
    UG:
      B_0x0: [0, No action.]
      B_0x1: [1, Re-initializes the timer counter and generates an update of the registers. Note that the prescaler counter is cleared too (but the prescaler ratio is not affected).]
TIM15:
  TIM15_CR1:
    CEN:
      B_0x0: [0, Counter disabled]
      B_0x1: [1, Counter enabled]
    UDIS:
      B_0x0: [0, UEV enabled.]
      B_0x1: [1, UEV disabled.]
    URS:
      B_0x0: [0, Any of the following events generate an update interrupt if enabled.]
      B_0x1: [1, Only counter overflow/underflow generates an update interrupt if enabled]
    OPM:
      B_0x0: [0, Counter is not stopped at update event]
      B_0x1: [1, Counter stops counting at the next update event (clearing the bit CEN)]
    ARPE:
      B_0x0: [0, TIMx_ARR register is not buffered]
      B_0x1: [1, TIMx_ARR register is buffered]
    CKD:
      B_0x0: [0, B_0x0]
      B_0x1: [1, B_0x1]
      B_0x2: [2, B_0x2]
    UIFREMAP:
      B_0x0: [0, No remapping.]
      B_0x1: [1, Remapping enabled.]
  TIM15_CR2:
    CCPC:
      B_0x0: [0, "CCxE, CCxNE and OCxM bits are not preloaded"]
      B_0x1: [1, "CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when a commutation event (COM) occurs (COMG bit set or rising edge detected on TRGI, depending on the CCUS bit)."]
    CCUS:
      B_0x0: [0, "When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only."]
      B_0x1: [1, "When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI."]
    CCDS:
      B_0x0: [0, CCx DMA request sent when CCx event occurs]
      B_0x1: [1, CCx DMA requests sent when update event occurs]
    MMS:
      B_0x0: [0, Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO).]
      B_0x1: [1, Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO).]
      B_0x2: [2, Update - The update event is selected as trigger output (TRGO).]
      B_0x3: [3, "Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred."]
      B_0x4: [4, Compare - OC1REFC signal is used as trigger output (TRGO).]
      B_0x5: [5, Compare - OC2REFC signal is used as trigger output (TRGO).]
    TI1S:
      B_0x0: [0, The TIMx_CH1 pin is connected to TI1 input]
      B_0x1: [1, "The TIMx_CH1, CH2 pins are connected to the TI1 input (XOR combination)"]
    OIS1:
      B_0x0: [0, OC1=0 (after a dead-time if OC1N is implemented) when MOE=0]
      B_0x1: [1, OC1=1 (after a dead-time if OC1N is implemented) when MOE=0]
    OIS1N:
      B_0x0: [0, OC1N=0 after a dead-time when MOE=0]
      B_0x1: [1, OC1N=1 after a dead-time when MOE=0]
    OIS2:
      B_0x0: [0, OC2=0 when MOE=0]
      B_0x1: [1, OC2=1 when MOE=0]
  TIM15_SMCR:
    SMS:
      B_0x0: [0, "Slave mode disabled - if CEN = 1' then the prescaler is clocked directly by the internal clock."]
      B_0x4: [4, Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.]
      B_0x5: [5, Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high.]
      B_0x6: [6, Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset).]
      B_0x7: [7, External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.]
    TS:
      B_0x0: [0, Internal Trigger 0 (ITR0)]
      B_0x1: [1, Internal Trigger 1 (ITR1)]
      B_0x2: [2, Internal Trigger 2 (ITR2)]
      B_0x3: [3, Internal Trigger 3 (ITR3)]
      B_0x4: [4, TI1 Edge Detector (TI1F_ED)]
      B_0x5: [5, Filtered Timer Input 1 (TI1FP1)]
      B_0x6: [6, Filtered Timer Input 2 (TI2FP2)]
    MSM:
      B_0x0: [0, No action]
      B_0x1: [1, The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO).]
  TIM15_DIER:
    UIE:
      B_0x0: [0, Update interrupt disabled]
      B_0x1: [1, Update interrupt enabled]
    CC1IE:
      B_0x0: [0, CC1 interrupt disabled]
      B_0x1: [1, CC1 interrupt enabled]
    CC2IE:
      B_0x0: [0, CC2 interrupt disabled]
      B_0x1: [1, CC2 interrupt enabled]
    COMIE:
      B_0x0: [0, COM interrupt disabled]
      B_0x1: [1, COM interrupt enabled]
    TIE:
      B_0x0: [0, Trigger interrupt disabled]
      B_0x1: [1, Trigger interrupt enabled]
    BIE:
      B_0x0: [0, Break interrupt disabled]
      B_0x1: [1, Break interrupt enabled]
    UDE:
      B_0x0: [0, Update DMA request disabled]
      B_0x1: [1, Update DMA request enabled]
    CC1DE:
      B_0x0: [0, CC1 DMA request disabled]
      B_0x1: [1, CC1 DMA request enabled]
    COMDE:
      B_0x0: [0, COM DMA request disabled]
      B_0x1: [1, COM DMA request enabled]
    TDE:
      B_0x0: [0, Trigger DMA request disabled]
      B_0x1: [1, Trigger DMA request enabled]
  TIM15_SR:
    UIF:
      B_0x0: [0, No update occurred.]
      B_0x1: [1, Update interrupt pending.]
    CC1IF:
      B_0x0: [0, No compare match / No input capture occurred]
      B_0x1: [1, A compare match or an input capture occurred]
    COMIF:
      B_0x0: [0, No COM event occurred]
      B_0x1: [1, COM interrupt pending]
    TIF:
      B_0x0: [0, No trigger event occurred]
      B_0x1: [1, Trigger interrupt pending]
    BIF:
      B_0x0: [0, No break event occurred]
      B_0x1: [1, An active level has been detected on the break input]
    CC1OF:
      B_0x0: [0, No overcapture has been detected]
      B_0x1: [1, The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set]
  TIM15_EGR:
    UG:
      B_0x0: [0, No action]
      B_0x1: [1, Reinitialize the counter and generates an update of the registers.]
    CC1G:
      B_0x0: [0, No action]
      B_0x1: [1, "A capture/compare event is generated on channel 1:"]
    COMG:
      B_0x0: [0, No action]
      B_0x1: [1, "When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits"]
    TG:
      B_0x0: [0, No action]
      B_0x1: [1, The TIF flag is set in TIMx_SR register.]
    BG:
      B_0x0: [0, No action]
      B_0x1: [1, A break event is generated.]
  TIM15_CCMR1:
    CC1S:
      B_0x0: [0, CC1 channel is configured as output]
      B_0x1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1"]
      B_0x2: [2, "CC1 channel is configured as input, IC1 is mapped on TI2"]
      B_0x3: [3, "CC1 channel is configured as input, IC1 is mapped on TRC."]
    IC1PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC1F:
      B_0x0: [0, "No filter, sampling is done at fless thansub>DTSless than/sub>"]
      B_0x1: [1, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=2"]
      B_0x2: [2, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=4"]
      B_0x3: [3, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=8"]
      B_0x4: [4, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=6"]
      B_0x5: [5, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=8"]
      B_0x6: [6, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=6"]
      B_0x7: [7, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=8"]
      B_0x8: [8, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=6"]
      B_0x9: [9, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=8"]
      B_0xA: [10, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=5"]
      B_0xB: [11, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=6"]
      B_0xC: [12, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=8"]
      B_0xD: [13, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=5"]
      B_0xE: [14, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=6"]
      B_0xF: [15, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=8"]
    CC2S:
      B_0x0: [0, CC2 channel is configured as output]
      B_0x1: [1, "CC2 channel is configured as input, IC2 is mapped on TI2"]
      B_0x2: [2, "CC2 channel is configured as input, IC2 is mapped on TI1"]
      B_0x3: [3, "CC2 channel is configured as input, IC2 is mapped on TRC."]
  TIM15_CCMR1_ALTERNATE1:
    CC1S:
      B_0x0: [0, CC1 channel is configured as output.]
      B_0x1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1."]
      B_0x2: [2, "CC1 channel is configured as input, IC1 is mapped on TI2."]
      B_0x3: [3, "CC1 channel is configured as input, IC1 is mapped on TRC."]
    OC1FE:
      B_0x0: [0, CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON.]
      B_0x1: [1, An active edge on the trigger input acts like a compare match on CC1 output.]
    OC1PE:
      B_0x0: [0, Preload register on TIMx_CCR1 disabled.]
      B_0x1: [1, Preload register on TIMx_CCR1 enabled.]
    OC1M:
      B_0x0: [0, Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.]
      B_0x1: [1, Set channel 1 to active level on match.]
      B_0x2: [2, Set channel 1 to inactive level on match.]
      B_0x3: [3, Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.]
      B_0x4: [4, Force inactive level - OC1REF is forced low.]
      B_0x5: [5, Force active level - OC1REF is forced high.]
      B_0x6: [6, PWM mode 1 - Channel 1 is active as long as TIMx_CNTless thanTIMx_CCR1 else inactive.]
      B_0x7: [7, PWM mode 2 - Channel 1 is inactive as long as TIMx_CNTless thanTIMx_CCR1 else active.]
    CC2S:
      B_0x0: [0, CC2 channel is configured as output.]
      B_0x1: [1, "CC2 channel is configured as input, IC2 is mapped on TI2."]
      B_0x2: [2, "CC2 channel is configured as input, IC2 is mapped on TI1."]
      B_0x3: [3, "CC2 channel is configured as input, IC2 is mapped on TRC."]
  TIM15_CCER:
    CC1E:
      B_0x0: [0, Capture mode disabled / OC1 is not active (see below)]
      B_0x1: [1, Capture mode enabled / OC1 signal is output on the corresponding output pin]
    CC1P:
      B_0x0: [0, "OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)"]
      B_0x1: [1, "OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)"]
    CC1NE:
      B_0x0: [0, Off - OC1N is not active.]
      B_0x1: [1, "On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits."]
    CC1NP:
      B_0x0: [0, OC1N active high]
      B_0x1: [1, OC1N active low]
  TIM15_BDTR:
    LOCK:
      B_0x0: [0, LOCK OFF - No bit is write protected]
      B_0x1: [1, "LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BKE/BKP/AOE bits in TIMx_BDTR register can no longer be written"]
      B_0x2: [2, "LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written."]
      B_0x3: [3, "LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written."]
    OSSI:
      B_0x0: [0, "When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)"]
      B_0x1: [1, "When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or CCxNE=1."]
    OSSR:
      B_0x0: [0, "When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the GPIO, which forces a Hi-Z state)"]
      B_0x1: [1, "When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 (the output is still controlled by the timer)."]
    BKE:
      B_0x0: [0, Break inputs (BRK and CCS clock failure event) disabled]
    BKP:
      B_0x0: [0, Break input BRK is active low]
      B_0x1: [1, Break input BRK is active high]
    AOE:
      B_0x0: [0, MOE can be set only by software]
      B_0x1: [1, MOE can be set by software or automatically at the next update event (if the break input is not be active)]
    MOE:
      B_0x0: [0, OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.]
      B_0x1: [1, "OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register)"]
    BKF:
      B_0x0: [0, "No filter, BRK acts asynchronously"]
      B_0x1: [1, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=2"]
      B_0x2: [2, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=4"]
      B_0x3: [3, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=8"]
      B_0x4: [4, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=6"]
      B_0x5: [5, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=8"]
      B_0x6: [6, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=6"]
      B_0x7: [7, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=8"]
      B_0x8: [8, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=6"]
      B_0x9: [9, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=8"]
      B_0xA: [10, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=5"]
      B_0xB: [11, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=6"]
      B_0xC: [12, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=8"]
      B_0xD: [13, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=5"]
      B_0xE: [14, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=6"]
      B_0xF: [15, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=8"]
    BKDSRM:
      B_0x0: [0, Break input BRK is armed]
      B_0x1: [1, Break input BRK is disarmed]
    BKBID:
      B_0x0: [0, Break input BRK in input mode]
      B_0x1: [1, Break input BRK in bidirectional mode]
  TIM15_DCR:
    DBA:
      B_0x0: [0, "TIMx_CR1,"]
      B_0x1: [1, "TIMx_CR2,"]
      B_0x2: [2, "TIMx_SMCR,"]
    DBL:
      B_0x0: [0, "1 transfer,"]
      B_0x1: [1, "2 transfers,"]
      B_0x2: [2, "3 transfers,"]
      B_0x11: [17, 18 transfers.]
  TIM15_AF1:
    BKINE:
      B_0x0: [0, BKIN input disabled]
      B_0x1: [1, BKIN input enabled]
    BKCMP1E:
      B_0x0: [0, COMP1 input disabled]
      B_0x1: [1, COMP1 input enabled]
    BKCMP2E:
      B_0x0: [0, COMP2 input disabled]
      B_0x1: [1, COMP2 input enabled]
    BKINP:
      B_0x0: [0, BKIN input is active low]
      B_0x1: [1, BKIN input is active high]
    BKCMP1P:
      B_0x0: [0, COMP1 input is active low]
      B_0x1: [1, COMP1 input is active high]
    BKCMP2P:
      B_0x0: [0, COMP2 input is active low]
      B_0x1: [1, COMP2 input is active high]
  TIM15_TISEL:
    TI1SEL:
      B_0x0: [0, TIM15_CH1 input]
      B_0x1: [1, TIM2_IC1]
      B_0x2: [2, TIM3_IC1]
    TI2SEL:
      B_0x0: [0, TIM15_CH2 input]
      B_0x1: [1, TIM2_IC2]
      B_0x2: [2, TIM3_IC2]
TIM16:
  TIM16_CR1:
    CEN:
      B_0x0: [0, Counter disabled]
      B_0x1: [1, Counter enabled]
    UDIS:
      B_0x0: [0, UEV enabled.]
      B_0x1: [1, UEV disabled.]
    URS:
      B_0x0: [0, Any of the following events generate an update interrupt or DMA request if enabled.]
      B_0x1: [1, Only counter overflow/underflow generates an update interrupt or DMA request if enabled.]
    OPM:
      B_0x0: [0, Counter is not stopped at update event]
      B_0x1: [1, Counter stops counting at the next update event (clearing the bit CEN)]
    ARPE:
      B_0x0: [0, TIMx_ARR register is not buffered]
      B_0x1: [1, TIMx_ARR register is buffered]
    CKD:
      B_0x0: [0, B_0x0]
      B_0x1: [1, B_0x1]
      B_0x2: [2, B_0x2]
    UIFREMAP:
      B_0x0: [0, No remapping.]
      B_0x1: [1, Remapping enabled.]
  TIM16_CR2:
    CCPC:
      B_0x0: [0, "CCxE, CCxNE and OCxM bits are not preloaded"]
      B_0x1: [1, "CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when COM bit is set."]
    CCUS:
      B_0x0: [0, "When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only."]
      B_0x1: [1, "When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI."]
    CCDS:
      B_0x0: [0, CCx DMA request sent when CCx event occurs]
      B_0x1: [1, CCx DMA requests sent when update event occurs]
    OIS1:
      B_0x0: [0, OC1=0 (after a dead-time if OC1N is implemented) when MOE=0]
      B_0x1: [1, OC1=1 (after a dead-time if OC1N is implemented) when MOE=0]
    OIS1N:
      B_0x0: [0, OC1N=0 after a dead-time when MOE=0]
      B_0x1: [1, OC1N=1 after a dead-time when MOE=0]
  TIM16_DIER:
    UIE:
      B_0x0: [0, Update interrupt disabled]
      B_0x1: [1, Update interrupt enabled]
    CC1IE:
      B_0x0: [0, CC1 interrupt disabled]
      B_0x1: [1, CC1 interrupt enabled]
    COMIE:
      B_0x0: [0, COM interrupt disabled]
      B_0x1: [1, COM interrupt enabled]
    BIE:
      B_0x0: [0, Break interrupt disabled]
      B_0x1: [1, Break interrupt enabled]
    UDE:
      B_0x0: [0, Update DMA request disabled]
      B_0x1: [1, Update DMA request enabled]
    CC1DE:
      B_0x0: [0, CC1 DMA request disabled]
      B_0x1: [1, CC1 DMA request enabled]
  TIM16_SR:
    UIF:
      B_0x0: [0, No update occurred.]
      B_0x1: [1, Update interrupt pending.]
    CC1IF:
      B_0x0: [0, No compare match / No input capture occurred]
      B_0x1: [1, A compare match or an input capture occurred]
    COMIF:
      B_0x0: [0, No COM event occurred]
      B_0x1: [1, COM interrupt pending]
    BIF:
      B_0x0: [0, No break event occurred]
      B_0x1: [1, An active level has been detected on the break input]
    CC1OF:
      B_0x0: [0, No overcapture has been detected]
      B_0x1: [1, The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set]
  TIM16_EGR:
    UG:
      B_0x0: [0, No action.]
      B_0x1: [1, Reinitialize the counter and generates an update of the registers.]
    CC1G:
      B_0x0: [0, No action.]
      B_0x1: [1, "A capture/compare event is generated on channel 1:"]
    COMG:
      B_0x0: [0, No action]
      B_0x1: [1, "When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits"]
    BG:
      B_0x0: [0, No action.]
      B_0x1: [1, A break event is generated.]
  TIM16_CCMR1:
    CC1S:
      B_0x0: [0, CC1 channel is configured as output]
      B_0x1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1"]
    IC1PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input."]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC1F:
      B_0x0: [0, "No filter, sampling is done at fless thansub>DTSless than/sub>"]
      B_0x1: [1, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=2"]
      B_0x2: [2, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=4"]
      B_0x3: [3, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=8"]
      B_0x4: [4, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N="]
      B_0x5: [5, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=8"]
      B_0x6: [6, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=6"]
      B_0x7: [7, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=8"]
      B_0x8: [8, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=6"]
      B_0x9: [9, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=8"]
      B_0xA: [10, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=5"]
      B_0xB: [11, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=6"]
      B_0xC: [12, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=8"]
      B_0xD: [13, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=5"]
      B_0xE: [14, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=6"]
      B_0xF: [15, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=8"]
  TIM16_CCMR1_ALTERNATE1:
    CC1S:
      B_0x0: [0, CC1 channel is configured as output]
      B_0x1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1"]
    OC1FE:
      B_0x0: [0, CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON.]
      B_0x1: [1, An active edge on the trigger input acts like a compare match on CC1 output.]
    OC1PE:
      B_0x0: [0, Preload register on TIMx_CCR1 disabled.]
      B_0x1: [1, Preload register on TIMx_CCR1 enabled.]
    OC1M:
      B_0x0: [0, Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.]
      B_0x1: [1, Set channel 1 to active level on match.]
      B_0x2: [2, Set channel 1 to inactive level on match.]
      B_0x3: [3, Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.]
      B_0x4: [4, Force inactive level - OC1REF is forced low.]
      B_0x5: [5, Force active level - OC1REF is forced high.]
      B_0x6: [6, PWM mode 1 - Channel 1 is active as long as TIMx_CNTless thanTIMx_CCR1 else inactive.]
      B_0x7: [7, PWM mode 2 - Channel 1 is inactive as long as TIMx_CNTless thanTIMx_CCR1 else active.]
  TIM16_CCER:
    CC1E:
      B_0x0: [0, Capture mode disabled / OC1 is not active (see below)]
      B_0x1: [1, Capture mode enabled / OC1 signal is output on the corresponding output pin]
    CC1P:
      B_0x0: [0, "OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)"]
      B_0x1: [1, "OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)"]
    CC1NE:
      B_0x0: [0, Off - OC1N is not active.]
      B_0x1: [1, "On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits."]
    CC1NP:
      B_0x0: [0, OC1N active high]
      B_0x1: [1, OC1N active low]
  TIM16_BDTR:
    LOCK:
      B_0x0: [0, LOCK OFF - No bit is write protected]
      B_0x1: [1, "LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BKE/BKP/AOE bits in TIMx_BDTR register can no longer be written."]
      B_0x2: [2, "LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written."]
      B_0x3: [3, "LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written."]
    OSSI:
      B_0x0: [0, "When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)"]
      B_0x1: [1, "When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or CCxNE=1."]
    OSSR:
      B_0x0: [0, "When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the GPIO, which forces a Hi-Z state)"]
      B_0x1: [1, "When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 (the output is still controlled by the timer)."]
    BKE:
      B_0x0: [0, Break inputs (BRK and CCS clock failure event) disabled]
    BKP:
      B_0x0: [0, Break input BRK is active low]
      B_0x1: [1, Break input BRK is active high]
    AOE:
      B_0x0: [0, MOE can be set only by software]
      B_0x1: [1, MOE can be set by software or automatically at the next update event (if the break input is not be active)]
    MOE:
      B_0x0: [0, OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.]
      B_0x1: [1, "OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register)"]
    BKF:
      B_0x0: [0, "No filter, BRK acts asynchronously"]
      B_0x1: [1, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=2"]
      B_0x2: [2, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=4"]
      B_0x3: [3, "fless thansub>SAMPLINGless than/sub>=fless thansub>CK_INTless than/sub>, N=8"]
      B_0x4: [4, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=6"]
      B_0x5: [5, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/2, N=8"]
      B_0x6: [6, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=6"]
      B_0x7: [7, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/4, N=8"]
      B_0x8: [8, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=6"]
      B_0x9: [9, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/8, N=8"]
      B_0xA: [10, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=5"]
      B_0xB: [11, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=6"]
      B_0xC: [12, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/16, N=8"]
      B_0xD: [13, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=5"]
      B_0xE: [14, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=6"]
      B_0xF: [15, "fless thansub>SAMPLINGless than/sub>=fless thansub>DTSless than/sub>/32, N=8"]
    BKDSRM:
      B_0x0: [0, Break input BRK is armed]
      B_0x1: [1, Break input BRK is disarmed]
    BKBID:
      B_0x0: [0, Break input BRK in input mode]
      B_0x1: [1, Break input BRK in bidirectional mode]
  TIM16_DCR:
    DBA:
      B_0x0: [0, "TIMx_CR1,"]
      B_0x1: [1, "TIMx_CR2,"]
      B_0x2: [2, "TIMx_SMCR,"]
    DBL:
      B_0x0: [0, "1 transfer,"]
      B_0x1: [1, "2 transfers,"]
      B_0x2: [2, "3 transfers,"]
      B_0x11: [17, 18 transfers.]
  TIM16_AF1:
    BKINE:
      B_0x0: [0, BKIN input disabled]
      B_0x1: [1, BKIN input enabled]
    BKCMP1E:
      B_0x0: [0, COMP1 input disabled]
      B_0x1: [1, COMP1 input enabled]
    BKCMP2E:
      B_0x0: [0, COMP2 input disabled]
      B_0x1: [1, COMP2 input enabled]
    BKINP:
      B_0x0: [0, BKIN input is active low]
      B_0x1: [1, BKIN input is active high]
    BKCMP1P:
      B_0x0: [0, COMP1 input is active low]
      B_0x1: [1, COMP1 input is active high]
    BKCMP2P:
      B_0x0: [0, COMP2 input is active low]
      B_0x1: [1, COMP2 input is active high]
  TIM16_TISEL:
    TI1SEL:
      B_0x0: [0, TIM16_CH1 input]
      B_0x1: [1, LSI]
      B_0x2: [2, LSE]
      B_0x3: [3, RTC wakeup]
      B_0x4: [4, MCO2]
TSC:
  TSC_CR:
    TSCE:
      B_0x0: [0, Touch sensing controller disabled]
      B_0x1: [1, Touch sensing controller enabled]
    START:
      B_0x0: [0, Acquisition not started]
      B_0x1: [1, Start a new acquisition]
    AM:
      B_0x0: [0, Normal acquisition mode (acquisition starts as soon as START bit is set)]
      B_0x1: [1, Synchronized acquisition mode (acquisition starts if START bit is set and when the selected signal is detected on the SYNC input pin)]
    SYNCPOL:
      B_0x0: [0, Falling edge only]
      B_0x1: [1, Rising edge and high level]
    IODEF:
      B_0x0: [0, I/Os are forced to output push-pull low]
      B_0x1: [1, I/Os are in input floating]
    MCV:
      B_0x0: [0, "255"]
      B_0x1: [1, "511"]
      B_0x2: [2, "1023"]
      B_0x3: [3, "2047"]
      B_0x4: [4, "4095"]
      B_0x5: [5, "8191"]
      B_0x6: [6, "16383"]
    PGPSC:
      B_0x0: [0, f<sub>HCLK</sub>]
      B_0x1: [1, f<sub>HCLK</sub> /2]
      B_0x2: [2, f<sub>HCLK</sub> /4]
      B_0x3: [3, f<sub>HCLK</sub> /8]
      B_0x4: [4, f<sub>HCLK</sub> /16]
      B_0x5: [5, f<sub>HCLK</sub> /32]
      B_0x6: [6, f<sub>HCLK</sub> /64]
      B_0x7: [7, f<sub>HCLK</sub> /128]
    SSPSC:
      B_0x0: [0, f<sub>HCLK</sub>]
      B_0x1: [1, f<sub>HCLK</sub> /2]
    SSE:
      B_0x0: [0, Spread spectrum disabled]
      B_0x1: [1, Spread spectrum enabled]
    SSD:
      B_0x0: [0, 1x t<sub>SSCLK</sub>]
      B_0x1: [1, 2x t<sub>SSCLK</sub>]
      B_0x7F: [127, 128x t<sub>SSCLK</sub>]
    CTPL:
      B_0x0: [0, 1x t<sub>PGCLK</sub>]
      B_0x1: [1, 2x t<sub>PGCLK</sub>]
      B_0xF: [15, 16x t<sub>PGCLK</sub>]
    CTPH:
      B_0x0: [0, 1x t<sub>PGCLK</sub>]
      B_0x1: [1, 2x t<sub>PGCLK</sub>]
      B_0xF: [15, 16x t<sub>PGCLK</sub>]
  TSC_IER:
    EOAIE:
      B_0x0: [0, End of acquisition interrupt disabled]
      B_0x1: [1, End of acquisition interrupt enabled]
    MCEIE:
      B_0x0: [0, Max count error interrupt disabled]
      B_0x1: [1, Max count error interrupt enabled]
  TSC_ICR:
    EOAIC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clears the corresponding EOAF of the TSC_ISR register]
    MCEIC:
      B_0x0: [0, No effect]
      B_0x1: [1, Clears the corresponding MCEF of the TSC_ISR register]
  TSC_ISR:
    EOAF:
      B_0x0: [0, Acquisition is ongoing or not started]
      B_0x1: [1, Acquisition is complete]
    MCEF:
      B_0x0: [0, No max count error (MCE) detected]
      B_0x1: [1, Max count error (MCE) detected]
  TSC_IOHCR:
    G1_IO1:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G1_IO2:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G1_IO3:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G1_IO4:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G2_IO1:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G2_IO2:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G2_IO3:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G2_IO4:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G3_IO1:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G3_IO2:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G3_IO3:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G3_IO4:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G4_IO1:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G4_IO2:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G4_IO3:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G4_IO4:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G5_IO1:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G5_IO2:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G5_IO3:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G5_IO4:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G6_IO1:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G6_IO2:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G6_IO3:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G6_IO4:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G7_IO1:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G7_IO2:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G7_IO3:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
    G7_IO4:
      B_0x0: [0, Gx_IOy Schmitt trigger hysteresis disabled]
      B_0x1: [1, Gx_IOy Schmitt trigger hysteresis enabled]
  TSC_IOASCR:
    G1_IO1:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G1_IO2:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G1_IO3:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G1_IO4:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G2_IO1:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G2_IO2:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G2_IO3:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G2_IO4:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G3_IO1:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G3_IO2:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G3_IO3:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G3_IO4:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G4_IO1:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G4_IO2:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G4_IO3:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G4_IO4:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G5_IO1:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G5_IO2:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G5_IO3:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G5_IO4:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G6_IO1:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G6_IO2:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G6_IO3:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G6_IO4:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G7_IO1:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G7_IO2:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G7_IO3:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
    G7_IO4:
      B_0x0: [0, Gx_IOy analog switch disabled (opened)]
      B_0x1: [1, Gx_IOy analog switch enabled (closed)]
  TSC_IOSCR:
    G1_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G1_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G1_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G1_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G2_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G2_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G2_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G2_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G3_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G3_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G3_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G3_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G4_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G4_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G4_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G4_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G5_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G5_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G5_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G5_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G6_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G6_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G6_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G6_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G7_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G7_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G7_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
    G7_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as sampling capacitor]
  TSC_IOCCR:
    G1_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G1_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G1_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G1_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G2_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G2_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G2_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G2_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G3_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G3_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G3_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G3_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G4_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G4_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G4_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G4_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G5_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G5_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G5_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G5_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G6_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G6_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G6_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G6_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G7_IO1:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G7_IO2:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G7_IO3:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
    G7_IO4:
      B_0x0: [0, Gx_IOy unused]
      B_0x1: [1, Gx_IOy used as channel]
  TSC_IOGCSR:
    G1E:
      B_0x0: [0, Acquisition on analog I/O group x disabled]
      B_0x1: [1, Acquisition on analog I/O group x enabled]
    G2E:
      B_0x0: [0, Acquisition on analog I/O group x disabled]
      B_0x1: [1, Acquisition on analog I/O group x enabled]
    G3E:
      B_0x0: [0, Acquisition on analog I/O group x disabled]
      B_0x1: [1, Acquisition on analog I/O group x enabled]
    G4E:
      B_0x0: [0, Acquisition on analog I/O group x disabled]
      B_0x1: [1, Acquisition on analog I/O group x enabled]
    G5E:
      B_0x0: [0, Acquisition on analog I/O group x disabled]
      B_0x1: [1, Acquisition on analog I/O group x enabled]
    G6E:
      B_0x0: [0, Acquisition on analog I/O group x disabled]
      B_0x1: [1, Acquisition on analog I/O group x enabled]
    G7E:
      B_0x0: [0, Acquisition on analog I/O group x disabled]
      B_0x1: [1, Acquisition on analog I/O group x enabled]
    G1S:
      B_0x0: [0, Acquisition on analog I/O group x is ongoing or not started]
      B_0x1: [1, Acquisition on analog I/O group x is complete]
    G2S:
      B_0x0: [0, Acquisition on analog I/O group x is ongoing or not started]
      B_0x1: [1, Acquisition on analog I/O group x is complete]
    G3S:
      B_0x0: [0, Acquisition on analog I/O group x is ongoing or not started]
      B_0x1: [1, Acquisition on analog I/O group x is complete]
    G4S:
      B_0x0: [0, Acquisition on analog I/O group x is ongoing or not started]
      B_0x1: [1, Acquisition on analog I/O group x is complete]
    G5S:
      B_0x0: [0, Acquisition on analog I/O group x is ongoing or not started]
      B_0x1: [1, Acquisition on analog I/O group x is complete]
    G6S:
      B_0x0: [0, Acquisition on analog I/O group x is ongoing or not started]
      B_0x1: [1, Acquisition on analog I/O group x is complete]
    G7S:
      B_0x0: [0, Acquisition on analog I/O group x is ongoing or not started]
      B_0x1: [1, Acquisition on analog I/O group x is complete]
USART1:
  USART_CR1:
    UE:
      B_0x0: [0, "USART prescaler and outputs disabled, low-power mode"]
      B_0x1: [1, USART enabled]
    UESM:
      B_0x0: [0, USART not able to wake up the MCU from low-power mode.]
      B_0x1: [1, USART able to wake up the MCU from low-power mode.]
    RE:
      B_0x0: [0, Receiver is disabled]
      B_0x1: [1, Receiver is enabled and begins searching for a start bit]
    TE:
      B_0x0: [0, Transmitter is disabled]
      B_0x1: [1, Transmitter is enabled]
    IDLEIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever IDLE=1 in the USART_ISR register]
    RXFNEIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever ORE=1 or RXFNE=1 in the USART_ISR register]
    TCIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever TC=1 in the USART_ISR register]
    TXFNFIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever TXFNF =1 in the USART_ISR register]
    PEIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever PE=1 in the USART_ISR register]
    PS:
      B_0x0: [0, Even parity]
      B_0x1: [1, Odd parity]
    PCE:
      B_0x0: [0, Parity control disabled]
      B_0x1: [1, Parity control enabled]
    WAKE:
      B_0x0: [0, Idle line]
      B_0x1: [1, Address mark]
    MME:
      B_0x0: [0, Receiver in Active mode permanently]
      B_0x1: [1, Receiver can switch between Mute mode and Active mode.]
    CMIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated when the CMF bit is set in the USART_ISR register.]
    OVER8:
      B_0x0: [0, Oversampling by 16]
      B_0x1: [1, Oversampling by 8]
    RTOIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated when the RTOF bit is set in the USART_ISR register.]
    EOBIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated when the EOBF flag is set in the USART_ISR register]
    FIFOEN:
      B_0x0: [0, FIFO mode is disabled.]
      B_0x1: [1, FIFO mode is enabled.]
    TXFEIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated when TXFE=1 in the USART_ISR register]
  USART_CR1_ALTERNATE:
    UE:
      B_0x0: [0, "USART prescaler and outputs disabled, low-power mode"]
      B_0x1: [1, USART enabled]
    UESM:
      B_0x0: [0, USART not able to wake up the MCU from low-power mode.]
      B_0x1: [1, USART able to wake up the MCU from low-power mode.]
    RE:
      B_0x0: [0, Receiver is disabled]
      B_0x1: [1, Receiver is enabled and begins searching for a start bit]
    TE:
      B_0x0: [0, Transmitter is disabled]
      B_0x1: [1, Transmitter is enabled]
    IDLEIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever IDLE=1 in the USART_ISR register]
    RXNEIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever ORE=1 or RXNE=1 in the USART_ISR register]
    TCIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever TC=1 in the USART_ISR register]
    TXEIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever TXE =1 in the USART_ISR register]
    PEIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever PE=1 in the USART_ISR register]
    PS:
      B_0x0: [0, Even parity]
      B_0x1: [1, Odd parity]
    PCE:
      B_0x0: [0, Parity control disabled]
      B_0x1: [1, Parity control enabled]
    WAKE:
      B_0x0: [0, Idle line]
      B_0x1: [1, Address mark]
    MME:
      B_0x0: [0, Receiver in Active mode permanently]
      B_0x1: [1, Receiver can switch between Mute mode and Active mode.]
    CMIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated when the CMF bit is set in the USART_ISR register.]
    OVER8:
      B_0x0: [0, Oversampling by 16]
      B_0x1: [1, Oversampling by 8]
    RTOIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated when the RTOF bit is set in the USART_ISR register.]
    EOBIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated when the EOBF flag is set in the USART_ISR register]
    FIFOEN:
      B_0x0: [0, FIFO mode is disabled.]
      B_0x1: [1, FIFO mode is enabled.]
  USART_CR2:
    SLVEN:
      B_0x0: [0, Slave mode disabled.]
      B_0x1: [1, Slave mode enabled.]
    DIS_NSS:
      B_0x0: [0, SPI slave selection depends on NSS input pin.]
      B_0x1: [1, SPI slave is always selected and NSS input pin is ignored.]
    ADDM7:
      B_0x0: [0, 4-bit address detection]
      B_0x1: [1, 7-bit address detection (in 8-bit data mode)]
    LBDL:
      B_0x0: [0, 10-bit break detection]
      B_0x1: [1, 11-bit break detection]
    LBDIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An interrupt is generated whenever LBDF=1 in the USART_ISR register]
    LBCL:
      B_0x0: [0, The clock pulse of the last data bit is not output to the CK pin]
      B_0x1: [1, The clock pulse of the last data bit is output to the CK pin]
    CPHA:
      B_0x0: [0, The first clock transition is the first data capture edge]
      B_0x1: [1, The second clock transition is the first data capture edge]
    CPOL:
      B_0x0: [0, Steady low value on CK pin outside transmission window]
      B_0x1: [1, Steady high value on CK pin outside transmission window]
    CLKEN:
      B_0x0: [0, CK pin disabled]
      B_0x1: [1, CK pin enabled]
    STOP:
      B_0x0: [0, 1 stop bit]
      B_0x1: [1, 0.5 stop bit.]
      B_0x2: [2, 2 stop bits]
      B_0x3: [3, 1.5 stop bits]
    LINEN:
      B_0x0: [0, LIN mode disabled]
      B_0x1: [1, LIN mode enabled]
    SWAP:
      B_0x0: [0, TX/RX pins are used as defined in standard pinout]
      B_0x1: [1, The TX and RX pins functions are swapped. This enables to work in the case of a cross-wired connection to another UART.]
    RXINV:
      B_0x0: [0, "RX pin signal works using the standard logic levels (V<sub>DD</sub> =1/idle, Gnd=0/mark)"]
      B_0x1: [1, "RX pin signal values are inverted. ((V<sub>DD</sub> =0/mark, Gnd=1/idle)."]
    TXINV:
      B_0x0: [0, "TX pin signal works using the standard logic levels (V<sub>DD</sub> =1/idle, Gnd=0/mark)"]
      B_0x1: [1, "TX pin signal values are inverted. ((V<sub>DD</sub> =0/mark, Gnd=1/idle)."]
    DATAINV:
      B_0x0: [0, "Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L)"]
      B_0x1: [1, "Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The parity bit is also inverted."]
    MSBFIRST:
      B_0x0: [0, "data is transmitted/received with data bit 0 first, following the start bit."]
      B_0x1: [1, "data is transmitted/received with the MSB (bit 7/8) first, following the start bit."]
    ABREN:
      B_0x0: [0, Auto baud rate detection is disabled.]
      B_0x1: [1, Auto baud rate detection is enabled.]
    ABRMOD:
      B_0x0: [0, Measurement of the start bit is used to detect the baud rate.]
      B_0x1: [1, Falling edge to falling edge measurement (the received frame must start with a single bit = 1 -> Frame = Start10xxxxxx)]
      B_0x2: [2, "0x7F frame detection."]
      B_0x3: [3, "0x55 frame detection"]
    RTOEN:
      B_0x0: [0, Receiver timeout feature disabled.]
      B_0x1: [1, Receiver timeout feature enabled.]
  USART_CR3:
    EIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, interrupt generated when FE=1 or ORE=1 or NE=1 or UDR = 1 (in SPI slave mode) in the USART_ISR register.]
    IREN:
      B_0x0: [0, IrDA disabled]
      B_0x1: [1, IrDA enabled]
    IRLP:
      B_0x0: [0, Normal mode]
      B_0x1: [1, Low-power mode]
    HDSEL:
      B_0x0: [0, Half-duplex mode is not selected]
      B_0x1: [1, Half-duplex mode is selected]
    NACK:
      B_0x0: [0, NACK transmission in case of parity error is disabled]
      B_0x1: [1, NACK transmission during parity error is enabled]
    SCEN:
      B_0x0: [0, Smartcard mode disabled]
      B_0x1: [1, Smartcard mode enabled]
    DMAR:
      B_0x1: [1, DMA mode is enabled for reception]
      B_0x0: [0, DMA mode is disabled for reception]
    DMAT:
      B_0x1: [1, DMA mode is enabled for transmission]
      B_0x0: [0, DMA mode is disabled for transmission]
    RTSE:
      B_0x0: [0, RTS hardware flow control disabled]
      B_0x1: [1, "RTS output enabled, data is only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted. The RTS output is deasserted (pulled to 0) when data can be received."]
    CTSE:
      B_0x0: [0, CTS hardware flow control disabled]
      B_0x1: [1, "CTS mode enabled, data is only transmitted when the CTS input is deasserted (tied to 0). If the CTS input is asserted while data is being transmitted, then the transmission is completed before stopping.If data is written into the data register while CTS is asserted, the transmission is postponed until CTS is deasserted."]
    CTSIE:
      B_0x0: [0, Interrupt is inhibited]
      B_0x1: [1, An interrupt is generated whenever CTSIF=1 in the USART_ISR register]
    ONEBIT:
      B_0x0: [0, Three sample bit method]
      B_0x1: [1, One sample bit method]
    OVRDIS:
      B_0x0: [0, "Overrun Error Flag, ORE, is set when received data is not read before receiving new data."]
      B_0x1: [1, Overrun functionality is disabled. If new data is received while the RXNE flag is still set]
    DDRE:
      B_0x0: [0, "DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data is transferred. (used for Smartcard mode)"]
      B_0x1: [1, "DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR = 0) or clear RXNE(RXFNE is case FIFO mode is enabled) before clearing the error flag."]
    DEM:
      B_0x0: [0, DE function is disabled.]
      B_0x1: [1, DE function is enabled. The DE signal is output on the RTS pin.]
    DEP:
      B_0x0: [0, DE signal is active high.]
      B_0x1: [1, DE signal is active low.]
    SCARCNT:
      B_0x0: [0, retransmission disabled - No automatic retransmission in Transmission mode.]
    WUS0:
      B_0x0: [0, "WUF active on address match (as defined by ADD[7:0] and ADDM7)"]
      B_0x1: [1, Reserved.]
    WUS1:
      B_0x0: [0, "WUF active on address match (as defined by ADD[7:0] and ADDM7)"]
      B_0x1: [1, Reserved.]
    WUFIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever WUF=1 in the USART_ISR register]
    TXFTIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated when TXFIFO reaches the threshold programmed in TXFTCFG.]
    TCBGTIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated whenever TCBGT=1 in the USART_ISR register]
    RXFTCFG:
      B_0x0: [0, Receive FIFO reaches 1/8 of its depth]
      B_0x1: [1, Receive FIFO reaches 1/4 of its depth]
      B_0x2: [2, Receive FIFO reaches 1/2 of its depth]
      B_0x3: [3, Receive FIFO reaches 3/4 of its depth]
      B_0x4: [4, Receive FIFO reaches 7/8 of its depth]
      B_0x5: [5, Receive FIFO becomes full]
    RXFTIE:
      B_0x0: [0, Interrupt inhibited]
      B_0x1: [1, USART interrupt generated when Receive FIFO reaches the threshold programmed in RXFTCFG.]
    TXFTCFG:
      B_0x0: [0, TXFIFO reaches 1/8 of its depth]
      B_0x1: [1, TXFIFO reaches 1/4 of its depth]
      B_0x2: [2, TXFIFO reaches 1/2 of its depth]
      B_0x3: [3, TXFIFO reaches 3/4 of its depth]
      B_0x4: [4, TXFIFO reaches 7/8 of its depth]
      B_0x5: [5, TXFIFO becomes empty]
  USART_GTPR:
    PSC:
      B_0x0_SMARTCARD_MODE: [0, Reserved - do not program this value]
      B_0x1_SMARTCARD_MODE: [1, divides the source clock by 2]
      B_0x2_SMARTCARD_MODE: [2, divides the source clock by 4]
      B_0x3_SMARTCARD_MODE: [3, divides the source clock by 6]
  USART_ISR:
    PE:
      B_0x0: [0, No parity error]
      B_0x1: [1, Parity error]
    FE:
      B_0x0: [0, No Framing error is detected]
      B_0x1: [1, Framing error or break character is detected]
    NE:
      B_0x0: [0, No noise is detected]
      B_0x1: [1, Noise is detected]
    ORE:
      B_0x0: [0, No overrun error]
      B_0x1: [1, Overrun error is detected]
    IDLE:
      B_0x0: [0, No Idle line is detected]
      B_0x1: [1, Idle line is detected]
    RXFNE:
      B_0x0: [0, Data is not received]
      B_0x1: [1, Received data is ready to be read.]
    TXFNF:
      B_0x0: [0, Transmit FIFO is full]
      B_0x1: [1, Transmit FIFO is not full]
    LBDF:
      B_0x0: [0, LIN Break not detected]
      B_0x1: [1, LIN break detected]
    CTSIF:
      B_0x0: [0, No change occurred on the CTS status line]
      B_0x1: [1, A change occurred on the CTS status line]
    CTS:
      B_0x0: [0, CTS line set]
      B_0x1: [1, CTS line reset]
    RTOF:
      B_0x0: [0, Timeout value not reached]
      B_0x1: [1, Timeout value reached without any data reception]
    EOBF:
      B_0x0: [0, End of Block not reached]
      B_0x1: [1, End of Block (number of characters) reached]
    UDR:
      B_0x0: [0, No underrun error]
      B_0x1: [1, underrun error]
    BUSY:
      B_0x0: [0, USART is idle (no reception)]
      B_0x1: [1, Reception on going]
    CMF:
      B_0x0: [0, No Character match detected]
      B_0x1: [1, Character match detected]
    SBKF:
      B_0x0: [0, No break character transmitted]
      B_0x1: [1, Break character transmitted]
    RWU:
      B_0x0: [0, Receiver in Active mode]
      B_0x1: [1, Receiver in Mute mode]
    TXFE:
      B_0x0: [0, TXFIFO not empty.]
      B_0x1: [1, TXFIFO empty.]
    RXFF:
      B_0x0: [0, RXFIFO not full.]
      B_0x1: [1, RXFIFO Full.]
    TCBGT:
      B_0x0: [0, Transmission is not complete or transmission is complete unsuccessfully (i.e. a NACK is received from the card)]
      B_0x1: [1, Transmission is complete successfully (before Guard time completion and there is no NACK from the smart card).]
    RXFT:
      B_0x0: [0, Receive FIFO does not reach the programmed threshold.]
      B_0x1: [1, Receive FIFO reached the programmed threshold.]
    TXFT:
      B_0x0: [0, TXFIFO does not reach the programmed threshold.]
      B_0x1: [1, TXFIFO reached the programmed threshold.]
  USART_ISR_ALTERNATE:
    PE:
      B_0x0: [0, No parity error]
      B_0x1: [1, Parity error]
    FE:
      B_0x0: [0, No Framing error is detected]
      B_0x1: [1, Framing error or break character is detected]
    NE:
      B_0x0: [0, No noise is detected]
      B_0x1: [1, Noise is detected]
    ORE:
      B_0x1: [1, Overrun error is detected]
    IDLE:
      B_0x0: [0, No Idle line is detected]
      B_0x1: [1, Idle line is detected]
    RXNE:
      B_0x0: [0, Data is not received]
      B_0x1: [1, Received data is ready to be read.]
    TXE:
      B_0x0: [0, Data register full]
      B_0x1: [1, Data register full]
    LBDF:
      B_0x0: [0, LIN Break not detected]
      B_0x1: [1, LIN break detected]
    CTSIF:
      B_0x0: [0, No change occurred on the CTS status line]
      B_0x1: [1, A change occurred on the CTS status line]
    CTS:
      B_0x0: [0, CTS line set]
      B_0x1: [1, CTS line reset]
    RTOF:
      B_0x0: [0, Timeout value not reached]
      B_0x1: [1, Timeout value reached without any data reception]
    EOBF:
      B_0x0: [0, End of Block not reached]
      B_0x1: [1, End of Block (number of characters) reached]
    UDR:
      B_0x0: [0, No underrun error]
      B_0x1: [1, underrun error]
    BUSY:
      B_0x0: [0, USART is idle (no reception)]
      B_0x1: [1, Reception on going]
    CMF:
      B_0x0: [0, No Character match detected]
      B_0x1: [1, Character match detected]
    SBKF:
      B_0x0: [0, No break character transmitted]
      B_0x1: [1, Break character transmitted]
    RWU:
      B_0x0: [0, Receiver in Active mode]
      B_0x1: [1, Receiver in Mute mode]
    TCBGT:
      B_0x0: [0, Transmission is not complete or transmission is complete unsuccessfully (i.e. a NACK is received from the card)]
      B_0x1: [1, Transmission is complete successfully (before Guard time completion and there is no NACK from the smart card).]
  USART_PRESC:
    PRESCALER:
      B_0x0: [0, input clock not divided]
      B_0x1: [1, input clock divided by 2]
      B_0x2: [2, input clock divided by 4]
      B_0x3: [3, input clock divided by 6]
      B_0x4: [4, input clock divided by 8]
      B_0x5: [5, input clock divided by 10]
      B_0x6: [6, input clock divided by 12]
      B_0x7: [7, input clock divided by 16]
      B_0x8: [8, input clock divided by 32]
      B_0x9: [9, input clock divided by 64]
      B_0xA: [10, input clock divided by 128]
      B_0xB: [11, input clock divided by 256]
USB:
  USB_CHEP0R:
    LS_EP:
      B_0x0: [0, Full speed endpoint]
      B_0x1: [1, Low speed endpoint]
    THREE_ERR_TX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
    THREE_ERR_RX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
  USB_CHEP1R:
    LS_EP:
      B_0x0: [0, Full speed endpoint]
      B_0x1: [1, Low speed endpoint]
    THREE_ERR_TX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
    THREE_ERR_RX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
  USB_CHEP2R:
    LS_EP:
      B_0x0: [0, Full speed endpoint]
      B_0x1: [1, Low speed endpoint]
    THREE_ERR_TX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
    THREE_ERR_RX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
  USB_CHEP3R:
    LS_EP:
      B_0x0: [0, Full speed endpoint]
      B_0x1: [1, Low speed endpoint]
    THREE_ERR_TX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
    THREE_ERR_RX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
  USB_CHEP4R:
    LS_EP:
      B_0x0: [0, Full speed endpoint]
      B_0x1: [1, Low speed endpoint]
    THREE_ERR_TX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
    THREE_ERR_RX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
  USB_CHEP5R:
    LS_EP:
      B_0x0: [0, Full speed endpoint]
      B_0x1: [1, Low speed endpoint]
    THREE_ERR_TX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
    THREE_ERR_RX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
  USB_CHEP6R:
    LS_EP:
      B_0x0: [0, Full speed endpoint]
      B_0x1: [1, Low speed endpoint]
    THREE_ERR_TX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
    THREE_ERR_RX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
  USB_CHEP7R:
    LS_EP:
      B_0x0: [0, Full speed endpoint]
      B_0x1: [1, Low speed endpoint]
    THREE_ERR_TX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
    THREE_ERR_RX:
      B_0x0: [0, Less than 3 errors received.]
      B_0x1: [1, "More than 3 errors received, last error is timeout error."]
      B_0x2: [2, "More than 3 errors received, last error is data error (CRC error)."]
      B_0x3: [3, "More than 3 errors received, last error is protocol error (invalid PID, false EOP, bitstuffing error, SYNC error)."]
  USB_CNTR:
    USBRST:
      B_0x0_DEVICE_MODE: [0, No effect]
      B_0x1_DEVICE_MODE: [1, USB core is under reset]
    PDWN:
      B_0x0: [0, Exit power down]
      B_0x1: [1, Enter power down mode]
    SUSPRDY:
      B_0x0: [0, Normal operation]
      B_0x1: [1, Suspend state]
    SUSPEN:
      B_0x0_DEVICE_MODE: [0, No effect]
      B_0x1_DEVICE_MODE: [1, Enter L1/L2 suspend]
    L2RES:
      B_0x0: [0, No effect]
      B_0x1: [1, Send L2 resume signaling to device]
    L1RES:
      B_0x0: [0, No effect]
      B_0x1: [1, send 50 micro s remote wake up signaling to host]
    L1REQM:
      B_0x0: [0, LPM L1 state request (L1REQ) interrupt disabled.]
      B_0x1: [1, "L1REQ interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set."]
    ESOFM:
      B_0x0: [0, Expected start of frame (ESOF) interrupt disabled.]
      B_0x1: [1, "ESOF interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set."]
    SOFM:
      B_0x0: [0, SOF interrupt disabled.]
      B_0x1: [1, "SOF interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set."]
    RST_DCONM:
      B_0x0: [0, RESET interrupt disabled.]
      B_0x1: [1, "RESET interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set."]
    SUSPM:
      B_0x0: [0, Suspend mode request (SUSP) interrupt disabled.]
      B_0x1: [1, "SUSP interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set."]
    WKUPM:
      B_0x0: [0, WKUP interrupt disabled.]
      B_0x1: [1, "WKUP interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set."]
    ERRM:
      B_0x0: [0, ERR interrupt disabled.]
      B_0x1: [1, "ERR interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set."]
    PMAOVRM:
      B_0x0: [0, PMAOVR interrupt disabled.]
      B_0x1: [1, "PMAOVR interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set."]
    CTRM:
      B_0x0: [0, Correct transfer (CTR) interrupt disabled.]
      B_0x1: [1, "CTR interrupt enabled, an interrupt request is generated when the corresponding bit in the USB_ISTR register is set."]
    THR512M:
      B_0x0: [0, 512 byte threshold interrupt disabled]
      B_0x1: [1, 512 byte threshold interrupt enabled]
    DDISCM:
      B_0x0: [0, Device disconnection interrupt disabled]
      B_0x1: [1, Device disconnection interrupt enabled]
    HOST:
      B_0x0: [0, USB Device function]
      B_0x1: [1, "USB host function (Reserved, host function is not available in these products, see Section134.3: USB implementation)"]
  USB_ISTR:
    DCON_STAT:
      B_0x0: [0, No device connected]
      B_0x1: [1, FS or LS device connected to the host]
  USB_LPMCSR:
    LPMACK:
      B_0x0: [0, the valid LPM token is NYET.]
      B_0x1: [1, the valid LPM token is ACK.]
  USB_BCDR:
    DCDET:
      B_0x0: [0, data lines contact not detected.]
      B_0x1: [1, data lines contact detected.]
    PDET:
      B_0x0: [0, no BCD support detected (connected to SDP or proprietary device).]
      B_0x1: [1, "BCD support detected (connected to ACA, CDP or DCP)."]
    SDET:
      B_0x0: [0, CDP detected.]
      B_0x1: [1, DCP detected.]
    PS2DET:
      B_0x0: [0, "Normal port detected (connected to SDP, ACA, CDP or DCP)."]
      B_0x1: [1, PS2 port or proprietary charger detected.]
VREFBUF:
  VREFBUF_CSR:
    ENVR:
      B_0x0: [0, Internal voltage reference mode disable (external voltage reference mode).]
      B_0x1: [1, Internal voltage reference mode (reference buffer enable or hold mode) enable.]
    HIZ:
      B_0x0: [0, V<sub>REF+</sub> pin is internally connected to the voltage reference buffer output.]
      B_0x1: [1, V<sub>REF+</sub> pin is high impedance.]
    VRS:
      B_0x0: [0, Voltage reference set to V<sub>REF_OUT1</sub> (around 2.0481V).]
      B_0x1: [1, Voltage reference set to V<sub>REF_OUT2</sub> (around 2.51V).]
    VRR:
      B_0x0: [0, the voltage reference buffer output is not ready.]
      B_0x1: [1, the voltage reference buffer output reached the requested level.]
WWDG:
  WWDG_CR:
    WDGA:
      B_0x0: [0, Watchdog disabled]
      B_0x1: [1, Watchdog enabled]
  WWDG_CFR:
    WDGTB:
      B_0x0: [0, CK counter clock (PCLK div 4096) div 1]
      B_0x1: [1, CK counter clock (PCLK div 4096) div 2]
      B_0x2: [2, CK counter clock (PCLK div 4096) div 4]
      B_0x3: [3, CK counter clock (PCLK div 4096) div 8]
      B_0x4: [4, CK counter clock (PCLK div 4096) div 16]
      B_0x5: [5, CK counter clock (PCLK div 4096) div 32]
      B_0x6: [6, CK counter clock (PCLK div 4096) div 64]
      B_0x7: [7, CK counter clock (PCLK div 4096) div 128]