mod schematic_comments;
mod schematic_placement;
mod schematic_types;

use self::schematic_comments::{
    append_schematic_position_comments, build_flat_component_schematic_positions,
    build_net_symbol_positions_for_sheet,
};
use super::*;
use anyhow::{Context, Result};
use log::debug;
use pcb_component_gen as component_gen;
use pcb_sexpr::Sexpr;
use pcb_sexpr::find_child_list;
use pcb_sexpr::formatter::{FormatMode, format_tree};
use pcb_sexpr::kicad::symbol::{
    kicad_symbol_lib_items_mut, rewrite_symbol_properties, symbol_names, symbol_properties,
};
use pcb_sexpr::{PatchSet, Span, board as sexpr_board};
use pcb_zen_core::lang::stackup as zen_stackup;
use std::collections::{BTreeMap, BTreeSet};
use std::fs;
use std::path::Path;
use uuid::Uuid;

pub(super) fn generate(
    materialized: &MaterializedBoard,
    board_name: &str,
    ir: &ImportIr,
) -> Result<()> {
    let port_to_net = build_port_to_net_map(&ir.nets)?;
    let not_connected_nets = build_not_connected_nets(&ir.nets);
    let net_decls = build_net_decls(&ir.nets, &not_connected_nets, &ir.semantic.net_kinds.by_net);
    let reserved_idents: BTreeSet<String> =
        net_decls.decls.iter().map(|d| d.ident.clone()).collect();

    let refdes_instance_names = build_refdes_instance_name_map(&ir.components);

    let component_modules = generate_imported_components(
        &materialized.board_dir,
        &ir.components,
        &reserved_idents,
        &ir.schematic_lib_symbols,
        &ir.semantic.passives.by_component,
    )?;

    let sheet_modules = generate_sheet_modules(GenerateSheetModulesArgs {
        board_dir: &materialized.board_dir,
        board_name,
        ir,
        port_to_net: &port_to_net,
        refdes_instance_names: &refdes_instance_names,
        net_decls: &net_decls,
        components: &component_modules,
        not_connected_nets: &not_connected_nets,
    })?;

    write_imported_board_zen(ImportedBoardZenArgs {
        board_zen: &materialized.board_zen,
        board_name,
        layout_kicad_pro: &materialized.layout_kicad_pro,
        layout_kicad_pcb: &materialized.layout_kicad_pcb,
        port_to_net: &port_to_net,
        refdes_instance_names: &refdes_instance_names,
        components: &ir.components,
        hierarchy_plan: &ir.hierarchy_plan,
        schematic_sheet_tree: &ir.schematic_sheet_tree,
        schematic_lib_symbols: &ir.schematic_lib_symbols,
        schematic_power_symbol_decls: &ir.schematic_power_symbol_decls,
        net_kinds_by_net: &ir.semantic.net_kinds.by_net,
        net_decls: &net_decls,
        component_modules: &component_modules,
        sheet_modules: &sheet_modules,
        not_connected_nets: &not_connected_nets,
    })?;

    Ok(())
}

struct ImportedBoardZenArgs<'a> {
    board_zen: &'a Path,
    board_name: &'a str,
    layout_kicad_pro: &'a Path,
    layout_kicad_pcb: &'a Path,
    port_to_net: &'a BTreeMap<ImportNetPort, KiCadNetName>,
    refdes_instance_names: &'a BTreeMap<KiCadRefDes, String>,
    components: &'a BTreeMap<KiCadUuidPathKey, ImportComponentData>,
    hierarchy_plan: &'a ImportHierarchyPlan,
    schematic_sheet_tree: &'a ImportSheetTree,
    schematic_lib_symbols: &'a BTreeMap<KiCadLibId, String>,
    schematic_power_symbol_decls: &'a [ImportSchematicPowerSymbolDecl],
    net_kinds_by_net: &'a BTreeMap<KiCadNetName, ImportNetKindClassification>,
    net_decls: &'a ImportedNetDecls,
    component_modules: &'a GeneratedComponents,
    sheet_modules: &'a GeneratedSheetModules,
    not_connected_nets: &'a BTreeSet<KiCadNetName>,
}

fn write_imported_board_zen(args: ImportedBoardZenArgs<'_>) -> Result<()> {
    let pcb_text = fs::read_to_string(args.layout_kicad_pcb).with_context(|| {
        format!(
            "Failed to read KiCad PCB for stackup extraction: {}",
            args.layout_kicad_pcb.display()
        )
    })?;

    let (copper_layers, stackup) = match try_extract_stackup(&pcb_text, args.layout_kicad_pcb) {
        Ok(v) => v,
        Err(e) => {
            debug!("{e:#}");
            (4, None)
        }
    };
    let design_rules = pcb_layout::extract_design_rules_from_kicad_pro(args.layout_kicad_pro)
        .ok()
        .flatten();

    prepatch_imported_layout_kicad_pcb(
        args.layout_kicad_pcb,
        &pcb_text,
        args.components,
        args.refdes_instance_names,
        &args.net_decls.zener_name_by_kicad_name,
        args.component_modules,
        args.sheet_modules,
    )
    .context("Failed to pre-patch imported KiCad PCB for sync hooks")?;

    let root_sheet = KiCadSheetPath::root();
    let root_plan = args
        .hierarchy_plan
        .modules
        .get(&root_sheet)
        .cloned()
        .unwrap_or_default();

    let root_net_set: BTreeSet<KiCadNetName> = root_plan.nets_defined_here.clone();
    let root_net_idents = args.net_decls.ident_map_for_set(&root_net_set);

    let root_anchors: Vec<(&KiCadUuidPathKey, &ImportComponentData)> = args
        .components
        .iter()
        .filter(|(a, c)| {
            c.layout.is_some()
                && KiCadSheetPath::from_sheetpath_tstamps(&a.sheetpath_tstamps).as_str() == "/"
        })
        .collect();
    let root_schematic_positions = build_flat_component_schematic_positions(
        &root_anchors,
        args.refdes_instance_names,
        args.component_modules,
    );

    let root_component_calls = build_imported_instance_calls_for_instances(
        root_anchors,
        args.port_to_net,
        args.refdes_instance_names,
        &root_net_idents,
        args.component_modules,
        args.not_connected_nets,
    )?;

    let (root_sheet_module_decls, root_sheet_module_calls) = build_root_sheet_module_calls(
        args.schematic_sheet_tree,
        args.sheet_modules,
        args.hierarchy_plan,
        args.net_decls,
        &root_net_set,
        &root_component_calls,
    );
    let mut root_schematic_positions = if root_sheet_module_calls.is_empty() {
        root_schematic_positions
    } else {
        BTreeMap::new()
    };
    if root_sheet_module_calls.is_empty() {
        root_schematic_positions.extend(build_net_symbol_positions_for_sheet(
            &root_sheet,
            &root_plan,
            args.net_decls,
            args.net_kinds_by_net,
            args.schematic_power_symbol_decls,
        ));
    }

    let mut instance_calls: Vec<crate::codegen::board::ImportedInstanceCall> = Vec::new();
    instance_calls.extend(root_sheet_module_calls);
    instance_calls.extend(root_component_calls);

    let root_net_decls = args.net_decls.decls_for_set(&root_net_set);

    let used_module_idents: BTreeSet<String> = instance_calls
        .iter()
        .map(|c| c.module_ident.clone())
        .collect();
    let mut module_decls: BTreeMap<String, String> = BTreeMap::new();
    for (ident, path) in args
        .component_modules
        .module_decls
        .iter()
        .chain(root_sheet_module_decls.iter())
    {
        if used_module_idents.contains(ident) {
            module_decls.insert(ident.clone(), path.clone());
        }
    }
    let module_decls: Vec<(String, String)> = module_decls.into_iter().collect();

    let board_zen_content = crate::codegen::board::render_imported_board(
        crate::codegen::board::RenderImportedBoardArgs {
            board_name: args.board_name,
            copper_layers,
            design_rules: design_rules.as_ref(),
            stackup: stackup.as_ref(),
            net_decls: &root_net_decls,
            module_decls: &module_decls,
            instance_calls: &instance_calls,
        },
    );
    let board_zen_content = append_schematic_position_comments(
        board_zen_content,
        &root_schematic_positions,
        args.schematic_lib_symbols,
    );
    crate::codegen::zen::write_zen_formatted(args.board_zen, &board_zen_content)
        .with_context(|| format!("Failed to write {}", args.board_zen.display()))?;

    Ok(())
}

fn prepatch_imported_layout_kicad_pcb(
    layout_kicad_pcb: &Path,
    pcb_text: &str,
    components: &BTreeMap<KiCadUuidPathKey, ImportComponentData>,
    refdes_instance_names: &BTreeMap<KiCadRefDes, String>,
    net_ident_by_kicad_name: &BTreeMap<KiCadNetName, String>,
    generated_components: &GeneratedComponents,
    sheet_modules: &GeneratedSheetModules,
) -> Result<()> {
    let board = pcb_sexpr::parse(pcb_text).map_err(|e| anyhow::anyhow!(e))?;

    let net_renames: std::collections::HashMap<String, String> = net_ident_by_kicad_name
        .iter()
        .map(|(k, v)| (k.as_str().to_string(), v.clone()))
        .collect();
    let (net_patches, _applied) = pcb_layout::compute_net_renames_patches(&board, &net_renames);

    let path_patches = compute_import_footprint_path_property_patches(
        &board,
        pcb_text,
        components,
        refdes_instance_names,
        generated_components,
        sheet_modules,
    )?;

    let mut patches = PatchSet::default();
    patches.extend(net_patches);
    patches.extend(path_patches);

    if patches.is_empty() {
        return Ok(());
    }

    let mut out: Vec<u8> = Vec::new();
    patches
        .write_to(pcb_text, &mut out)
        .with_context(|| format!("Failed to apply patches to {}", layout_kicad_pcb.display()))?;
    fs::write(layout_kicad_pcb, out)
        .with_context(|| format!("Failed to write patched {}", layout_kicad_pcb.display()))?;

    Ok(())
}

fn compute_import_footprint_path_property_patches(
    board: &Sexpr,
    pcb_text: &str,
    components: &BTreeMap<KiCadUuidPathKey, ImportComponentData>,
    refdes_instance_names: &BTreeMap<KiCadRefDes, String>,
    generated_components: &GeneratedComponents,
    sheet_modules: &GeneratedSheetModules,
) -> Result<PatchSet> {
    let mut desired_by_refdes: BTreeMap<KiCadRefDes, String> = BTreeMap::new();
    for (anchor, component) in components {
        if component.layout.is_none() {
            continue;
        }
        let Some(component_name) = generated_components.anchor_to_component_name.get(anchor) else {
            continue;
        };
        let refdes = &component.netlist.refdes;
        let instance_name = refdes_instance_names
            .get(refdes)
            .cloned()
            .unwrap_or_else(|| refdes.as_str().to_string());
        let prefix = sheet_modules
            .anchor_to_entity_prefix
            .get(anchor)
            .cloned()
            .unwrap_or_default();
        if prefix.is_empty() {
            desired_by_refdes.insert(refdes.clone(), format!("{instance_name}.{component_name}"));
        } else {
            desired_by_refdes.insert(
                refdes.clone(),
                format!("{prefix}.{instance_name}.{component_name}"),
            );
        }
    }

    compute_set_footprint_sync_hook_patches_by_refdes(board, pcb_text, &desired_by_refdes)
}

fn compute_set_footprint_sync_hook_patches_by_refdes(
    board: &Sexpr,
    pcb_text: &str,
    desired_by_refdes: &BTreeMap<KiCadRefDes, String>,
) -> std::result::Result<PatchSet, anyhow::Error> {
    const UUID_NAMESPACE_URL: Uuid = Uuid::from_u128(0x6ba7b811_9dad_11d1_80b4_00c04fd430c8); // uuid.NAMESPACE_URL

    let root_list = board
        .as_list()
        .ok_or_else(|| anyhow::anyhow!("KiCad PCB root is not a list"))?;

    let mut patches = PatchSet::default();

    for node in root_list.iter().skip(1) {
        let Some(items) = node.as_list() else {
            continue;
        };
        if items.first().and_then(Sexpr::as_sym) != Some("footprint") {
            continue;
        }

        let mut refdes: Option<KiCadRefDes> = None;
        let mut path_spans: Vec<Span> = Vec::new();
        let mut existing_path_span: Option<Span> = None;

        for child in items.iter().skip(1) {
            let Some(list) = child.as_list() else {
                continue;
            };
            match list.first().and_then(Sexpr::as_sym) {
                Some("path") => {
                    let Some(value_node) = list.get(1) else {
                        continue;
                    };
                    if value_node.as_str().is_some() {
                        path_spans.push(value_node.span);
                    }
                }
                Some("property") => {
                    let prop_name = list.get(1).and_then(Sexpr::as_str);
                    if prop_name == Some("Reference")
                        && refdes.is_none()
                        && let Some(value) = list.get(2).and_then(Sexpr::as_str)
                    {
                        refdes = Some(KiCadRefDes::from(value.to_string()));
                    }
                    if prop_name != Some("Path") {
                        continue;
                    }
                    if let Some(value) = list.get(2) {
                        existing_path_span = Some(value.span);
                    }
                }
                _ => {}
            }
        }

        let Some(refdes) = refdes else {
            continue;
        };
        let Some(desired) = desired_by_refdes.get(&refdes) else {
            continue;
        };

        // Ensure KiCad internal KIID path matches what sync expects for this footprint path.
        //
        // Note: This overwrites KiCad's schematic association path. That's intentional: once a
        // KiCad project is adopted into Zener, Zener becomes the source of truth and the layout
        // sync pipeline relies on this deterministic KIID path.
        let uuid = Uuid::new_v5(&UUID_NAMESPACE_URL, desired.as_bytes()).to_string();
        for span in path_spans {
            patches.replace_string(span, &format!("/{uuid}/{uuid}"));
        }

        if let Some(span) = existing_path_span {
            patches.replace_string(span, desired);
        } else {
            // Insert a new (property "Path" "...") block before the footprint's closing paren.
            let insert_at = footprint_closing_line_start(pcb_text, node.span);
            let property_text = format!(
                "\t\t(property \"Path\" \"{}\"\n\t\t\t(at 0 0 0)\n\t\t\t(layer \"F.SilkS\")\n\t\t\t(hide yes)\n\t\t)\n",
                desired
            );
            patches.replace_raw(
                Span {
                    start: insert_at,
                    end: insert_at,
                },
                property_text,
            );
        }
    }

    Ok(patches)
}

fn footprint_closing_line_start(pcb_text: &str, footprint_span: Span) -> usize {
    let start = footprint_span.start.min(pcb_text.len());
    let end = footprint_span.end.min(pcb_text.len());
    let slice = &pcb_text[start..end];

    if let Some(last_nl) = slice.rfind('\n') {
        return start + last_nl + 1;
    }

    // Fallback: insert before the closing ')' if no newline exists.
    end.saturating_sub(1)
}

fn try_extract_stackup(
    pcb_text: &str,
    layout_kicad_pcb: &Path,
) -> Result<(usize, Option<zen_stackup::Stackup>)> {
    let fallback_layers = infer_copper_layers_from_layers_section(pcb_text)?;

    let stackup = match zen_stackup::Stackup::from_kicad_pcb(pcb_text) {
        Ok(Some(s)) => s,
        Ok(None) => {
            return Ok((fallback_layers, None));
        }
        Err(e) => {
            debug!(
                "Skipping stackup extraction (failed to parse stackup from {}): {}",
                layout_kicad_pcb.display(),
                e
            );
            return Ok((fallback_layers, None));
        }
    };

    let Some(layers) = stackup.layers.as_deref() else {
        return Ok((fallback_layers, None));
    };
    if layers.is_empty() {
        return Ok((fallback_layers, None));
    }

    let copper_layers = stackup.copper_layer_count();
    if !matches!(copper_layers, 2 | 4 | 6 | 8 | 10) {
        debug!(
            "Skipping stackup extraction (unexpected copper layer count {copper_layers} in {}); using layer count inferred from (layers ...) section ({fallback_layers}).",
            layout_kicad_pcb.display()
        );
        return Ok((fallback_layers, None));
    }

    Ok((copper_layers, Some(stackup)))
}

fn infer_copper_layers_from_layers_section(pcb_text: &str) -> Result<usize> {
    let root = pcb_sexpr::parse(pcb_text).map_err(|e| anyhow::anyhow!("{e:#}"))?;
    let root_items = root
        .as_list()
        .ok_or_else(|| anyhow::anyhow!("Expected KiCad PCB root to be a list"))?;
    let layers = find_child_list(root_items, "layers")
        .ok_or_else(|| anyhow::anyhow!("KiCad PCB missing (layers ...) section"))?;

    let mut copper_layer_names: BTreeSet<&str> = BTreeSet::new();
    for item in layers.iter().skip(1) {
        let Some(list) = item.as_list() else {
            continue;
        };
        let Some(name) = list.get(1).and_then(Sexpr::as_str) else {
            continue;
        };
        if name.ends_with(".Cu") {
            copper_layer_names.insert(name);
        }
    }

    let count = copper_layer_names.len();
    if !matches!(count, 2 | 4 | 6 | 8 | 10) {
        anyhow::bail!(
            "Unsupported copper layer count inferred from KiCad (layers ...) section: {count}"
        );
    }
    Ok(count)
}

#[cfg(test)]
mod stackup_fallback_tests {
    use super::*;

    #[test]
    fn layer_count_falls_back_to_layers_section_when_stackup_missing() {
        let pcb_text = r#"
        (kicad_pcb
          (layers
            (0 "F.Cu" mixed)
            (4 "In1.Cu" power)
            (6 "In2.Cu" signal)
            (2 "B.Cu" mixed)
            (9 "F.Adhes" user "F.Adhesive")
          )
        )
        "#;

        let (layers, stackup) =
            try_extract_stackup(pcb_text, Path::new("dummy.kicad_pcb")).unwrap();
        assert_eq!(layers, 4);
        assert!(stackup.is_none());
    }

    #[test]
    fn errors_when_layers_section_is_missing() {
        let pcb_text = r#"(kicad_pcb (version 20241229) (generator "pcbnew"))"#;
        let err = try_extract_stackup(pcb_text, Path::new("dummy.kicad_pcb"))
            .unwrap_err()
            .to_string();
        assert!(err.contains("missing (layers"));
    }
}

fn build_net_decls(
    netlist_nets: &BTreeMap<KiCadNetName, ImportNetData>,
    not_connected_nets: &BTreeSet<KiCadNetName>,
    net_kinds: &BTreeMap<KiCadNetName, ImportNetKindClassification>,
) -> ImportedNetDecls {
    let mut used_idents: BTreeSet<String> = BTreeSet::new();
    let mut used_net_names: BTreeSet<String> = BTreeSet::new();
    let mut out: Vec<crate::codegen::board::ImportedNetDecl> = Vec::new();
    let mut var_ident_by_kicad_name: BTreeMap<KiCadNetName, String> = BTreeMap::new();
    let mut zener_name_by_kicad_name: BTreeMap<KiCadNetName, String> = BTreeMap::new();
    let mut kind_by_kicad_name: BTreeMap<KiCadNetName, crate::codegen::board::ImportedNetKind> =
        BTreeMap::new();

    for net_name in netlist_nets.keys() {
        if not_connected_nets.contains(net_name) {
            continue;
        }
        let ident_base = sanitize_screaming_snake_identifier(net_name.as_str(), "NET");
        let ident = alloc_unique_ident(&ident_base, &mut used_idents);

        let name_base = sanitize_kicad_name_for_zener(net_name.as_str(), "NET");
        let name = alloc_unique_ident(&name_base, &mut used_net_names);

        let kind = net_kinds
            .get(net_name)
            .map(|k| k.kind)
            .unwrap_or(ImportNetKind::Net);

        let imported_kind = match kind {
            ImportNetKind::Net => crate::codegen::board::ImportedNetKind::Net,
            ImportNetKind::Power => crate::codegen::board::ImportedNetKind::Power,
            ImportNetKind::Ground => crate::codegen::board::ImportedNetKind::Ground,
        };

        out.push(crate::codegen::board::ImportedNetDecl {
            ident: ident.clone(),
            name: name.clone(),
            kind: imported_kind,
        });
        var_ident_by_kicad_name.insert(net_name.clone(), ident);
        zener_name_by_kicad_name.insert(net_name.clone(), name);
        kind_by_kicad_name.insert(net_name.clone(), imported_kind);
    }

    ImportedNetDecls {
        decls: out,
        var_ident_by_kicad_name,
        zener_name_by_kicad_name,
        kind_by_kicad_name,
    }
}

fn build_not_connected_nets(
    netlist_nets: &BTreeMap<KiCadNetName, ImportNetData>,
) -> BTreeSet<KiCadNetName> {
    netlist_nets
        .iter()
        .filter(|(name, net)| name.as_str().starts_with("unconnected-(") && net.ports.len() == 1)
        .map(|(name, _)| name.clone())
        .collect()
}

impl ImportedNetDecls {
    fn decls_for_set(
        &self,
        net_set: &BTreeSet<KiCadNetName>,
    ) -> Vec<crate::codegen::board::ImportedNetDecl> {
        let mut out: Vec<crate::codegen::board::ImportedNetDecl> = Vec::new();
        for net_name in net_set {
            let Some(ident) = self.var_ident_by_kicad_name.get(net_name).cloned() else {
                continue;
            };
            let Some(name) = self.zener_name_by_kicad_name.get(net_name).cloned() else {
                continue;
            };
            let kind = self
                .kind_by_kicad_name
                .get(net_name)
                .copied()
                .unwrap_or(crate::codegen::board::ImportedNetKind::Net);
            out.push(crate::codegen::board::ImportedNetDecl { ident, name, kind });
        }
        out
    }

    fn ident_map_for_set(
        &self,
        net_set: &BTreeSet<KiCadNetName>,
    ) -> BTreeMap<KiCadNetName, String> {
        let mut out: BTreeMap<KiCadNetName, String> = BTreeMap::new();
        for net_name in net_set {
            if let Some(ident) = self.var_ident_by_kicad_name.get(net_name).cloned() {
                out.insert(net_name.clone(), ident);
            }
        }
        out
    }
}

fn build_port_to_net_map(
    netlist_nets: &BTreeMap<KiCadNetName, ImportNetData>,
) -> Result<BTreeMap<ImportNetPort, KiCadNetName>> {
    let mut port_to_net: BTreeMap<ImportNetPort, KiCadNetName> = BTreeMap::new();
    for (net_name, net) in netlist_nets {
        for port in &net.ports {
            if port_to_net.insert(port.clone(), net_name.clone()).is_some() {
                anyhow::bail!(
                    "KiCad netlist produced duplicate connectivity for port {}:{}",
                    port.component.pcb_path(),
                    port.pin.as_str()
                );
            }
        }
    }
    Ok(port_to_net)
}

struct GenerateSheetModulesArgs<'a> {
    board_dir: &'a Path,
    board_name: &'a str,
    ir: &'a ImportIr,
    port_to_net: &'a BTreeMap<ImportNetPort, KiCadNetName>,
    refdes_instance_names: &'a BTreeMap<KiCadRefDes, String>,
    net_decls: &'a ImportedNetDecls,
    components: &'a GeneratedComponents,
    not_connected_nets: &'a BTreeSet<KiCadNetName>,
}

fn generate_sheet_modules(args: GenerateSheetModulesArgs<'_>) -> Result<GeneratedSheetModules> {
    let board_dir = args.board_dir;
    let board_name = args.board_name;
    let ir = args.ir;
    let port_to_net = args.port_to_net;
    let refdes_instance_names = args.refdes_instance_names;
    let net_decls = args.net_decls;
    let components = args.components;
    let not_connected_nets = args.not_connected_nets;
    let modules_root = board_dir.join("modules");
    fs::create_dir_all(&modules_root)
        .with_context(|| format!("Failed to create {}", modules_root.display()))?;

    let mut anchors_by_sheet: BTreeMap<KiCadSheetPath, Vec<KiCadUuidPathKey>> = BTreeMap::new();
    for (anchor, component) in &ir.components {
        if component.layout.is_none() {
            continue;
        }
        let sheet_path = KiCadSheetPath::from_sheetpath_tstamps(&anchor.sheetpath_tstamps);
        anchors_by_sheet
            .entry(sheet_path)
            .or_default()
            .push(anchor.clone());
    }

    let subtree_has_components =
        compute_subtree_has_components(&ir.schematic_sheet_tree, &anchors_by_sheet);

    // Track allocated module directory names in a case-insensitive way to avoid
    // collisions on case-insensitive filesystems (e.g. macOS default).
    let mut used_module_dirs_ci: BTreeSet<String> = BTreeSet::new();
    let mut module_dir_by_sheet: BTreeMap<KiCadSheetPath, String> = BTreeMap::new();
    for (sheet_path, node) in &ir.schematic_sheet_tree.nodes {
        if sheet_path.as_str() == "/" {
            continue;
        }
        if !subtree_has_components
            .get(sheet_path)
            .copied()
            .unwrap_or(false)
        {
            continue;
        }

        let sheet_name = node
            .sheet_name
            .clone()
            .or_else(|| sheet_path.last_uuid().map(|u| u.to_string()))
            .unwrap_or_else(|| "sheet".to_string());

        let mut base = component_gen::sanitize_mpn_for_path(&sheet_name);
        if base.is_empty() {
            base = "sheet".to_string();
        }
        let dir = alloc_unique_fs_segment(&base, &mut used_module_dirs_ci);
        module_dir_by_sheet.insert(sheet_path.clone(), dir);
    }

    let instance_name_by_sheet =
        assign_sheet_instance_names(&ir.schematic_sheet_tree, &subtree_has_components);
    let entity_prefix_by_sheet =
        build_sheet_entity_prefixes(&ir.schematic_sheet_tree, &instance_name_by_sheet);

    let mut anchor_to_entity_prefix: BTreeMap<KiCadUuidPathKey, String> = BTreeMap::new();
    for (anchor, component) in &ir.components {
        if component.layout.is_none() {
            continue;
        }
        let sheet_path = KiCadSheetPath::from_sheetpath_tstamps(&anchor.sheetpath_tstamps);
        let prefix = entity_prefix_by_sheet
            .get(&sheet_path)
            .cloned()
            .unwrap_or_default();
        anchor_to_entity_prefix.insert(anchor.clone(), prefix);
    }

    let mut module_paths: BTreeSet<(std::cmp::Reverse<usize>, KiCadSheetPath)> = BTreeSet::new();
    for sheet_path in module_dir_by_sheet.keys() {
        module_paths.insert((std::cmp::Reverse(sheet_path.depth()), sheet_path.clone()));
    }

    for (_, sheet_path) in module_paths {
        let Some(node) = ir.schematic_sheet_tree.nodes.get(&sheet_path) else {
            continue;
        };
        let Some(module_dir) = module_dir_by_sheet.get(&sheet_path).cloned() else {
            continue;
        };

        let sheet_name = node
            .sheet_name
            .clone()
            .or_else(|| sheet_path.last_uuid().map(|u| u.to_string()))
            .unwrap_or_else(|| "sheet".to_string());

        let module_plan = ir
            .hierarchy_plan
            .modules
            .get(&sheet_path)
            .cloned()
            .unwrap_or_default();

        let mut module_net_set: BTreeSet<KiCadNetName> = BTreeSet::new();
        module_net_set.extend(module_plan.nets_defined_here.iter().cloned());
        module_net_set.extend(module_plan.nets_io_here.iter().cloned());

        let module_net_ident_by_kicad = net_decls.ident_map_for_set(&module_net_set);

        let io_nets: Vec<crate::codegen::board::ImportedIoNetDecl> = module_plan
            .nets_io_here
            .iter()
            .filter_map(|net_name| {
                let ident = module_net_ident_by_kicad.get(net_name).cloned()?;
                let kind = ir
                    .semantic
                    .net_kinds
                    .by_net
                    .get(net_name)
                    .map(|k| k.kind)
                    .unwrap_or(ImportNetKind::Net);
                Some(crate::codegen::board::ImportedIoNetDecl {
                    ident,
                    kind: match kind {
                        ImportNetKind::Net => crate::codegen::board::ImportedNetKind::Net,
                        ImportNetKind::Power => crate::codegen::board::ImportedNetKind::Power,
                        ImportNetKind::Ground => crate::codegen::board::ImportedNetKind::Ground,
                    },
                })
            })
            .collect();

        let mut internal_net_decls: Vec<crate::codegen::board::ImportedNetDecl> = Vec::new();
        for net_name in &module_plan.nets_defined_here {
            let Some(ident) = module_net_ident_by_kicad.get(net_name).cloned() else {
                continue;
            };
            let Some(name) = net_decls.zener_name_by_kicad_name.get(net_name).cloned() else {
                continue;
            };
            let kind = ir
                .semantic
                .net_kinds
                .by_net
                .get(net_name)
                .map(|k| k.kind)
                .unwrap_or(ImportNetKind::Net);
            internal_net_decls.push(crate::codegen::board::ImportedNetDecl {
                ident,
                name,
                kind: match kind {
                    ImportNetKind::Net => crate::codegen::board::ImportedNetKind::Net,
                    ImportNetKind::Power => crate::codegen::board::ImportedNetKind::Power,
                    ImportNetKind::Ground => crate::codegen::board::ImportedNetKind::Ground,
                },
            });
        }

        let sheet_anchors = anchors_by_sheet
            .get(&sheet_path)
            .cloned()
            .unwrap_or_default();
        let sheet_instances: Vec<(&KiCadUuidPathKey, &ImportComponentData)> = sheet_anchors
            .iter()
            .filter_map(|a| ir.components.get_key_value(a))
            .collect();
        let mut module_schematic_positions = build_flat_component_schematic_positions(
            &sheet_instances,
            refdes_instance_names,
            components,
        );
        module_schematic_positions.extend(build_net_symbol_positions_for_sheet(
            &sheet_path,
            &module_plan,
            net_decls,
            &ir.semantic.net_kinds.by_net,
            &ir.schematic_power_symbol_decls,
        ));

        let component_instance_calls = build_imported_instance_calls_for_instances(
            sheet_instances,
            port_to_net,
            refdes_instance_names,
            &module_net_ident_by_kicad,
            components,
            not_connected_nets,
        )?;

        let used_component_modules: BTreeSet<String> = component_instance_calls
            .iter()
            .map(|c| c.module_ident.clone())
            .collect();
        let mut module_component_decls: BTreeMap<String, String> = BTreeMap::new();
        for (ident, path) in &components.module_decls {
            if !used_component_modules.contains(ident) {
                continue;
            }
            let module_path = if path.starts_with('@') {
                path.clone()
            } else {
                format!("../../{path}")
            };
            module_component_decls.insert(ident.clone(), module_path);
        }

        let mut used_idents: BTreeSet<String> = BTreeSet::new();
        used_idents.extend(io_nets.iter().map(|n| n.ident.clone()));
        used_idents.extend(internal_net_decls.iter().map(|d| d.ident.clone()));
        used_idents.extend(module_component_decls.keys().cloned());

        let mut child_module_decls: BTreeMap<String, String> = BTreeMap::new();
        let mut child_module_calls: BTreeMap<String, crate::codegen::board::ImportedInstanceCall> =
            BTreeMap::new();

        for child in &node.children {
            if !subtree_has_components.get(child).copied().unwrap_or(false) {
                continue;
            }
            let Some(child_dir) = module_dir_by_sheet.get(child).cloned() else {
                continue;
            };

            let module_path = format!("../{child_dir}/{child_dir}.zen");
            let module_ident_base = module_ident_from_component_dir(&child_dir);
            let module_ident = alloc_unique_ident(&module_ident_base, &mut used_idents);
            child_module_decls.insert(module_ident.clone(), module_path);

            let child_plan = ir
                .hierarchy_plan
                .modules
                .get(child)
                .cloned()
                .unwrap_or_default();

            let mut io_nets: BTreeMap<String, String> = BTreeMap::new();
            for net in &child_plan.nets_io_here {
                let Some(ident) = net_decls.var_ident_by_kicad_name.get(net).cloned() else {
                    continue;
                };
                io_nets.insert(ident.clone(), ident);
            }

            let instance_name = instance_name_by_sheet
                .get(child)
                .cloned()
                .unwrap_or_else(|| "sheet".to_string());

            child_module_calls.insert(
                instance_name.clone(),
                crate::codegen::board::ImportedInstanceCall {
                    module_ident,
                    refdes: instance_name,
                    dnp: false,
                    skip_bom: None,
                    skip_pos: None,
                    config_args: BTreeMap::new(),
                    io_nets,
                },
            );
        }

        let module_dir_abs = modules_root.join(&module_dir);
        fs::create_dir_all(&module_dir_abs)
            .with_context(|| format!("Failed to create {}", module_dir_abs.display()))?;
        let module_zen = module_dir_abs.join(format!("{module_dir}.zen"));

        let module_doc = format!(
            "{} sheet module: {} ({})",
            board_name,
            sheet_name,
            sheet_path.as_str()
        );

        let mut module_decls: BTreeMap<String, String> = BTreeMap::new();
        module_decls.extend(module_component_decls);
        module_decls.extend(child_module_decls);
        let module_decls: Vec<(String, String)> = module_decls.into_iter().collect();

        let mut instance_calls: Vec<crate::codegen::board::ImportedInstanceCall> = Vec::new();
        let is_flat_component_only_module = child_module_calls.is_empty();
        instance_calls.extend(child_module_calls.into_values());
        instance_calls.extend(component_instance_calls);

        let mut module_zen_content = crate::codegen::board::render_imported_sheet_module(
            &module_doc,
            &io_nets,
            &internal_net_decls,
            &module_decls,
            &instance_calls,
        );
        if is_flat_component_only_module {
            module_zen_content = append_schematic_position_comments(
                module_zen_content,
                &module_schematic_positions,
                &ir.schematic_lib_symbols,
            );
        }
        crate::codegen::zen::write_zen_formatted(&module_zen, &module_zen_content)
            .with_context(|| format!("Failed to write {}", module_zen.display()))?;
    }

    Ok(GeneratedSheetModules {
        module_dir_by_sheet,
        instance_name_by_sheet,
        anchor_to_entity_prefix,
        subtree_has_components,
    })
}

fn compute_subtree_has_components(
    tree: &ImportSheetTree,
    anchors_by_sheet: &BTreeMap<KiCadSheetPath, Vec<KiCadUuidPathKey>>,
) -> BTreeMap<KiCadSheetPath, bool> {
    let mut paths: BTreeSet<(std::cmp::Reverse<usize>, KiCadSheetPath)> = BTreeSet::new();
    for path in tree.nodes.keys() {
        paths.insert((std::cmp::Reverse(path.depth()), path.clone()));
    }

    let mut subtree_has_components: BTreeMap<KiCadSheetPath, bool> = BTreeMap::new();
    for (_, path) in paths {
        let has_here = anchors_by_sheet.get(&path).is_some_and(|v| !v.is_empty());
        let has_child = tree
            .nodes
            .get(&path)
            .map(|n| {
                n.children
                    .iter()
                    .any(|c| subtree_has_components.get(c).copied().unwrap_or(false))
            })
            .unwrap_or(false);
        subtree_has_components.insert(path.clone(), has_here || has_child);
    }
    subtree_has_components
}

fn assign_sheet_instance_names(
    tree: &ImportSheetTree,
    subtree_has_components: &BTreeMap<KiCadSheetPath, bool>,
) -> BTreeMap<KiCadSheetPath, String> {
    let mut out: BTreeMap<KiCadSheetPath, String> = BTreeMap::new();

    let mut parents: BTreeSet<(usize, KiCadSheetPath)> = BTreeSet::new();
    for path in tree.nodes.keys() {
        parents.insert((path.depth(), path.clone()));
    }

    for (_, parent_path) in parents {
        let Some(parent) = tree.nodes.get(&parent_path) else {
            continue;
        };
        let mut used: BTreeSet<String> = BTreeSet::new();

        for child_path in &parent.children {
            if child_path.as_str() == "/" {
                continue;
            }
            if !subtree_has_components
                .get(child_path)
                .copied()
                .unwrap_or(false)
            {
                continue;
            }
            let child_node = tree.nodes.get(child_path);
            let name = child_node
                .and_then(|n| n.sheet_name.clone())
                .or_else(|| child_path.last_uuid().map(|u| u.to_string()))
                .unwrap_or_else(|| "sheet".to_string());

            let base = sanitize_screaming_snake_identifier(&name, "SHEET");
            let inst = alloc_unique_ident(&base, &mut used);
            out.insert(child_path.clone(), inst);
        }
    }

    out
}

fn build_sheet_entity_prefixes(
    tree: &ImportSheetTree,
    instance_name_by_sheet: &BTreeMap<KiCadSheetPath, String>,
) -> BTreeMap<KiCadSheetPath, String> {
    let mut out: BTreeMap<KiCadSheetPath, String> = BTreeMap::new();
    out.insert(KiCadSheetPath::root(), String::new());

    let mut paths: BTreeSet<(usize, KiCadSheetPath)> = BTreeSet::new();
    for path in tree.nodes.keys() {
        paths.insert((path.depth(), path.clone()));
    }

    for (_, path) in paths {
        if path.as_str() == "/" {
            continue;
        }
        let Some(inst) = instance_name_by_sheet.get(&path).cloned() else {
            continue;
        };
        let parent = path.parent().unwrap_or_else(KiCadSheetPath::root);
        let parent_prefix = out.get(&parent).cloned().unwrap_or_default();
        let prefix = if parent_prefix.is_empty() {
            inst
        } else {
            format!("{parent_prefix}.{inst}")
        };
        out.insert(path, prefix);
    }

    out
}

fn build_root_sheet_module_calls(
    tree: &ImportSheetTree,
    sheet_modules: &GeneratedSheetModules,
    hierarchy_plan: &ImportHierarchyPlan,
    net_decls: &ImportedNetDecls,
    root_net_set: &BTreeSet<KiCadNetName>,
    root_component_calls: &[crate::codegen::board::ImportedInstanceCall],
) -> (
    Vec<(String, String)>,
    Vec<crate::codegen::board::ImportedInstanceCall>,
) {
    let root = KiCadSheetPath::root();
    let Some(root_node) = tree.nodes.get(&root) else {
        return (Vec::new(), Vec::new());
    };

    let mut used_idents: BTreeSet<String> = BTreeSet::new();
    for net in root_net_set {
        if let Some(ident) = net_decls.var_ident_by_kicad_name.get(net).cloned() {
            used_idents.insert(ident);
        }
    }
    for call in root_component_calls {
        used_idents.insert(call.module_ident.clone());
    }

    let mut module_decls: BTreeMap<String, String> = BTreeMap::new();
    let mut module_calls: BTreeMap<String, crate::codegen::board::ImportedInstanceCall> =
        BTreeMap::new();

    for child in &root_node.children {
        if !sheet_modules
            .subtree_has_components
            .get(child)
            .copied()
            .unwrap_or(false)
        {
            continue;
        }

        let Some(child_dir) = sheet_modules.module_dir_by_sheet.get(child).cloned() else {
            continue;
        };
        let module_path = format!("modules/{child_dir}/{child_dir}.zen");

        let module_ident_base = module_ident_from_component_dir(&child_dir);
        let module_ident = alloc_unique_ident(&module_ident_base, &mut used_idents);
        module_decls.insert(module_ident.clone(), module_path);

        let child_plan = hierarchy_plan
            .modules
            .get(child)
            .cloned()
            .unwrap_or_default();

        let mut io_nets: BTreeMap<String, String> = BTreeMap::new();
        for net in &child_plan.nets_io_here {
            let Some(ident) = net_decls.var_ident_by_kicad_name.get(net).cloned() else {
                continue;
            };
            io_nets.insert(ident.clone(), ident);
        }

        let instance_name = sheet_modules
            .instance_name_by_sheet
            .get(child)
            .cloned()
            .unwrap_or_else(|| "SHEET".to_string());

        module_calls.insert(
            instance_name.clone(),
            crate::codegen::board::ImportedInstanceCall {
                module_ident,
                refdes: instance_name,
                dnp: false,
                skip_bom: None,
                skip_pos: None,
                config_args: BTreeMap::new(),
                io_nets,
            },
        );
    }

    (
        module_decls.into_iter().collect(),
        module_calls.into_values().collect(),
    )
}

struct ImportedNetDecls {
    decls: Vec<crate::codegen::board::ImportedNetDecl>,
    var_ident_by_kicad_name: BTreeMap<KiCadNetName, String>,
    zener_name_by_kicad_name: BTreeMap<KiCadNetName, String>,
    kind_by_kicad_name: BTreeMap<KiCadNetName, crate::codegen::board::ImportedNetKind>,
}

#[derive(Debug, Default)]
struct GeneratedSheetModules {
    module_dir_by_sheet: BTreeMap<KiCadSheetPath, String>,
    instance_name_by_sheet: BTreeMap<KiCadSheetPath, String>,
    anchor_to_entity_prefix: BTreeMap<KiCadUuidPathKey, String>,
    subtree_has_components: BTreeMap<KiCadSheetPath, bool>,
}

fn sanitize_kicad_name_for_zener(raw: &str, fallback: &str) -> String {
    // Keep KiCad net names intact as much as possible.
    //
    // Zener identifier rules are intentionally permissive (paths, punctuation, etc.) but forbid:
    // - `.`
    // - whitespace
    // - `@`
    // - non-ASCII
    //
    // Apply the minimal substitutions required for Zener acceptance while preserving case and
    // most punctuation.
    let trimmed = raw.trim();
    let mut out = String::with_capacity(trimmed.len());
    let mut prev_underscore = false;

    for c in trimmed.chars() {
        let mapped = match c {
            '.' => '_',
            '@' => '_',
            c if c.is_whitespace() => '_',
            c if !c.is_ascii() => '_',
            c => c,
        };
        if mapped == '_' {
            if prev_underscore {
                continue;
            }
            prev_underscore = true;
        } else {
            prev_underscore = false;
        }
        out.push(mapped);
    }

    let cleaned = out.trim_matches('_');
    if cleaned.is_empty() {
        fallback.to_string()
    } else {
        cleaned.to_string()
    }
}

fn sanitize_screaming_snake_identifier(raw: &str, prefix: &str) -> String {
    let mut out = sanitize_screaming_snake_fragment(raw);
    if out.is_empty() {
        out = prefix.to_string();
    }
    if out.chars().next().is_some_and(|c| c.is_ascii_digit()) {
        out = format!("{prefix}_{out}");
    }
    out
}

fn sanitize_screaming_snake_fragment(raw: &str) -> String {
    let trimmed = raw.trim();
    let mut out = String::new();
    for c in trimmed.chars() {
        if c.is_ascii_alphanumeric() {
            out.push(c.to_ascii_uppercase());
        } else {
            out.push('_');
        }
    }
    while out.contains("__") {
        out = out.replace("__", "_");
    }
    out.trim_matches('_').to_string()
}

#[derive(Debug, Clone, PartialEq, Eq, PartialOrd, Ord)]
struct ImportPartKey {
    mpn: Option<String>,
    footprint: Option<String>,
    lib_id: Option<KiCadLibId>,
    value: Option<String>,
}

struct GeneratedComponents {
    module_decls: Vec<(String, String)>,
    anchor_to_module_ident: BTreeMap<KiCadUuidPathKey, String>,
    /// Per-instance component name (the `Component(name=...)` inside the generated per-part module).
    ///
    /// Used to pre-patch KiCad footprints with a stable sync `Path` hook:
    /// `<refdes>.<component_name>`.
    anchor_to_component_name: BTreeMap<KiCadUuidPathKey, String>,
    /// Per-instance module config kwargs to pass when instantiating the module.
    ///
    /// Only used for stdlib-generated components (e.g. promoted passives).
    anchor_to_config_args: BTreeMap<KiCadUuidPathKey, BTreeMap<String, String>>,
    module_io_pins: BTreeMap<String, BTreeMap<String, BTreeSet<KiCadPinNumber>>>,
    module_skip_defaults: BTreeMap<String, ModuleSkipDefaults>,
}

#[derive(Debug, Clone, Copy)]
struct ModuleSkipDefaults {
    include_skip_bom: bool,
    skip_bom_default: bool,
    include_skip_pos: bool,
    skip_pos_default: bool,
}

impl From<ImportPartFlags> for ModuleSkipDefaults {
    fn from(flags: ImportPartFlags) -> Self {
        Self {
            include_skip_bom: flags.any_skip_bom,
            skip_bom_default: flags.all_skip_bom,
            include_skip_pos: flags.any_skip_pos,
            skip_pos_default: flags.all_skip_pos,
        }
    }
}

#[derive(Debug, Clone, Copy)]
struct ImportPartFlags {
    any_skip_bom: bool,
    any_skip_pos: bool,
    all_skip_bom: bool,
    all_skip_pos: bool,
}

impl Default for ImportPartFlags {
    fn default() -> Self {
        Self {
            any_skip_bom: false,
            any_skip_pos: false,
            all_skip_bom: true,
            all_skip_pos: true,
        }
    }
}

fn generate_imported_components(
    board_dir: &Path,
    components: &BTreeMap<KiCadUuidPathKey, ImportComponentData>,
    reserved_idents: &BTreeSet<String>,
    schematic_lib_symbols: &BTreeMap<KiCadLibId, String>,
    passive_by_component: &BTreeMap<KiCadUuidPathKey, ImportPassiveClassification>,
) -> Result<GeneratedComponents> {
    let components_root = board_dir.join("components");
    fs::create_dir_all(&components_root).with_context(|| {
        format!(
            "Failed to create components output directory {}",
            components_root.display()
        )
    })?;

    #[derive(Debug, Clone, Copy, PartialEq, Eq)]
    enum PromotedPassiveKind {
        Resistor,
        Capacitor,
    }

    #[derive(Debug, Clone)]
    struct PromotedPassive {
        kind: PromotedPassiveKind,
        config_args: BTreeMap<String, String>,
    }

    fn alloc_unique_module_ident(base: &str, used: &mut BTreeSet<String>) -> String {
        if used.insert(base.to_string()) {
            return base.to_string();
        }
        let underscored = format!("_{base}");
        if used.insert(underscored.clone()) {
            return underscored;
        }
        alloc_unique_ident(base, used)
    }

    fn canonical_dielectric(raw: &str) -> Option<&'static str> {
        let s = raw.trim().to_ascii_uppercase();
        match s.as_str() {
            "C0G" | "COG" => Some("C0G"),
            "NP0" | "NPO" => Some("NP0"),
            "X5R" => Some("X5R"),
            "X7R" => Some("X7R"),
            "X7S" => Some("X7S"),
            "X7T" => Some("X7T"),
            "Y5V" => Some("Y5V"),
            "Z5U" => Some("Z5U"),
            _ => None,
        }
    }

    fn canonical_voltage(raw: &str) -> Option<String> {
        let trimmed = raw.trim();
        if trimmed.is_empty() {
            return None;
        }
        let mut s = trimmed.replace(' ', "");
        s = s.replace('µ', "u");

        if !(s.ends_with('V') || s.ends_with('v')) {
            return None;
        }
        let core = &s[..s.len() - 1];
        if core.is_empty() {
            return None;
        }

        let (num, prefix) = match core.chars().last() {
            Some(c) if matches!(c, 'm' | 'u' | 'k' | 'M' | 'K' | 'U') => {
                (&core[..core.len() - 1], Some(c))
            }
            _ => (core, None),
        };

        let num = num.trim();
        if num.is_empty() || !num.chars().all(|c| c.is_ascii_digit() || c == '.') {
            return None;
        }
        if num.chars().filter(|&c| c == '.').count() > 1 {
            return None;
        }

        let mut out = num.to_string();
        if let Some(p) = prefix {
            let canonical = match p {
                'U' => 'u',
                'K' => 'k',
                c => c,
            };
            out.push(canonical);
        }
        out.push('V');
        Some(out)
    }

    fn promotable_passive_kind(
        anchor: &KiCadUuidPathKey,
        component: &ImportComponentData,
        passive_by_component: &BTreeMap<KiCadUuidPathKey, ImportPassiveClassification>,
    ) -> Option<PromotedPassive> {
        let class = passive_by_component.get(anchor)?;

        component.layout.as_ref()?;
        if class.pad_count != Some(2) {
            return None;
        }
        if class.confidence != Some(ImportPassiveConfidence::High) {
            return None;
        }
        let kind = match class.kind? {
            ImportPassiveKind::Resistor => PromotedPassiveKind::Resistor,
            ImportPassiveKind::Capacitor => PromotedPassiveKind::Capacitor,
        };
        let value = class.parsed_value.as_deref()?;
        let package = class.package?;

        // Note: stdlib passives support `skip_bom` and `dnp`. We intentionally do not
        // plumb `skip_pos` for promoted passives.

        let mut config_args: BTreeMap<String, String> = BTreeMap::new();
        config_args.insert("value".to_string(), value.to_string());
        config_args.insert("package".to_string(), package.as_str().to_string());

        if let Some(v) = class.mpn.as_deref() {
            config_args.insert("mpn".to_string(), v.to_string());
        }
        if let Some(v) = class.manufacturer.as_deref() {
            config_args.insert("manufacturer".to_string(), v.to_string());
        }
        if kind == PromotedPassiveKind::Capacitor {
            if let Some(v) = class.voltage.as_deref()
                && let Some(v) = canonical_voltage(v)
            {
                config_args.insert("voltage".to_string(), v);
            }
            if let Some(v) = class.dielectric.as_deref()
                && let Some(d) = canonical_dielectric(v)
            {
                config_args.insert("dielectric".to_string(), d.to_string());
            }
        }

        Some(PromotedPassive { kind, config_args })
    }

    // Compute promoted-passive candidates per-instance.
    let mut candidate_by_anchor: BTreeMap<KiCadUuidPathKey, PromotedPassive> = BTreeMap::new();
    for (anchor, component) in components {
        if let Some(p) = promotable_passive_kind(anchor, component, passive_by_component) {
            candidate_by_anchor.insert(anchor.clone(), p);
        }
    }

    // Ensure promotion is consistent within a per-part group: either all instances of a part
    // are promoted, or none are (avoids mixing stdlib generics with generated component modules).
    let mut anchors_by_part_key: BTreeMap<ImportPartKey, Vec<KiCadUuidPathKey>> = BTreeMap::new();
    for (anchor, c) in components {
        if c.layout.is_none() {
            continue;
        }
        anchors_by_part_key
            .entry(derive_part_key(c))
            .or_default()
            .push(anchor.clone());
    }

    let mut promoted: BTreeMap<KiCadUuidPathKey, PromotedPassive> = BTreeMap::new();
    for (_part_key, anchors) in anchors_by_part_key {
        let Some(first) = anchors.first() else {
            continue;
        };
        let Some(first_candidate) = candidate_by_anchor.get(first) else {
            continue;
        };

        let kind = first_candidate.kind;
        let config_args = &first_candidate.config_args;

        let all_match = anchors.iter().all(|a| {
            candidate_by_anchor
                .get(a)
                .is_some_and(|c| c.kind == kind && &c.config_args == config_args)
        });
        if !all_match {
            continue;
        }

        for a in anchors {
            if let Some(c) = candidate_by_anchor.get(&a).cloned() {
                promoted.insert(a, c);
            }
        }
    }

    let mut part_to_instances: BTreeMap<ImportPartKey, Vec<KiCadUuidPathKey>> = BTreeMap::new();
    let mut part_flags: BTreeMap<ImportPartKey, ImportPartFlags> = BTreeMap::new();
    for (anchor, c) in components {
        if c.layout.is_none() {
            // Only generate component packages for footprints that exist on the PCB.
            continue;
        }
        if promoted.contains_key(anchor) {
            // Promoted passives use stdlib generics and don't produce component packages.
            continue;
        }
        let key = derive_part_key(c);
        part_to_instances
            .entry(key.clone())
            .or_default()
            .push(anchor.clone());

        let (_dnp, skip_bom, skip_pos) = derive_import_instance_flags(c);
        let flags = part_flags.entry(key).or_default();
        flags.any_skip_bom |= skip_bom;
        flags.any_skip_pos |= skip_pos;
        flags.all_skip_bom &= skip_bom;
        flags.all_skip_pos &= skip_pos;
    }

    #[derive(Debug, Clone, PartialEq, Eq, PartialOrd, Ord)]
    struct ImportPartDir {
        manufacturer_dir: Option<String>,
        component_dir: String,
    }

    #[derive(Debug, Clone)]
    struct ImportPartDirCandidate {
        part_key: ImportPartKey,
        manufacturer_dir_candidate: Option<String>,
        component_dir_base: String,
        footprint_name: String,
    }

    let mut candidates: Vec<ImportPartDirCandidate> = Vec::new();
    let mut manufacturer_canonical: BTreeMap<String, String> = BTreeMap::new();

    for (part_key, instances) in &part_to_instances {
        let Some(first_anchor) = instances.first() else {
            continue;
        };
        let Some(component) = components.get(first_anchor) else {
            continue;
        };

        let manufacturer_dir_candidate = component
            .best_properties()
            .and_then(|props| find_property_ci(props, &["manufacturer", "mfr", "mfg"]))
            .map(sanitize_component_dir_name);
        if let Some(mfr) = &manufacturer_dir_candidate {
            let key = mfr.to_ascii_lowercase();
            manufacturer_canonical
                .entry(key)
                .and_modify(|cur| {
                    if mfr < cur {
                        *cur = mfr.clone();
                    }
                })
                .or_insert(mfr.clone());
        }

        let footprint_name = part_key
            .footprint
            .as_deref()
            .map(sexpr_board::footprint_name_from_fpid)
            .unwrap_or_else(|| "footprint".to_string());

        candidates.push(ImportPartDirCandidate {
            part_key: part_key.clone(),
            manufacturer_dir_candidate,
            component_dir_base: derive_part_name(part_key, component),
            footprint_name,
        });
    }

    // Allocate final filesystem directory names in a case-insensitive way to avoid
    // collisions on case-insensitive filesystems (e.g. macOS default).
    let mut used_component_dirs_ci: BTreeMap<Option<String>, BTreeSet<String>> = BTreeMap::new();
    let mut part_dir_by_key: BTreeMap<ImportPartKey, ImportPartDir> = BTreeMap::new();

    for candidate in candidates {
        let manufacturer_dir = candidate.manufacturer_dir_candidate.as_ref().map(|mfr| {
            manufacturer_canonical
                .get(&mfr.to_ascii_lowercase())
                .cloned()
                .unwrap_or_else(|| mfr.clone())
        });

        let used = used_component_dirs_ci
            .entry(manufacturer_dir.clone())
            .or_default();

        let mut desired = candidate.component_dir_base.clone();
        if used.contains(&desired.to_ascii_lowercase()) {
            desired = format!("{desired}__{}", candidate.footprint_name);
        }
        let component_dir = alloc_unique_fs_segment(&desired, used);

        part_dir_by_key.insert(
            candidate.part_key,
            ImportPartDir {
                manufacturer_dir,
                component_dir,
            },
        );
    }

    let mut module_decls: BTreeMap<String, String> = BTreeMap::new();
    let mut used_module_idents: BTreeSet<String> = reserved_idents.iter().cloned().collect();
    let mut anchor_to_module_ident: BTreeMap<KiCadUuidPathKey, String> = BTreeMap::new();
    let mut anchor_to_component_name: BTreeMap<KiCadUuidPathKey, String> = BTreeMap::new();
    let mut anchor_to_config_args: BTreeMap<KiCadUuidPathKey, BTreeMap<String, String>> =
        BTreeMap::new();
    let mut module_io_pins: BTreeMap<String, BTreeMap<String, BTreeSet<KiCadPinNumber>>> =
        BTreeMap::new();
    let mut module_skip_defaults: BTreeMap<String, ModuleSkipDefaults> = BTreeMap::new();

    for (part_key, part_dir) in part_dir_by_key {
        let Some(instances) = part_to_instances.get(&part_key) else {
            continue;
        };
        let Some(component) = instances
            .iter()
            .filter_map(|a| components.get(a))
            .find(|c| c.schematic.is_some())
        else {
            anyhow::bail!(
                "Part group {} has PCB footprints but no schematic symbol instances",
                part_dir.component_dir
            );
        };

        let out_dir = match &part_dir.manufacturer_dir {
            Some(mfr) => components_root.join(mfr).join(&part_dir.component_dir),
            None => components_root.join(&part_dir.component_dir),
        };

        let flags = *part_flags
            .get(&part_key)
            .context("Internal error: missing per-part flags")?;

        // Render all artifacts first; only touch the filesystem if we can produce a complete
        // component package.
        let mut symbol =
            render_component_symbol(&part_dir.component_dir, component, schematic_lib_symbols)
                .with_context(|| format!("Failed to render symbol for {}", out_dir.display()))?;
        let footprint = render_component_footprint(component)
            .with_context(|| format!("Failed to render footprint for {}", out_dir.display()))?;

        // Patch the symbol's Footprint property to the local footprint stem so
        // that `Component()` can infer it during build.
        let fp_stem = footprint
            .filename
            .strip_suffix(".kicad_mod")
            .unwrap_or(&footprint.filename);
        symbol.library_text = patch_symbol_footprint_property(&symbol.library_text, fp_stem)
            .with_context(|| {
                format!("Failed to patch symbol Footprint for {}", out_dir.display())
            })?;

        let zen = render_component_zen(
            &part_dir.component_dir,
            &symbol.symbol,
            &symbol.filename,
            flags,
        )
        .with_context(|| format!("Failed to render .zen for {}", out_dir.display()))?;

        fs::create_dir_all(&out_dir)
            .with_context(|| format!("Failed to create {}", out_dir.display()))?;

        let sym_path = out_dir.join(&symbol.filename);
        fs::write(&sym_path, &symbol.library_text)
            .with_context(|| format!("Failed to write {}", sym_path.display()))?;

        let fp_path = out_dir.join(&footprint.filename);
        fs::write(&fp_path, &footprint.mod_text)
            .with_context(|| format!("Failed to write {}", fp_path.display()))?;

        let zen_path = out_dir.join(&zen.filename);
        crate::codegen::zen::write_zen_formatted(&zen_path, &zen.zen_text)
            .with_context(|| format!("Failed to write {}", zen_path.display()))?;

        let ident_base = module_ident_from_component_dir(&part_dir.component_dir);
        let ident = alloc_unique_ident(&ident_base, &mut used_module_idents);

        let module_path = match &part_dir.manufacturer_dir {
            Some(mfr) => format!(
                "components/{mfr}/{name}/{name}.zen",
                name = part_dir.component_dir
            ),
            None => format!(
                "components/{name}/{name}.zen",
                name = part_dir.component_dir
            ),
        };

        if module_io_pins.insert(ident.clone(), zen.io_pins).is_some() {
            anyhow::bail!("Duplicate module IO mapping for {ident}");
        }
        if module_skip_defaults
            .insert(ident.clone(), ModuleSkipDefaults::from(flags))
            .is_some()
        {
            anyhow::bail!("Duplicate module skip defaults for {ident}");
        }

        for anchor in instances {
            if anchor_to_module_ident
                .insert(anchor.clone(), ident.clone())
                .is_some()
            {
                anyhow::bail!(
                    "Duplicate component instance mapping for {}",
                    anchor.pcb_path()
                );
            }
            // Component name inside the module uses the same sanitizer as the directory name
            // generation and should be stable across runs.
            let component_name = component_gen::sanitize_mpn_for_path(&part_dir.component_dir);
            if anchor_to_component_name
                .insert(anchor.clone(), component_name)
                .is_some()
            {
                anyhow::bail!(
                    "Duplicate component instance name mapping for {}",
                    anchor.pcb_path()
                );
            }
        }

        if module_decls.insert(ident, module_path).is_some() {
            anyhow::bail!("Duplicate module declaration generated");
        }
    }

    let resistor_module_ident = if promoted
        .values()
        .any(|p| p.kind == PromotedPassiveKind::Resistor)
    {
        Some(alloc_unique_module_ident(
            "Resistor",
            &mut used_module_idents,
        ))
    } else {
        None
    };
    let capacitor_module_ident = if promoted
        .values()
        .any(|p| p.kind == PromotedPassiveKind::Capacitor)
    {
        Some(alloc_unique_module_ident(
            "Capacitor",
            &mut used_module_idents,
        ))
    } else {
        None
    };

    if let Some(ident) = resistor_module_ident.as_ref() {
        if module_decls
            .insert(ident.clone(), "@stdlib/generics/Resistor.zen".to_string())
            .is_some()
        {
            anyhow::bail!("Duplicate module declaration generated for {ident}");
        }
        module_io_pins.insert(
            ident.clone(),
            BTreeMap::from([
                (
                    "P1".to_string(),
                    BTreeSet::from([KiCadPinNumber::from("1".to_string())]),
                ),
                (
                    "P2".to_string(),
                    BTreeSet::from([KiCadPinNumber::from("2".to_string())]),
                ),
            ]),
        );
        module_skip_defaults.insert(
            ident.clone(),
            ModuleSkipDefaults {
                include_skip_bom: true,
                skip_bom_default: false,
                include_skip_pos: false,
                skip_pos_default: false,
            },
        );
    }
    if let Some(ident) = capacitor_module_ident.as_ref() {
        if module_decls
            .insert(ident.clone(), "@stdlib/generics/Capacitor.zen".to_string())
            .is_some()
        {
            anyhow::bail!("Duplicate module declaration generated for {ident}");
        }
        module_io_pins.insert(
            ident.clone(),
            BTreeMap::from([
                (
                    "P1".to_string(),
                    BTreeSet::from([KiCadPinNumber::from("1".to_string())]),
                ),
                (
                    "P2".to_string(),
                    BTreeSet::from([KiCadPinNumber::from("2".to_string())]),
                ),
            ]),
        );
        module_skip_defaults.insert(
            ident.clone(),
            ModuleSkipDefaults {
                include_skip_bom: true,
                skip_bom_default: false,
                include_skip_pos: false,
                skip_pos_default: false,
            },
        );
    }

    for (anchor, passive) in promoted {
        let module_ident = match passive.kind {
            PromotedPassiveKind::Resistor => resistor_module_ident.as_ref(),
            PromotedPassiveKind::Capacitor => capacitor_module_ident.as_ref(),
        }
        .cloned()
        .context("Missing promoted passive module ident")?;

        if anchor_to_module_ident
            .insert(anchor.clone(), module_ident)
            .is_some()
        {
            anyhow::bail!(
                "Duplicate component instance mapping for {}",
                anchor.pcb_path()
            );
        }
        let component_name = match passive.kind {
            PromotedPassiveKind::Resistor => "R",
            PromotedPassiveKind::Capacitor => "C",
        };
        if anchor_to_component_name
            .insert(anchor.clone(), component_name.to_string())
            .is_some()
        {
            anyhow::bail!(
                "Duplicate component instance name mapping for {}",
                anchor.pcb_path()
            );
        }
        anchor_to_config_args.insert(anchor, passive.config_args);
    }

    Ok(GeneratedComponents {
        module_decls: module_decls.into_iter().collect(),
        anchor_to_module_ident,
        anchor_to_component_name,
        anchor_to_config_args,
        module_io_pins,
        module_skip_defaults,
    })
}

fn module_ident_from_component_dir(dir_name: &str) -> String {
    let frag = sanitize_screaming_snake_fragment(dir_name);
    if frag.is_empty() {
        return "_COMPONENT".to_string();
    }
    if frag.chars().next().is_some_and(|c| c.is_ascii_digit()) {
        return format!("_{frag}");
    }
    frag
}

fn derive_part_key(component: &ImportComponentData) -> ImportPartKey {
    let props = component.best_properties();

    let mpn = props
        .and_then(|p| {
            find_property_ci(
                p,
                &[
                    "mpn",
                    "manufacturer_part_number",
                    "manufacturer part number",
                ],
            )
            .or_else(|| find_property_ci(p, &["mfr part number", "manufacturer_pn", "part number"]))
        })
        .map(|s| s.to_string());

    let footprint = component
        .netlist
        .footprint
        .clone()
        .or_else(|| component.layout.as_ref().and_then(|l| l.fpid.clone()));

    let lib_id = component
        .schematic
        .as_ref()
        .and_then(|s| s.units.values().find_map(|u| u.lib_id.clone()));

    let value = component
        .netlist
        .value
        .clone()
        .or_else(|| props.and_then(|p| p.get("Value")).cloned())
        .or_else(|| props.and_then(|p| p.get("Val")).cloned());

    ImportPartKey {
        mpn,
        footprint,
        lib_id,
        value,
    }
}

fn derive_part_name(part_key: &ImportPartKey, component: &ImportComponentData) -> String {
    let raw = part_key
        .mpn
        .as_deref()
        .or(part_key.value.as_deref())
        .unwrap_or(component.netlist.refdes.as_str());
    sanitize_component_dir_name(raw)
}

fn sanitize_component_dir_name(raw: &str) -> String {
    // Reuse the strict, shared sanitizer used by `pcb search` component generation.
    // This keeps import outputs consistent and ensures names are compatible with
    // Zener `Component(name=...)` validation rules.
    let mut out = component_gen::sanitize_mpn_for_path(raw);
    if out.len() > 100 {
        out.truncate(100);
    }
    out
}

#[derive(Debug, Clone)]
struct RenderedComponentSymbol {
    filename: String,
    library_text: String,
    symbol: pcb_eda::Symbol,
}

fn render_component_symbol(
    component_name: &str,
    component: &ImportComponentData,
    schematic_lib_symbols: &BTreeMap<KiCadLibId, String>,
) -> Result<RenderedComponentSymbol> {
    let unit = component
        .schematic
        .as_ref()
        .and_then(|s| s.units.values().next());

    let lib_id = unit.and_then(|u| {
        u.lib_name
            .as_deref()
            .map(|n| KiCadLibId::from(n.to_string()))
    });
    let lib_id = lib_id
        .filter(|k| schematic_lib_symbols.contains_key(k))
        .or_else(|| unit.and_then(|u| u.lib_id.clone()));

    let Some(lib_id) = lib_id else {
        anyhow::bail!(
            "Missing schematic lib_id/lib_name for {}",
            component.netlist.refdes.as_str()
        );
    };

    let Some(sym) = schematic_lib_symbols.get(&lib_id) else {
        anyhow::bail!(
            "Missing embedded lib_symbol {} for {}",
            lib_id.as_str(),
            component.netlist.refdes.as_str()
        );
    };

    let library_text = pcb_eda::kicad::symbol_library::wrap_symbol_as_library(sym, "pcb import");
    let parsed = pcb_eda::SymbolLibrary::from_string(&library_text, "kicad_sym")
        .context("Failed to parse embedded KiCad symbol as a symbol library")?;
    let symbol = parsed
        .first_symbol()
        .context("Embedded symbol library contained no symbols")?
        .clone();

    Ok(RenderedComponentSymbol {
        filename: format!("{component_name}.kicad_sym"),
        library_text,
        symbol,
    })
}

fn patch_symbol_footprint_property(library_text: &str, footprint_stem: &str) -> Result<String> {
    let mut parsed = pcb_sexpr::parse(library_text).map_err(|e| anyhow::anyhow!(e))?;
    let root = kicad_symbol_lib_items_mut(&mut parsed).context("Not a KiCad symbol library")?;
    let names = symbol_names(root);
    anyhow::ensure!(!names.is_empty(), "Symbol library contains no symbols");
    let idx =
        pcb_sexpr::kicad::symbol::find_symbol_index(root, &names[0]).context("Symbol not found")?;
    let symbol_items = root[idx]
        .as_list_mut()
        .context("Invalid symbol structure")?;
    let mut props = symbol_properties(symbol_items);
    props.insert("Footprint".to_string(), footprint_stem.to_string());
    rewrite_symbol_properties(symbol_items, &props);
    Ok(format_tree(&parsed, FormatMode::Normal))
}

#[derive(Debug, Clone)]
struct RenderedComponentFootprint {
    filename: String,
    mod_text: String,
}

fn render_component_footprint(
    component: &ImportComponentData,
) -> Result<RenderedComponentFootprint> {
    let Some(layout) = &component.layout else {
        anyhow::bail!(
            "Missing layout footprint for {}",
            component.netlist.refdes.as_str()
        );
    };

    let fpid = layout
        .fpid
        .as_deref()
        .or(component.netlist.footprint.as_deref())
        .unwrap_or("footprint");
    let fp_name = sanitize_component_dir_name(&sexpr_board::footprint_name_from_fpid(fpid));
    let filename = format!("{fp_name}.kicad_mod");

    let mod_text =
        sexpr_board::transform_board_instance_footprint_to_standalone(&layout.footprint_sexpr)
            .map_err(|e| anyhow::anyhow!(e))
            .with_context(|| {
                format!(
                    "Failed to transform footprint {} for {}",
                    fpid,
                    component.netlist.refdes.as_str()
                )
            })?;

    Ok(RenderedComponentFootprint { filename, mod_text })
}

#[derive(Debug, Clone)]
struct RenderedComponentZen {
    filename: String,
    zen_text: String,
    io_pins: BTreeMap<String, BTreeSet<KiCadPinNumber>>,
}

fn render_component_zen(
    component_name: &str,
    symbol: &pcb_eda::Symbol,
    symbol_filename: &str,
    flags: ImportPartFlags,
) -> Result<RenderedComponentZen> {
    let generated_io_names = component_gen::generated_signal_io_names(symbol);
    let mut io_pins: BTreeMap<String, BTreeSet<KiCadPinNumber>> = BTreeMap::new();
    for pin in symbol.canonical_pins() {
        let signal_name = pin.signal_name().to_string();
        let Some(io_name) = generated_io_names.get(&signal_name) else {
            continue;
        };
        let pin_number = KiCadPinNumber::from(pin.number.clone());
        io_pins
            .entry(io_name.clone())
            .or_default()
            .insert(pin_number);
    }

    let zen_content =
        component_gen::generate_component_zen(component_gen::GenerateComponentZenArgs {
            component_name,
            symbol,
            symbol_filename,
            generated_by: "pcb import",
            include_skip_bom: flags.any_skip_bom,
            include_skip_pos: flags.any_skip_pos,
            skip_bom_default: flags.all_skip_bom,
            skip_pos_default: flags.all_skip_pos,
        })
        .context("Failed to generate component .zen")?;

    Ok(RenderedComponentZen {
        filename: format!("{component_name}.zen"),
        zen_text: zen_content,
        io_pins,
    })
}

fn build_imported_instance_calls_for_instances(
    mut instances: Vec<(&KiCadUuidPathKey, &ImportComponentData)>,
    port_to_net: &BTreeMap<ImportNetPort, KiCadNetName>,
    refdes_instance_names: &BTreeMap<KiCadRefDes, String>,
    net_ident_by_kicad_name: &BTreeMap<KiCadNetName, String>,
    generated_components: &GeneratedComponents,
    not_connected_nets: &BTreeSet<KiCadNetName>,
) -> Result<Vec<crate::codegen::board::ImportedInstanceCall>> {
    instances.sort_by(|a, b| a.1.netlist.refdes.cmp(&b.1.netlist.refdes));

    let mut instance_calls: Vec<crate::codegen::board::ImportedInstanceCall> = Vec::new();

    for (anchor, component) in instances {
        let Some(module_ident) = generated_components.anchor_to_module_ident.get(anchor) else {
            continue;
        };
        let Some(io_pins) = generated_components.module_io_pins.get(module_ident) else {
            continue;
        };
        let skip_defaults = generated_components
            .module_skip_defaults
            .get(module_ident)
            .with_context(|| format!("Missing module defaults for {module_ident}"))?;

        let refdes = component.netlist.refdes.clone();
        let instance_name = refdes_instance_names
            .get(&refdes)
            .cloned()
            .unwrap_or_else(|| refdes.as_str().to_string());
        let (dnp, skip_bom, skip_pos) = derive_import_instance_flags(component);
        let skip_bom_override =
            if skip_defaults.include_skip_bom && skip_bom != skip_defaults.skip_bom_default {
                Some(skip_bom)
            } else {
                None
            };
        let skip_pos_override =
            if skip_defaults.include_skip_pos && skip_pos != skip_defaults.skip_pos_default {
                Some(skip_pos)
            } else {
                None
            };
        let mut io_nets: BTreeMap<String, String> = BTreeMap::new();

        for (io_name, pin_numbers) in io_pins {
            let mut connected: BTreeSet<KiCadNetName> = BTreeSet::new();
            for pin in pin_numbers {
                for key in &component.netlist.unit_pcb_paths {
                    let port = ImportNetPort {
                        component: key.clone(),
                        pin: pin.clone(),
                    };
                    if let Some(net_name) = port_to_net.get(&port) {
                        connected.insert(net_name.clone());
                        break;
                    }
                }
            }

            let net_ident = if connected.is_empty() {
                anyhow::bail!(
                    "Missing KiCad connectivity for component {} IO {} (pins {}). This is likely an import bug.",
                    refdes,
                    io_name,
                    pin_numbers
                        .iter()
                        .map(|p| p.as_str())
                        .collect::<Vec<_>>()
                        .join(", ")
                );
            } else {
                let chosen = connected
                    .iter()
                    .find(|n| !not_connected_nets.contains(*n))
                    .unwrap_or_else(|| connected.iter().next().unwrap());
                if connected.len() > 1 {
                    debug!(
                        "Component {} IO {} spans multiple KiCad nets ({}); using {}",
                        refdes,
                        io_name,
                        connected
                            .iter()
                            .map(|n| n.as_str())
                            .collect::<Vec<_>>()
                            .join(", "),
                        chosen.as_str()
                    );
                }
                if not_connected_nets.contains(chosen) {
                    "NotConnected()".to_string()
                } else {
                    net_ident_by_kicad_name
                        .get(chosen)
                        .cloned()
                        .with_context(|| {
                            format!("Missing net identifier for KiCad net {}", chosen.as_str())
                        })?
                }
            };

            io_nets.insert(io_name.clone(), net_ident);
        }

        instance_calls.push(crate::codegen::board::ImportedInstanceCall {
            module_ident: module_ident.clone(),
            refdes: instance_name,
            dnp,
            skip_bom: skip_bom_override,
            skip_pos: skip_pos_override,
            config_args: generated_components
                .anchor_to_config_args
                .get(anchor)
                .cloned()
                .unwrap_or_default(),
            io_nets,
        });
    }

    Ok(instance_calls)
}

fn build_refdes_instance_name_map(
    components: &BTreeMap<KiCadUuidPathKey, ImportComponentData>,
) -> BTreeMap<KiCadRefDes, String> {
    let refdeses: BTreeSet<KiCadRefDes> = components
        .values()
        .map(|c| c.netlist.refdes.clone())
        .collect();

    let mut used: BTreeSet<String> = BTreeSet::new();
    let mut out: BTreeMap<KiCadRefDes, String> = BTreeMap::new();

    for refdes in refdeses {
        let base = sanitize_kicad_name_for_zener(refdes.as_str(), "REF");
        let name = alloc_unique_ident(&base, &mut used);
        out.insert(refdes, name);
    }

    out
}

fn derive_import_instance_flags(component: &ImportComponentData) -> (bool, bool, bool) {
    let mut dnp = false;
    let mut skip_bom = false;
    let mut skip_pos = false;

    if let Some(schematic) = component.schematic.as_ref() {
        for unit in schematic.units.values() {
            dnp |= unit.dnp.unwrap_or(false);
            skip_bom |= unit.in_bom == Some(false);
            skip_pos |= unit.on_board == Some(false);
        }
    }

    if let Some(layout) = component.layout.as_ref() {
        let has_attr = |needle: &str| layout.attrs.iter().any(|a| a == needle);
        dnp |= has_attr("dnp");
        skip_bom |= has_attr("exclude_from_bom");
        skip_pos |= has_attr("exclude_from_pos_files");
    }

    (dnp, skip_bom, skip_pos)
}

fn alloc_unique_ident(base: &str, used: &mut BTreeSet<String>) -> String {
    if used.insert(base.to_string()) {
        return base.to_string();
    }
    let mut n: usize = 2;
    loop {
        let candidate = format!("{base}_{n}");
        if used.insert(candidate.clone()) {
            return candidate;
        }
        n += 1;
    }
}

fn alloc_unique_fs_segment(base: &str, used_ci: &mut BTreeSet<String>) -> String {
    // Allocate unique path segments while treating collisions case-insensitively.
    //
    // The importer sanitizers only emit ASCII path segments; ASCII casefolding is
    // sufficient and matches common case-insensitive filesystem behavior.
    let mut candidate = base.to_string();
    let mut n: usize = 2;
    loop {
        let key = candidate.to_ascii_lowercase();
        if used_ci.insert(key) {
            return candidate;
        }
        candidate = format!("{base}_{n}");
        n += 1;
    }
}

#[cfg(test)]
mod tests {
    use super::schematic_types::{ImportSchematicPositionComment, ImportSchematicTargetKind};
    use super::*;
    use std::path::PathBuf;

    fn make_anchor(symbol_uuid: &str) -> KiCadUuidPathKey {
        KiCadUuidPathKey {
            sheetpath_tstamps: "/".to_string(),
            symbol_uuid: symbol_uuid.to_string(),
        }
    }

    fn make_unit(unit: Option<i64>, at: Option<ImportSchematicAt>) -> ImportSchematicUnit {
        ImportSchematicUnit {
            lib_name: None,
            lib_id: None,
            unit,
            at,
            mirror: None,
            in_bom: None,
            on_board: None,
            dnp: None,
            exclude_from_sim: None,
            instance_path: None,
            properties: BTreeMap::new(),
            pins: None,
        }
    }

    fn make_component(
        refdes: &str,
        units: BTreeMap<KiCadUuidPathKey, ImportSchematicUnit>,
    ) -> ImportComponentData {
        ImportComponentData {
            netlist: ImportNetlistComponent {
                refdes: KiCadRefDes::from(refdes.to_string()),
                value: None,
                footprint: None,
                sheetpath_names: None,
                unit_pcb_paths: Vec::new(),
            },
            schematic: Some(ImportSchematicComponent { units }),
            layout: None,
        }
    }

    fn make_generated_components(
        anchor_to_component_name: BTreeMap<KiCadUuidPathKey, String>,
    ) -> GeneratedComponents {
        GeneratedComponents {
            module_decls: Vec::new(),
            anchor_to_module_ident: BTreeMap::new(),
            anchor_to_component_name,
            anchor_to_config_args: BTreeMap::new(),
            module_io_pins: BTreeMap::new(),
            module_skip_defaults: BTreeMap::new(),
        }
    }

    fn make_position_comment(
        x: f64,
        y: f64,
        rot: f64,
        unit: Option<i64>,
        lib_id: Option<&str>,
        mirror: Option<&str>,
        target_kind: ImportSchematicTargetKind,
    ) -> ImportSchematicPositionComment {
        ImportSchematicPositionComment {
            at: ImportSchematicAt {
                x,
                y,
                rot: Some(rot),
            },
            unit,
            mirror: mirror.map(|m| m.to_string()),
            lib_name: None,
            lib_id: lib_id.map(|id| KiCadLibId::from(id.to_string())),
            target_kind,
        }
    }

    #[test]
    fn flat_positions_emit_per_unit_keys_for_multi_unit_components() {
        let anchor = make_anchor("anchor");
        let other = make_anchor("other");

        let mut units = BTreeMap::new();
        units.insert(
            other,
            make_unit(
                Some(5),
                Some(ImportSchematicAt {
                    x: 10.0,
                    y: 20.0,
                    rot: Some(90.0),
                }),
            ),
        );
        units.insert(
            anchor.clone(),
            make_unit(
                Some(6),
                Some(ImportSchematicAt {
                    x: 30.0,
                    y: 40.0,
                    rot: Some(180.0),
                }),
            ),
        );

        let mut component = make_component("J15", units);
        component.netlist.unit_pcb_paths = vec![make_anchor("u5"), make_anchor("u6")];

        let refs = BTreeMap::from([(KiCadRefDes::from("J15".to_string()), "J15".to_string())]);
        let generated =
            make_generated_components(BTreeMap::from([(anchor.clone(), "2309413_1".to_string())]));

        let positions =
            build_flat_component_schematic_positions(&[(&anchor, &component)], &refs, &generated);
        let pos_u5 = positions
            .get("J15.2309413_1@U5")
            .expect("missing unit-5 position");
        assert_eq!(pos_u5.at.x, 10.0);
        assert_eq!(pos_u5.at.y, 20.0);
        assert_eq!(pos_u5.at.rot, Some(90.0));

        let pos_u6 = positions
            .get("J15.2309413_1@U6")
            .expect("missing unit-6 position");
        assert_eq!(pos_u6.at.x, 30.0);
        assert_eq!(pos_u6.at.y, 40.0);
        assert_eq!(pos_u6.at.rot, Some(180.0));
    }

    #[test]
    fn flat_positions_keep_unsuffixed_key_for_single_unit_components() {
        let anchor = make_anchor("anchor");

        let mut units = BTreeMap::new();
        units.insert(
            anchor.clone(),
            make_unit(
                Some(1),
                Some(ImportSchematicAt {
                    x: 30.0,
                    y: 40.0,
                    rot: Some(180.0),
                }),
            ),
        );

        let component = make_component("R1", units);
        let refs = BTreeMap::from([(KiCadRefDes::from("R1".to_string()), "R1".to_string())]);
        let generated =
            make_generated_components(BTreeMap::from([(anchor.clone(), "R".to_string())]));

        let positions =
            build_flat_component_schematic_positions(&[(&anchor, &component)], &refs, &generated);
        assert!(positions.contains_key("R1.R"));
        assert!(!positions.contains_key("R1.R@U1"));
    }

    #[test]
    fn flat_positions_emit_power_net_symbols_with_monotonic_counters() {
        let sheet_path = KiCadSheetPath::root();

        let module_plan = ImportModuleBoundaryNets {
            sheet_name: None,
            nets_defined_here: BTreeSet::from([KiCadNetName::from("GND".to_string())]),
            nets_io_here: BTreeSet::from([KiCadNetName::from("+1V8".to_string())]),
        };

        let net_decls = ImportedNetDecls {
            decls: Vec::new(),
            var_ident_by_kicad_name: BTreeMap::from([(
                KiCadNetName::from("+1V8".to_string()),
                "NET_1V8".to_string(),
            )]),
            zener_name_by_kicad_name: BTreeMap::from([
                (KiCadNetName::from("GND".to_string()), "GND".to_string()),
                (KiCadNetName::from("+1V8".to_string()), "+1V8".to_string()),
            ]),
            kind_by_kicad_name: BTreeMap::new(),
        };

        let net_kinds_by_net = BTreeMap::from([
            (
                KiCadNetName::from("GND".to_string()),
                ImportNetKindClassification {
                    kind: ImportNetKind::Ground,
                    reasons: BTreeSet::new(),
                },
            ),
            (
                KiCadNetName::from("+1V8".to_string()),
                ImportNetKindClassification {
                    kind: ImportNetKind::Power,
                    reasons: BTreeSet::new(),
                },
            ),
            (
                KiCadNetName::from("SIG".to_string()),
                ImportNetKindClassification {
                    kind: ImportNetKind::Net,
                    reasons: BTreeSet::new(),
                },
            ),
        ]);

        let power_symbol_decls = vec![
            ImportSchematicPowerSymbolDecl {
                schematic_file: PathBuf::from("root.kicad_sch"),
                sheet_path: sheet_path.clone(),
                symbol_uuid: Some("a".to_string()),
                at: Some(ImportSchematicAt {
                    x: 1.0,
                    y: 2.0,
                    rot: Some(90.0),
                }),
                mirror: Some("x".to_string()),
                reference: Some("#PWR01".to_string()),
                lib_id: Some(KiCadLibId::from("power:GND".to_string())),
                value: Some("GND".to_string()),
            },
            ImportSchematicPowerSymbolDecl {
                schematic_file: PathBuf::from("root.kicad_sch"),
                sheet_path: sheet_path.clone(),
                symbol_uuid: Some("b".to_string()),
                at: Some(ImportSchematicAt {
                    x: 3.0,
                    y: 4.0,
                    rot: Some(0.0),
                }),
                mirror: None,
                reference: Some("#PWR02".to_string()),
                lib_id: Some(KiCadLibId::from("power:GND".to_string())),
                value: Some("GND".to_string()),
            },
            ImportSchematicPowerSymbolDecl {
                schematic_file: PathBuf::from("root.kicad_sch"),
                sheet_path: sheet_path.clone(),
                symbol_uuid: Some("c".to_string()),
                at: Some(ImportSchematicAt {
                    x: 5.0,
                    y: 6.0,
                    rot: Some(180.0),
                }),
                mirror: None,
                reference: Some("#PWR03".to_string()),
                lib_id: Some(KiCadLibId::from("power:+1V8".to_string())),
                value: Some("+1V8".to_string()),
            },
            // Non power/ground net should not be emitted.
            ImportSchematicPowerSymbolDecl {
                schematic_file: PathBuf::from("root.kicad_sch"),
                sheet_path: sheet_path.clone(),
                symbol_uuid: Some("d".to_string()),
                at: Some(ImportSchematicAt {
                    x: 7.0,
                    y: 8.0,
                    rot: Some(0.0),
                }),
                mirror: None,
                reference: Some("#PWR04".to_string()),
                lib_id: Some(KiCadLibId::from("power:SIG".to_string())),
                value: Some("SIG".to_string()),
            },
        ];

        let positions = build_net_symbol_positions_for_sheet(
            &sheet_path,
            &module_plan,
            &net_decls,
            &net_kinds_by_net,
            &power_symbol_decls,
        );

        let out = append_schematic_position_comments(
            "load(\"dummy\")\n".to_string(),
            &positions,
            &BTreeMap::new(),
        );

        let gnd0 = out
            .lines()
            .find(|line| line.starts_with("# pcb:sch GND.0 "))
            .expect("missing GND.0 comment");
        assert!(gnd0.contains(" x=") && gnd0.contains(" y="));
        assert!(gnd0.contains(" rot=270"));
        assert!(gnd0.contains(" mirror=x"));

        let gnd1 = out
            .lines()
            .find(|line| line.starts_with("# pcb:sch GND.1 "))
            .expect("missing GND.1 comment");
        assert!(gnd1.contains(" x=") && gnd1.contains(" y="));
        assert!(gnd1.contains(" rot=0"));
        assert!(!gnd1.contains(" mirror="));

        let net_1v8_0 = out
            .lines()
            .find(|line| line.starts_with("# pcb:sch NET_1V8.0 "))
            .expect("missing NET_1V8.0 comment");
        assert!(net_1v8_0.contains(" x=") && net_1v8_0.contains(" y="));
        assert!(net_1v8_0.contains(" rot=180"));

        assert!(!out.contains("# pcb:sch SIG.0 "));
    }

    #[test]
    fn flat_positions_mark_promoted_resistor_target_kind() {
        let anchor = make_anchor("anchor");

        let mut units = BTreeMap::new();
        units.insert(
            anchor.clone(),
            make_unit(
                Some(1),
                Some(ImportSchematicAt {
                    x: 10.0,
                    y: 20.0,
                    rot: Some(90.0),
                }),
            ),
        );

        let component = make_component("R1", units);
        let refs = BTreeMap::from([(KiCadRefDes::from("R1".to_string()), "R1".to_string())]);
        let mut generated =
            make_generated_components(BTreeMap::from([(anchor.clone(), "R".to_string())]));
        generated
            .anchor_to_module_ident
            .insert(anchor.clone(), "Resistor".to_string());
        generated.module_decls.push((
            "Resistor".to_string(),
            "@stdlib/generics/Resistor.zen".to_string(),
        ));

        let positions =
            build_flat_component_schematic_positions(&[(&anchor, &component)], &refs, &generated);
        assert_eq!(
            positions.get("R1.R").map(|p| p.target_kind),
            Some(ImportSchematicTargetKind::GenericResistor)
        );
    }

    #[test]
    fn flat_positions_prefer_anchor_unit_when_unit_numbers_collide() {
        let anchor = make_anchor("anchor");
        let other = make_anchor("other");

        let mut units = BTreeMap::new();
        units.insert(
            other,
            make_unit(
                Some(1),
                Some(ImportSchematicAt {
                    x: 10.0,
                    y: 20.0,
                    rot: Some(90.0),
                }),
            ),
        );
        units.insert(
            anchor.clone(),
            make_unit(
                Some(1),
                Some(ImportSchematicAt {
                    x: 30.0,
                    y: 40.0,
                    rot: Some(180.0),
                }),
            ),
        );

        let mut component = make_component("U1", units);
        component.netlist.unit_pcb_paths = vec![make_anchor("u1"), make_anchor("u2")];
        let refs = BTreeMap::from([(KiCadRefDes::from("U1".to_string()), "U1".to_string())]);
        let generated =
            make_generated_components(BTreeMap::from([(anchor.clone(), "IC".to_string())]));

        let positions =
            build_flat_component_schematic_positions(&[(&anchor, &component)], &refs, &generated);
        let pos = positions.get("U1.IC@U1").expect("missing position");
        assert_eq!(pos.at.x, 30.0);
        assert_eq!(pos.at.y, 40.0);
        assert_eq!(pos.at.rot, Some(180.0));
    }

    #[test]
    fn flat_positions_keep_unsuffixed_key_when_only_one_unit_number_exists() {
        let anchor = make_anchor("anchor");
        let other = make_anchor("other");

        let mut units = BTreeMap::new();
        units.insert(
            other,
            make_unit(
                Some(1),
                Some(ImportSchematicAt {
                    x: 10.0,
                    y: 20.0,
                    rot: Some(90.0),
                }),
            ),
        );
        units.insert(
            anchor.clone(),
            make_unit(
                Some(1),
                Some(ImportSchematicAt {
                    x: 30.0,
                    y: 40.0,
                    rot: Some(180.0),
                }),
            ),
        );

        let component = make_component("U1", units);
        let refs = BTreeMap::from([(KiCadRefDes::from("U1".to_string()), "U1".to_string())]);
        let generated =
            make_generated_components(BTreeMap::from([(anchor.clone(), "IC".to_string())]));

        let positions =
            build_flat_component_schematic_positions(&[(&anchor, &component)], &refs, &generated);
        let pos = positions.get("U1.IC").expect("missing position");
        assert_eq!(pos.at.x, 30.0);
        assert_eq!(pos.at.y, 40.0);
        assert_eq!(pos.at.rot, Some(180.0));
        assert!(!positions.contains_key("U1.IC@U1"));
    }

    #[test]
    fn appends_pcb_sch_comments_block() {
        let content = "Board(\n    name = \"Demo\",\n)\n".to_string();
        let positions = BTreeMap::from([(
            "R1.R".to_string(),
            make_position_comment(
                10.0,
                20.0,
                90.0,
                None,
                None,
                None,
                ImportSchematicTargetKind::Other,
            ),
        )]);

        let out = append_schematic_position_comments(content, &positions, &BTreeMap::new());
        assert!(out.contains("\n\n# pcb:sch R1.R x=100.0000 y=200.0000 rot=270\n"));
    }

    #[test]
    fn appends_pcb_sch_comments_include_mirror_axis() {
        let content = "Board(\n    name = \"Demo\",\n)\n".to_string();
        let positions = BTreeMap::from([(
            "U1.IC".to_string(),
            make_position_comment(
                10.0,
                20.0,
                90.0,
                None,
                None,
                Some("x"),
                ImportSchematicTargetKind::Other,
            ),
        )]);

        let out = append_schematic_position_comments(content, &positions, &BTreeMap::new());
        assert!(out.contains("\n\n# pcb:sch U1.IC x=100.0000 y=200.0000 rot=270 mirror=x\n"));
    }

    #[test]
    fn appends_pcb_sch_comments_ignore_invalid_mirror_axis() {
        let content = "Board(\n    name = \"Demo\",\n)\n".to_string();
        let positions = BTreeMap::from([(
            "U1.IC".to_string(),
            make_position_comment(
                10.0,
                20.0,
                90.0,
                None,
                None,
                Some("z"),
                ImportSchematicTargetKind::Other,
            ),
        )]);

        let out = append_schematic_position_comments(content, &positions, &BTreeMap::new());
        assert!(out.contains("\n\n# pcb:sch U1.IC x=100.0000 y=200.0000 rot=270\n"));
        assert!(!out.contains(" mirror=z"));
    }

    #[test]
    fn appends_pcb_sch_comments_use_symbol_bbox_top_left() {
        let content = "Board(\n    name = \"Demo\",\n)\n".to_string();
        let positions = BTreeMap::from([(
            "U1.IC".to_string(),
            make_position_comment(
                10.0,
                20.0,
                0.0,
                Some(1),
                Some("Demo:TestSymbol"),
                None,
                ImportSchematicTargetKind::Other,
            ),
        )]);

        let schematic_lib_symbols = BTreeMap::from([(
            KiCadLibId::from("Demo:TestSymbol".to_string()),
            r#"(symbol "Demo:TestSymbol"
  (symbol "TestSymbol_0_1"
    (rectangle (start -1 -2) (end 3 4))
  )
)"#
            .to_string(),
        )]);

        let out = append_schematic_position_comments(content, &positions, &schematic_lib_symbols);
        assert!(out.contains("\n\n# pcb:sch U1.IC x=89.0000 y=159.0000 rot=0\n"));
    }

    #[test]
    fn appends_pcb_sch_comments_use_unrotated_symbol_offset_with_rotated_symbol() {
        let content = "Board(\n    name = \"Demo\",\n)\n".to_string();
        let positions = BTreeMap::from([(
            "U1.IC".to_string(),
            make_position_comment(
                50.0,
                75.0,
                90.0,
                Some(1),
                Some("Demo:RotSymbol"),
                None,
                ImportSchematicTargetKind::Other,
            ),
        )]);

        let schematic_lib_symbols = BTreeMap::from([(
            KiCadLibId::from("Demo:RotSymbol".to_string()),
            r#"(symbol "Demo:RotSymbol"
  (symbol "RotSymbol_0_1"
    (rectangle (start -10 -5) (end 10 5))
  )
)"#
            .to_string(),
        )]);

        let out = append_schematic_position_comments(content, &positions, &schematic_lib_symbols);
        assert!(out.contains("\n\n# pcb:sch U1.IC x=399.0000 y=699.0000 rot=270\n"));
    }

    #[test]
    fn appends_pcb_sch_comments_compensate_promoted_resistor_symbol_axis() {
        let content = "Board(\n    name = \"Demo\",\n)\n".to_string();
        let positions = BTreeMap::from([(
            "R166.R".to_string(),
            make_position_comment(
                26.67,
                135.89,
                90.0,
                Some(1),
                Some("Demo:R0402"),
                None,
                ImportSchematicTargetKind::GenericResistor,
            ),
        )]);
        let schematic_lib_symbols = BTreeMap::from([
            (
                KiCadLibId::from("Demo:R0402".to_string()),
                r#"(symbol "Demo:R0402"
  (symbol "R0402_1_1"
    (pin passive line (at 0 0 0) (length 0.635) (name "~") (number "1"))
    (pin passive line (at 5.08 0 180) (length 0.635) (name "~") (number "2"))
  )
)"#
                .to_string(),
            ),
            (
                KiCadLibId::from("Device:R".to_string()),
                r#"(symbol "Device:R"
  (symbol "R_0_1"
    (rectangle (start -1 -2) (end 3 4))
  )
)"#
                .to_string(),
            ),
        ]);

        let out = append_schematic_position_comments(content, &positions, &schematic_lib_symbols);
        assert!(out.contains("\n\n# pcb:sch R166.R x=285.7000 y=1287.1000 rot=180\n"));
    }

    #[test]
    fn appends_pcb_sch_comments_no_passive_axis_compensation_when_already_aligned() {
        let content = "Board(\n    name = \"Demo\",\n)\n".to_string();
        let positions = BTreeMap::from([(
            "R1.R".to_string(),
            make_position_comment(
                10.0,
                20.0,
                90.0,
                Some(1),
                Some("Demo:VertRes"),
                None,
                ImportSchematicTargetKind::GenericResistor,
            ),
        )]);
        let schematic_lib_symbols = BTreeMap::from([(
            KiCadLibId::from("Demo:VertRes".to_string()),
            r#"(symbol "Demo:VertRes"
  (symbol "VertRes_1_1"
    (pin passive line (at 0 3.81 270) (length 1.27) (name "~") (number "1"))
    (pin passive line (at 0 -3.81 90) (length 1.27) (name "~") (number "2"))
  )
)"#
            .to_string(),
        )]);

        let out = append_schematic_position_comments(content, &positions, &schematic_lib_symbols);
        assert!(out.contains("\n\n# pcb:sch R1.R "));
        assert!(out.contains(" rot=270\n"));
    }

    #[test]
    fn appends_pcb_sch_comments_compensate_promoted_resistor_pin_order() {
        let content = "Board(\n    name = \"Demo\",\n)\n".to_string();
        let positions = BTreeMap::from([(
            "R2.R".to_string(),
            make_position_comment(
                26.67,
                135.89,
                90.0,
                Some(1),
                Some("Demo:R0402Reversed"),
                None,
                ImportSchematicTargetKind::GenericResistor,
            ),
        )]);
        let schematic_lib_symbols = BTreeMap::from([
            (
                KiCadLibId::from("Demo:R0402Reversed".to_string()),
                r#"(symbol "Demo:R0402Reversed"
  (symbol "R0402Reversed_1_1"
    (pin passive line (at 5.08 0 180) (length 0.635) (name "~") (number "1"))
    (pin passive line (at 0 0 0) (length 0.635) (name "~") (number "2"))
  )
)"#
                .to_string(),
            ),
            (
                KiCadLibId::from("Device:R".to_string()),
                r#"(symbol "Device:R"
  (symbol "R_0_1"
    (rectangle (start -1 -2) (end 3 4))
  )
)"#
                .to_string(),
            ),
        ]);

        let out = append_schematic_position_comments(content, &positions, &schematic_lib_symbols);
        assert!(out.contains("\n\n# pcb:sch R2.R x=265.7000 y=1307.1000 rot=0\n"));
    }

    #[test]
    fn appends_pcb_sch_comments_compensate_promoted_resistor_with_mirror() {
        let content = "Board(\n    name = \"Demo\",\n)\n".to_string();
        let positions = BTreeMap::from([(
            "R162.R".to_string(),
            make_position_comment(
                40.64,
                63.5,
                0.0,
                Some(1),
                Some("Demo:R0402"),
                Some("y"),
                ImportSchematicTargetKind::GenericResistor,
            ),
        )]);
        let schematic_lib_symbols = BTreeMap::from([
            (
                KiCadLibId::from("Demo:R0402".to_string()),
                r#"(symbol "Demo:R0402"
  (symbol "R0402_1_1"
    (pin passive line (at 0 0 0) (length 0.635) (name "~") (number "1"))
    (pin passive line (at 5.08 0 180) (length 0.635) (name "~") (number "2"))
  )
)"#
                .to_string(),
            ),
            (
                KiCadLibId::from("Device:R".to_string()),
                r#"(symbol "Device:R"
  (symbol "R_0_1"
    (rectangle (start -1 -2) (end 3 4))
  )
)"#
                .to_string(),
            ),
        ]);

        let out = append_schematic_position_comments(content, &positions, &schematic_lib_symbols);
        assert!(out.contains("\n\n# pcb:sch R162.R x=364.6000 y=624.0000 rot=270 mirror=y\n"));
    }
}
