
*** Running vivado
    with args -log system_axi_ad9361_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_ad9361_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_axi_ad9361_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1366.422 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/zc706_ad9361.srcs/sources_1/new/wr_rd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/zc706_ad9361.srcs/sources_1/new/adc_fifo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/zc706_ad9361.srcs/sources_1/bd/system/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado.2021.2/Vivado/2021.2/data/ip'.
Command: synth_design -top system_axi_ad9361_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15092
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1366.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_0_0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/synth/system_axi_ad9361_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_lvds_if' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/xilinx/axi_ad9361_lvds_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_in' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57313]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (2#1) [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57313]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57178]
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (3#1) [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57178]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in' (4#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (5#1) [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71235]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (6#1) [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71235]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out' (7#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_clk' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_data_clk.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55702]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (8#1) [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55702]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (9#1) [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_clk' (10#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_data_clk.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_in__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57300]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (11#1) [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57300]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in__parameterized0' (11#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71221]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (12#1) [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71221]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out__parameterized0' (12#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_lvds_if' (13#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/xilinx/axi_ad9361_lvds_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd_if' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tdd_if.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd_if' (14#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tdd_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_tdd_cntrl' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_tdd_cntrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (15#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (15#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (16#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_tdd_cntrl' (17#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_tdd_cntrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'ad_tdd_control' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_tdd_control.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_addsub' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_addsub.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_d2_reg' and it is trimmed from '25' to '24' bits. [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_addsub.v:99]
INFO: [Synth 8-6155] done synthesizing module 'ad_addsub' (18#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_addsub.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ad_tdd_control' (19#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_tdd_control.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd' (20#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_pnmon' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_pnmon' (21#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon' (22#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_datafmt' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_datafmt' (23#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_dcfilter' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (24#1) [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:26577]
INFO: [Synth 8-6155] done synthesizing module 'ad_dcfilter' (25#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_MULT_MACRO' [G:/vivado.2021.2/Vivado/2021.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:26460]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (26#1) [G:/vivado.2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp.v:26460]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_MULT_MACRO' (27#1) [G:/vivado.2021.2/Vivado/2021.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (28#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_iqcor.v:140]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized0' (28#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_iqcor.v:127]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_loop[0].p1_data_p_reg' and it is trimmed from '34' to '30' bits. [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_iqcor.v:176]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor' (29#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized1' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized1' (29#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized0' (29#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel' (30#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:189]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 48 connections declared, but only 47 given [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel' (31#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' (31#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
WARNING: [Synth 8-693] zero replication count - replication ignored [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_iqcor.v:140]
WARNING: [Synth 8-693] zero replication count - replication ignored [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_iqcor.v:127]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_loop[0].p1_data_p_reg' and it is trimmed from '34' to '30' bits. [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_iqcor.v:176]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor__parameterized0' (31#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized0' (31#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:189]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 48 connections declared, but only 47 given [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized0' (31#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized1' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' (31#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized1' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized1' (31#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:189]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 48 connections declared, but only 47 given [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized1' (31#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized2' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' (31#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized2' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized2' (31#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
WARNING: [Synth 8-7071] port 'up_adc_crc_err' of module 'up_adc_channel' is unconnected for instance 'i_up_adc_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:189]
WARNING: [Synth 8-7023] instance 'i_up_adc_channel' of module 'up_adc_channel' has 48 connections declared, but only 47 given [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized2' (31#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (32#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized2' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized2' (32#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized1' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized1' (32#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (33#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common' (34#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl' (35#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx' (36#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_rx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_2' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_2.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_1' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_sine_cordic' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:79]
WARNING: [Synth 8-693] zero replication count - replication ignored [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:80]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized0' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized1' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized1' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized2' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized2' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized3' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized3' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized4' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized4' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized5' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized5' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized6' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized6' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized7' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized7' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized8' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized8' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized9' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized9' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized10' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized10' (37#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_sine_cordic' (38#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized1' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_MULT_MACRO__parameterized0' [G:/vivado.2021.2/Vivado/2021.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_MULT_MACRO__parameterized0' (38#1) [G:/vivado.2021.2/Vivado/2021.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized1' (38#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_1' (39#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_2' (40#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds_2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (41#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/ad_dds.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized3' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized3' (41#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized3' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:429]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (42#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel' (43#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized3' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:429]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (43#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized0' (43#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized1' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized1' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized3' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:429]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized1' (43#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized1' (43#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized2' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized2' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-689] width (176) of port connection 'd_data_cntrl' does not match port width (177) of module 'up_xfer_cntrl__parameterized3' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:429]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized2' (43#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-7071] port 'dac_mask_enable' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
WARNING: [Synth 8-7071] port 'dac_src_chan_sel' of module 'up_dac_channel' is unconnected for instance 'i_up_dac_channel' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
WARNING: [Synth 8-7023] instance 'i_up_dac_channel' of module 'up_dac_channel' has 41 connections declared, but only 39 given [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:354]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized2' (43#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized4' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized4' (43#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized2' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized2' (43#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (44#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
WARNING: [Synth 8-7071] port 'dac_symb_op' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx.v:374]
WARNING: [Synth 8-7071] port 'dac_symb_8_16b' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx.v:374]
WARNING: [Synth 8-7071] port 'dac_ext_sync_arm' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx.v:374]
WARNING: [Synth 8-7071] port 'dac_ext_sync_disarm' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx.v:374]
WARNING: [Synth 8-7071] port 'dac_ext_sync_manual_req' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx.v:374]
WARNING: [Synth 8-7071] port 'up_dac_r1_mode' of module 'up_dac_common' is unconnected for instance 'i_up_dac_common' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx.v:374]
WARNING: [Synth 8-7023] instance 'i_up_dac_common' of module 'up_dac_common' has 48 connections declared, but only 42 given [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx.v:374]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl__parameterized0' (44#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q0_int_reg was removed.  [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx.v:190]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q1_int_reg was removed.  [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx.v:192]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx' (45#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (46#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361' (47#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/1e62/axi_ad9361.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_0_0' (48#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/synth/system_axi_ad9361_0_0.v:57]
WARNING: [Synth 8-7129] Port up_axi_awaddr[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_awaddr[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[3] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[2] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_wstrb[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_araddr[1] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_axi_araddr[0] in module up_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port delay_clk in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port delay_locked in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[79] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[78] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[77] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[76] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[75] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[74] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[73] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[72] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[71] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[70] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[69] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[68] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[67] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[66] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[65] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[64] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[63] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[62] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[61] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[60] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[59] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[58] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[57] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[56] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[55] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[54] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[53] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[52] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[51] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[50] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[49] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[48] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[47] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[46] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[45] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[44] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[43] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[42] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[41] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[40] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[39] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[38] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[37] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[36] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[35] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[34] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[33] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[32] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[31] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[30] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[29] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[28] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[27] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[26] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[25] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[24] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[23] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[22] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[21] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[20] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[19] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[18] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[17] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[16] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[15] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[14] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[13] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[12] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[11] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[10] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[9] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[8] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[7] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[6] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[5] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[4] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[3] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[2] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[1] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_drdata[0] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_rstn in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_clk in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_wreq in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_waddr[13] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_waddr[12] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_waddr[11] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_waddr[10] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_waddr[9] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_waddr[8] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_waddr[7] in module up_delay_cntrl__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1400.941 ; gain = 34.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1418.859 ; gain = 52.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1418.859 ; gain = 52.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.712 . Memory (MB): peak = 1430.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'inst'
Finished Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'inst'
Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'inst'
Finished Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'inst'
Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'inst'
Finished Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'inst'
Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'inst'
Finished Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'inst'
Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/axi_ad9361_constr.xdc] for cell 'inst'
Finished Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/axi_ad9361_constr.xdc] for cell 'inst'
Parsing XDC File [D:/zc706_ad9361/zc706_ad9361.runs/system_axi_ad9361_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/zc706_ad9361/zc706_ad9361.runs/system_axi_ad9361_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/system_axi_ad9361_0_0_pps_constr.xdc] for cell 'inst'
Finished Parsing XDC File [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/system_axi_ad9361_0_0_pps_constr.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1558.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  DSP48E => DSP48E1: 24 instances
  IBUFGDS => IBUFDS: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1566.461 ; gain = 7.805
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1566.461 ; gain = 200.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1566.461 ; gain = 200.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_sync_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_sync_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_i. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for inst/i_dev_if/enable_up_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_dev_if/enable_up_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_dev_if/txnrx_up_m1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_dev_if/txnrx_up_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_tdd_control/tdd_sync_d1_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_tdd_control/tdd_sync_d2_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/i_tdd/i_tdd_control/tdd_sync_d3_reg. (constraint file  d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_axi_ad9361_0_0/axi_ad9361_constr.xdc, line 2).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/zc706_ad9361/zc706_ad9361.runs/system_axi_ad9361_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1566.461 ; gain = 200.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 1566.461 ; gain = 200.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 8     
	   2 Input   24 Bit       Adders := 22    
	   2 Input   16 Bit       Adders := 28    
	   3 Input   16 Bit       Adders := 4     
	   3 Input   14 Bit       Adders := 192   
	   2 Input   14 Bit       Adders := 8     
	   3 Input   13 Bit       Adders := 96    
	   2 Input    6 Bit       Adders := 24    
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 192   
	   2 Input     13 Bit         XORs := 96    
	   2 Input      1 Bit         XORs := 209   
	   3 Input      1 Bit         XORs := 24    
	   4 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 10    
+---XORs : 
	               12 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	              177 Bit    Registers := 8     
	              144 Bit    Registers := 8     
	               92 Bit    Registers := 2     
	               78 Bit    Registers := 8     
	               65 Bit    Registers := 1     
	               63 Bit    Registers := 2     
	               48 Bit    Registers := 11    
	               44 Bit    Registers := 12    
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 27    
	               30 Bit    Registers := 8     
	               24 Bit    Registers := 167   
	               17 Bit    Registers := 24    
	               16 Bit    Registers := 221   
	               14 Bit    Registers := 242   
	               13 Bit    Registers := 105   
	               12 Bit    Registers := 28    
	                8 Bit    Registers := 35    
	                6 Bit    Registers := 30    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 615   
+---Muxes : 
	   2 Input   65 Bit        Muxes := 2     
	   4 Input   48 Bit        Muxes := 2     
	   2 Input   44 Bit        Muxes := 4     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 11    
	  27 Input   32 Bit        Muxes := 1     
	  30 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 12    
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 44    
	   2 Input   15 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 8     
	   3 Input   13 Bit        Muxes := 16    
	   2 Input   12 Bit        Muxes := 8     
	   5 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 17    
	   3 Input    4 Bit        Muxes := 12    
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 91    
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:00 . Memory (MB): peak = 1566.461 ; gain = 200.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:35 . Memory (MB): peak = 1566.461 ; gain = 200.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:39 . Memory (MB): peak = 1566.461 ; gain = 200.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:06 ; elapsed = 00:02:53 . Memory (MB): peak = 1591.781 ; gain = 225.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:03:09 . Memory (MB): peak = 1598.008 ; gain = 231.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:03:10 . Memory (MB): peak = 1598.008 ; gain = 231.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:03:18 . Memory (MB): peak = 1598.008 ; gain = 231.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:24 ; elapsed = 00:03:18 . Memory (MB): peak = 1598.008 ; gain = 231.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:03:19 . Memory (MB): peak = 1598.008 ; gain = 231.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:03:19 . Memory (MB): peak = 1598.008 ; gain = 231.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_ad9361  | i_tx/i_tx_channel_0/i_dds/dac_dds_data_reg[10]             | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].p1_data_i_reg[15] | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_1/i_dds/dac_dds_data_reg[10]             | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].p1_data_q_reg[15] | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_2/i_dds/dac_dds_data_reg[10]             | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].p1_data_i_reg[15] | 4      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_3/i_dds/dac_dds_data_reg[10]             | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|axi_ad9361  | i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].p1_data_q_reg[15] | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_dp_on_2_comp/out_reg[23]          | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_dp_on_1_comp/out_reg[23]          | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_dp_off_1_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_dp_off_2_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_rx_on_2_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_rx_on_1_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_reg[23]        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_reg[23]        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_tx_on_1_comp/out_reg[23]         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_tx_off_1_comp/out_reg[23]        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_reg[23]        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_rx_on_2_comp/out_reg[23]             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_rx_on_1_comp/out_reg[23]             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_rx_off_1_comp/out_reg[23]            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_rx_off_2_comp/out_reg[23]            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_on_2_comp/out_reg[23]             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_on_1_comp/out_reg[23]             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_off_1_comp/out_reg[23]            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_tdd/i_tdd_control/i_tx_off_2_comp/out_reg[23]            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361  | i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].p1_data_i_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361  | i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].p1_data_q_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361  | i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].p1_data_i_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361  | i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].p1_data_q_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361  | i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].valid_int_reg     | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        24|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E     |    24|
|25    |BUFG       |     1|
|26    |CARRY4     |  1527|
|27    |DSP48E1    |     4|
|28    |IDDR       |     7|
|29    |IDELAYCTRL |     1|
|30    |IDELAYE2   |     7|
|31    |LUT1       |  1789|
|32    |LUT2       |  1501|
|33    |LUT3       |  4632|
|34    |LUT4       |   441|
|35    |LUT5       |   548|
|36    |LUT6       |  1596|
|37    |MUXF7      |    56|
|38    |ODDR       |    10|
|39    |SRL16E     |   638|
|40    |FDCE       |  3829|
|41    |FDPE       |    10|
|42    |FDRE       | 10942|
|43    |FDSE       |   125|
|44    |IBUFDS     |     7|
|45    |IBUFGDS    |     1|
|46    |OBUF       |     2|
|47    |OBUFDS     |     8|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:03:20 . Memory (MB): peak = 1598.008 ; gain = 231.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:00 ; elapsed = 00:03:06 . Memory (MB): peak = 1598.008 ; gain = 83.984
Synthesis Optimization Complete : Time (s): cpu = 00:02:26 ; elapsed = 00:03:20 . Memory (MB): peak = 1598.008 ; gain = 231.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.850 . Memory (MB): peak = 1598.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1651 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1637.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  DSP48E => DSP48E1: 24 instances
  IBUFGDS => IBUFDS: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 8 instances

Synth Design complete, checksum: 2c726756
INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:42 ; elapsed = 00:03:47 . Memory (MB): peak = 1637.551 ; gain = 271.129
INFO: [Common 17-1381] The checkpoint 'D:/zc706_ad9361/zc706_ad9361.runs/system_axi_ad9361_0_0_synth_1/system_axi_ad9361_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.551 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_ad9361_0_0, cache-ID = cadd28e7f7fbc945
INFO: [Coretcl 2-1174] Renamed 285 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/zc706_ad9361/zc706_ad9361.runs/system_axi_ad9361_0_0_synth_1/system_axi_ad9361_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1637.551 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_axi_ad9361_0_0_utilization_synth.rpt -pb system_axi_ad9361_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 17:25:29 2025...
