Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Jan 25 18:19:25 2018
| Host         : Promero running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -warn_on_violation -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 95 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.860        0.000                      0                  196        0.089        0.000                      0                  196        2.000        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK_I                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_div    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_div    {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_div_1  {0.000 16.000}       32.000          31.250          
  clkfbout_clk_div_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_div         33.860        0.000                      0                  196        0.171        0.000                      0                  196       19.500        0.000                       0                    97  
  clkfbout_clk_div                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_div_1       25.862        0.000                      0                  196        0.171        0.000                      0                  196       15.500        0.000                       0                    97  
  clkfbout_clk_div_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_div_1  clk_out1_clk_div          1.860        0.000                      0                  196        0.089        0.000                      0                  196  
clk_out1_clk_div    clk_out1_clk_div_1        1.860        0.000                      0                  196        0.089        0.000                      0                  196  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       33.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 2.513ns (45.960%)  route 2.955ns (54.040%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.294     4.132    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124     4.256 r  vga_green_reg[5]_i_1/O
                         net (fo=6, routed)           0.586     4.842    vga_green_reg[5]_i_1_n_0
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.553    38.721    pxl_clk
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[4]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.082    39.226    
    SLICE_X42Y68         FDSE (Setup_fdse_C_S)       -0.524    38.702    vga_green_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.702    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 33.860    

Slack (MET) :             33.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green_reg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 2.513ns (45.960%)  route 2.955ns (54.040%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.294     4.132    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124     4.256 r  vga_green_reg[5]_i_1/O
                         net (fo=6, routed)           0.586     4.842    vga_green_reg[5]_i_1_n_0
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.553    38.721    pxl_clk
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[5]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.082    39.226    
    SLICE_X42Y68         FDSE (Setup_fdse_C_S)       -0.524    38.702    vga_green_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.702    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 33.860    

Slack (MET) :             33.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332     4.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644     4.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    38.799    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 33.860    

Slack (MET) :             33.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332     4.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644     4.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    38.799    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 33.860    

Slack (MET) :             33.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332     4.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644     4.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    38.799    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 33.860    

Slack (MET) :             33.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332     4.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644     4.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    38.799    vga_red_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 33.860    

Slack (MET) :             33.881ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 2.513ns (46.117%)  route 2.936ns (53.883%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322     4.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.539     4.823    vga_blue_reg[4]_i_1_n_0
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X42Y67         FDSE (Setup_fdse_C_S)       -0.524    38.704    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 33.881    

Slack (MET) :             33.881ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 2.513ns (46.117%)  route 2.936ns (53.883%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322     4.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.539     4.823    vga_blue_reg[4]_i_1_n_0
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[4]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X42Y67         FDSE (Setup_fdse_C_S)       -0.524    38.704    vga_blue_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 33.881    

Slack (MET) :             33.923ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 2.513ns (45.704%)  route 2.985ns (54.296%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 38.720 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322     4.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.588     4.873    vga_blue_reg[4]_i_1_n_0
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.552    38.720    pxl_clk
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588    39.307    
                         clock uncertainty           -0.082    39.225    
    SLICE_X43Y69         FDSE (Setup_fdse_C_S)       -0.429    38.796    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.796    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                 33.923    

Slack (MET) :             33.923ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 2.513ns (45.704%)  route 2.985ns (54.296%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 38.720 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322     4.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.588     4.873    vga_blue_reg[4]_i_1_n_0
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.552    38.720    pxl_clk
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.588    39.307    
                         clock uncertainty           -0.082    39.225    
    SLICE_X43Y69         FDSE (Setup_fdse_C_S)       -0.429    38.796    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.796    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                 33.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.477    pxl_clk
    SLICE_X43Y64         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.116    -0.220    h_sync_reg
    SLICE_X43Y62         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.709    pxl_clk
    SLICE_X43Y62         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.248    -0.461    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.070    -0.391    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.392%)  route 0.156ns (45.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.579    -0.482    pxl_clk
    SLICE_X37Y68         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.156    -0.185    box_y_reg_reg[6]
    SLICE_X38Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.140 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.140    box_y_dir_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.846    -0.717    pxl_clk
    SLICE_X38Y69         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.248    -0.469    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.120    -0.349    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.268ns (76.946%)  route 0.080ns (23.054%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.580    -0.481    pxl_clk
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.080    -0.259    box_y_reg_reg[2]
    SLICE_X37Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.132 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.132    box_y_reg_reg[0]_i_1_n_4
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.848    -0.715    pxl_clk
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.234    -0.481    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.105    -0.376    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[4]/Q
                         net (fo=6, routed)           0.091    -0.223    box_x_reg_reg[4]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.094 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    box_x_reg_reg[4]_i_1_n_6
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.712    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.233    -0.479    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.134    -0.345    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[8]/Q
                         net (fo=6, routed)           0.091    -0.223    box_x_reg_reg[8]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.094 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    box_x_reg_reg[8]_i_1_n_6
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.234    -0.479    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.134    -0.345    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.708%)  route 0.173ns (45.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.580    -0.481    pxl_clk
    SLICE_X38Y67         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  h_cntr_reg_reg[5]/Q
                         net (fo=13, routed)          0.173    -0.144    p_0_in[4]
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.099 r  vga_red_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.099    vga_red_reg[4]_i_2_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/C
                         clock pessimism              0.268    -0.445    
    SLICE_X43Y67         FDSE (Hold_fdse_C_D)         0.092    -0.353    vga_red_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.801%)  route 0.213ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X37Y64         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.213    -0.125    v_sync_reg
    SLICE_X42Y62         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.709    pxl_clk
    SLICE_X42Y62         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.268    -0.441    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.059    -0.382    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.477    pxl_clk
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  box_cntr_reg_reg[7]/Q
                         net (fo=2, routed)           0.118    -0.218    box_cntr_reg_reg[7]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.110 r  box_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    box_cntr_reg_reg[4]_i_1_n_4
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.853    -0.710    pxl_clk
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/C
                         clock pessimism              0.233    -0.477    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.105    -0.372    box_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.902%)  route 0.103ns (26.098%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[10]/Q
                         net (fo=6, routed)           0.103    -0.211    box_x_reg_reg[10]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.082 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    box_x_reg_reg[8]_i_1_n_4
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.234    -0.479    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.134    -0.345    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.293ns (73.890%)  route 0.104ns (26.110%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[6]/Q
                         net (fo=6, routed)           0.104    -0.211    box_x_reg_reg[6]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.082 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    box_x_reg_reg[4]_i_1_n_4
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.712    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.233    -0.479    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.134    -0.345    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y62     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y66     box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y66     box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y66     box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y62     box_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y67     box_cntr_reg_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y67     box_cntr_reg_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y67     box_cntr_reg_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y68     box_cntr_reg_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y68     box_y_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y68     box_y_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y68     box_y_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y68     h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y68     h_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y68     h_cntr_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y66     v_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y68     v_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y68     v_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y62     box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y66     box_cntr_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y66     box_cntr_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y66     box_cntr_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y66     box_cntr_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y66     box_cntr_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y66     box_cntr_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y62     box_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y67     box_cntr_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y67     box_cntr_reg_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div_1
  To Clock:  clk_out1_clk_div_1

Setup :            0  Failing Endpoints,  Worst Slack       25.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.862ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_green_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_div_1 rise@32.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 2.513ns (45.960%)  route 2.955ns (54.040%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 30.721 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.294     4.132    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124     4.256 r  vga_green_reg[5]_i_1/O
                         net (fo=6, routed)           0.586     4.842    vga_green_reg[5]_i_1_n_0
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    27.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    29.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.553    30.721    pxl_clk
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[4]/C
                         clock pessimism              0.588    31.308    
                         clock uncertainty           -0.080    31.228    
    SLICE_X42Y68         FDSE (Setup_fdse_C_S)       -0.524    30.704    vga_green_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         30.704    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 25.862    

Slack (MET) :             25.862ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_green_reg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_div_1 rise@32.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 2.513ns (45.960%)  route 2.955ns (54.040%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 30.721 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.294     4.132    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124     4.256 r  vga_green_reg[5]_i_1/O
                         net (fo=6, routed)           0.586     4.842    vga_green_reg[5]_i_1_n_0
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    27.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    29.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.553    30.721    pxl_clk
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[5]/C
                         clock pessimism              0.588    31.308    
                         clock uncertainty           -0.080    31.228    
    SLICE_X42Y68         FDSE (Setup_fdse_C_S)       -0.524    30.704    vga_green_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         30.704    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 25.862    

Slack (MET) :             25.863ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_div_1 rise@32.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 30.723 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332     4.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644     4.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    27.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    29.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    30.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.588    31.310    
                         clock uncertainty           -0.080    31.230    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    30.801    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         30.801    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 25.863    

Slack (MET) :             25.863ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_div_1 rise@32.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 30.723 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332     4.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644     4.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    27.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    29.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    30.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.588    31.310    
                         clock uncertainty           -0.080    31.230    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    30.801    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         30.801    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 25.863    

Slack (MET) :             25.863ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_div_1 rise@32.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 30.723 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332     4.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644     4.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    27.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    29.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    30.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.588    31.310    
                         clock uncertainty           -0.080    31.230    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    30.801    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         30.801    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 25.863    

Slack (MET) :             25.863ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_red_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_div_1 rise@32.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 30.723 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332     4.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644     4.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    27.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    29.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    30.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/C
                         clock pessimism              0.588    31.310    
                         clock uncertainty           -0.080    31.230    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    30.801    vga_red_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         30.801    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 25.863    

Slack (MET) :             25.883ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_div_1 rise@32.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 2.513ns (46.117%)  route 2.936ns (53.883%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 30.723 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322     4.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.539     4.823    vga_blue_reg[4]_i_1_n_0
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    27.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    29.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    30.723    pxl_clk
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588    31.310    
                         clock uncertainty           -0.080    31.230    
    SLICE_X42Y67         FDSE (Setup_fdse_C_S)       -0.524    30.706    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         30.706    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 25.883    

Slack (MET) :             25.883ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_blue_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_div_1 rise@32.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 2.513ns (46.117%)  route 2.936ns (53.883%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 30.723 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322     4.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.539     4.823    vga_blue_reg[4]_i_1_n_0
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    27.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    29.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    30.723    pxl_clk
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[4]/C
                         clock pessimism              0.588    31.310    
                         clock uncertainty           -0.080    31.230    
    SLICE_X42Y67         FDSE (Setup_fdse_C_S)       -0.524    30.706    vga_blue_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         30.706    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 25.883    

Slack (MET) :             25.926ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_div_1 rise@32.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 2.513ns (45.704%)  route 2.985ns (54.296%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 30.720 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322     4.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.588     4.873    vga_blue_reg[4]_i_1_n_0
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    27.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    29.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.552    30.720    pxl_clk
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588    31.307    
                         clock uncertainty           -0.080    31.227    
    SLICE_X43Y69         FDSE (Setup_fdse_C_S)       -0.429    30.798    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         30.798    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                 25.926    

Slack (MET) :             25.926ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_div_1 rise@32.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 2.513ns (45.704%)  route 2.985ns (54.296%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 30.720 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.626    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.108 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499     0.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124     0.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     0.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000     1.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556     1.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302     2.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000     2.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020     3.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     3.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322     4.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.588     4.873    vga_blue_reg[4]_i_1_n_0
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    27.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    29.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.552    30.720    pxl_clk
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.588    31.307    
                         clock uncertainty           -0.080    31.227    
    SLICE_X43Y69         FDSE (Setup_fdse_C_S)       -0.429    30.798    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         30.798    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                 25.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.477    pxl_clk
    SLICE_X43Y64         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.116    -0.220    h_sync_reg
    SLICE_X43Y62         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.709    pxl_clk
    SLICE_X43Y62         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.248    -0.461    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.070    -0.391    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.392%)  route 0.156ns (45.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.579    -0.482    pxl_clk
    SLICE_X37Y68         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.156    -0.185    box_y_reg_reg[6]
    SLICE_X38Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.140 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.140    box_y_dir_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.846    -0.717    pxl_clk
    SLICE_X38Y69         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.248    -0.469    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.120    -0.349    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.268ns (76.946%)  route 0.080ns (23.054%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.580    -0.481    pxl_clk
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.080    -0.259    box_y_reg_reg[2]
    SLICE_X37Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.132 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.132    box_y_reg_reg[0]_i_1_n_4
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.848    -0.715    pxl_clk
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.234    -0.481    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.105    -0.376    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[4]/Q
                         net (fo=6, routed)           0.091    -0.223    box_x_reg_reg[4]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.094 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    box_x_reg_reg[4]_i_1_n_6
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.712    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.233    -0.479    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.134    -0.345    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[8]/Q
                         net (fo=6, routed)           0.091    -0.223    box_x_reg_reg[8]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.094 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    box_x_reg_reg[8]_i_1_n_6
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.234    -0.479    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.134    -0.345    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_red_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.708%)  route 0.173ns (45.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.580    -0.481    pxl_clk
    SLICE_X38Y67         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  h_cntr_reg_reg[5]/Q
                         net (fo=13, routed)          0.173    -0.144    p_0_in[4]
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.099 r  vga_red_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.099    vga_red_reg[4]_i_2_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/C
                         clock pessimism              0.268    -0.445    
    SLICE_X43Y67         FDSE (Hold_fdse_C_D)         0.092    -0.353    vga_red_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.801%)  route 0.213ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X37Y64         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.213    -0.125    v_sync_reg
    SLICE_X42Y62         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.709    pxl_clk
    SLICE_X42Y62         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.268    -0.441    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.059    -0.382    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.477    pxl_clk
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  box_cntr_reg_reg[7]/Q
                         net (fo=2, routed)           0.118    -0.218    box_cntr_reg_reg[7]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.110 r  box_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    box_cntr_reg_reg[4]_i_1_n_4
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.853    -0.710    pxl_clk
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/C
                         clock pessimism              0.233    -0.477    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.105    -0.372    box_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.902%)  route 0.103ns (26.098%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[10]/Q
                         net (fo=6, routed)           0.103    -0.211    box_x_reg_reg[10]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.082 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    box_x_reg_reg[8]_i_1_n_4
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.234    -0.479    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.134    -0.345    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.293ns (73.890%)  route 0.104ns (26.110%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[6]/Q
                         net (fo=6, routed)           0.104    -0.211    box_x_reg_reg[6]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.082 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    box_x_reg_reg[4]_i_1_n_4
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.712    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.233    -0.479    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.134    -0.345    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         32.000      29.845     BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         32.000      30.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X41Y62     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X41Y66     box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X41Y66     box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X41Y66     box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X41Y62     box_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X41Y67     box_cntr_reg_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X41Y67     box_cntr_reg_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X41Y67     box_cntr_reg_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y62     box_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y62     box_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y68     box_cntr_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y62     box_cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X38Y64     box_x_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X38Y64     box_x_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X38Y64     box_x_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X37Y68     box_y_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X37Y68     box_y_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X37Y68     box_y_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y66     box_cntr_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y66     box_cntr_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y66     box_cntr_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y67     box_cntr_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y67     box_cntr_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y67     box_cntr_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y67     box_cntr_reg_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X38Y65     box_x_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X38Y65     box_x_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X38Y66     h_cntr_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div_1
  To Clock:  clkfbout_clk_div_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div_1
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        1.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_green_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@32.000ns)
  Data Path Delay:        5.468ns  (logic 2.513ns (45.960%)  route 2.955ns (54.040%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 31.374 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    29.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    31.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    31.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499    32.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124    32.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000    32.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556    33.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302    34.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000    34.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020    35.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124    35.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.294    36.132    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124    36.256 r  vga_green_reg[5]_i_1/O
                         net (fo=6, routed)           0.586    36.842    vga_green_reg[5]_i_1_n_0
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.553    38.721    pxl_clk
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[4]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.082    39.226    
    SLICE_X42Y68         FDSE (Setup_fdse_C_S)       -0.524    38.702    vga_green_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.702    
                         arrival time                         -36.842    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_green_reg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@32.000ns)
  Data Path Delay:        5.468ns  (logic 2.513ns (45.960%)  route 2.955ns (54.040%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 31.374 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    29.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    31.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    31.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499    32.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124    32.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000    32.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556    33.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302    34.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000    34.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020    35.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124    35.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.294    36.132    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124    36.256 r  vga_green_reg[5]_i_1/O
                         net (fo=6, routed)           0.586    36.842    vga_green_reg[5]_i_1_n_0
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.553    38.721    pxl_clk
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[5]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.082    39.226    
    SLICE_X42Y68         FDSE (Setup_fdse_C_S)       -0.524    38.702    vga_green_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.702    
                         arrival time                         -36.842    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@32.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 31.374 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    29.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    31.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    31.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499    32.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124    32.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000    32.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556    33.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302    34.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000    34.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020    35.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124    35.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332    36.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    36.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644    36.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    38.799    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                         -36.939    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@32.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 31.374 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    29.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    31.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    31.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499    32.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124    32.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000    32.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556    33.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302    34.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000    34.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020    35.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124    35.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332    36.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    36.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644    36.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    38.799    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                         -36.939    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@32.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 31.374 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    29.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    31.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    31.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499    32.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124    32.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000    32.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556    33.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302    34.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000    34.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020    35.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124    35.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332    36.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    36.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644    36.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    38.799    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                         -36.939    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_red_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@32.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 31.374 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    29.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    31.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    31.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499    32.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124    32.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000    32.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556    33.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302    34.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000    34.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020    35.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124    35.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332    36.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    36.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644    36.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429    38.799    vga_red_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                         -36.939    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@32.000ns)
  Data Path Delay:        5.449ns  (logic 2.513ns (46.117%)  route 2.936ns (53.883%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 31.374 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    29.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    31.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    31.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499    32.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124    32.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000    32.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556    33.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302    34.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000    34.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020    35.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124    35.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322    36.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    36.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.539    36.823    vga_blue_reg[4]_i_1_n_0
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X42Y67         FDSE (Setup_fdse_C_S)       -0.524    38.704    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -36.823    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_blue_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@32.000ns)
  Data Path Delay:        5.449ns  (logic 2.513ns (46.117%)  route 2.936ns (53.883%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 38.723 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 31.374 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    29.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    31.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    31.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499    32.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124    32.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000    32.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556    33.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302    34.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000    34.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020    35.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124    35.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322    36.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    36.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.539    36.823    vga_blue_reg[4]_i_1_n_0
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    38.723    pxl_clk
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[4]/C
                         clock pessimism              0.588    39.310    
                         clock uncertainty           -0.082    39.228    
    SLICE_X42Y67         FDSE (Setup_fdse_C_S)       -0.524    38.704    vga_blue_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                         -36.823    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@32.000ns)
  Data Path Delay:        5.498ns  (logic 2.513ns (45.704%)  route 2.985ns (54.296%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 38.720 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 31.374 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    29.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    31.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    31.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499    32.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124    32.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000    32.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556    33.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302    34.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000    34.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020    35.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124    35.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322    36.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    36.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.588    36.873    vga_blue_reg[4]_i_1_n_0
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.552    38.720    pxl_clk
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588    39.307    
                         clock uncertainty           -0.082    39.225    
    SLICE_X43Y69         FDSE (Setup_fdse_C_S)       -0.429    38.796    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.796    
                         arrival time                         -36.873    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@32.000ns)
  Data Path Delay:        5.498ns  (logic 2.513ns (45.704%)  route 2.985ns (54.296%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 38.720 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 31.374 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    32.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    29.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    31.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518    31.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499    32.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124    32.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000    32.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556    33.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302    34.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000    34.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020    35.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124    35.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322    36.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    36.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.588    36.873    vga_blue_reg[4]_i_1_n_0
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.552    38.720    pxl_clk
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.588    39.307    
                         clock uncertainty           -0.082    39.225    
    SLICE_X43Y69         FDSE (Setup_fdse_C_S)       -0.429    38.796    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.796    
                         arrival time                         -36.873    
  -------------------------------------------------------------------
                         slack                                  1.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.477    pxl_clk
    SLICE_X43Y64         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.116    -0.220    h_sync_reg
    SLICE_X43Y62         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.709    pxl_clk
    SLICE_X43Y62         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.248    -0.461    
                         clock uncertainty            0.082    -0.379    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.070    -0.309    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.392%)  route 0.156ns (45.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.579    -0.482    pxl_clk
    SLICE_X37Y68         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.156    -0.185    box_y_reg_reg[6]
    SLICE_X38Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.140 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.140    box_y_dir_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.846    -0.717    pxl_clk
    SLICE_X38Y69         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.248    -0.469    
                         clock uncertainty            0.082    -0.387    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.120    -0.267    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.268ns (76.946%)  route 0.080ns (23.054%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.580    -0.481    pxl_clk
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.080    -0.259    box_y_reg_reg[2]
    SLICE_X37Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.132 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.132    box_y_reg_reg[0]_i_1_n_4
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.848    -0.715    pxl_clk
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.234    -0.481    
                         clock uncertainty            0.082    -0.399    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.105    -0.294    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[4]/Q
                         net (fo=6, routed)           0.091    -0.223    box_x_reg_reg[4]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.094 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    box_x_reg_reg[4]_i_1_n_6
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.712    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.233    -0.479    
                         clock uncertainty            0.082    -0.397    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.134    -0.263    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[8]/Q
                         net (fo=6, routed)           0.091    -0.223    box_x_reg_reg[8]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.094 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    box_x_reg_reg[8]_i_1_n_6
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.234    -0.479    
                         clock uncertainty            0.082    -0.397    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.134    -0.263    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            vga_red_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.708%)  route 0.173ns (45.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.580    -0.481    pxl_clk
    SLICE_X38Y67         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  h_cntr_reg_reg[5]/Q
                         net (fo=13, routed)          0.173    -0.144    p_0_in[4]
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.099 r  vga_red_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.099    vga_red_reg[4]_i_2_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/C
                         clock pessimism              0.268    -0.445    
                         clock uncertainty            0.082    -0.363    
    SLICE_X43Y67         FDSE (Hold_fdse_C_D)         0.092    -0.271    vga_red_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.801%)  route 0.213ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X37Y64         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.213    -0.125    v_sync_reg
    SLICE_X42Y62         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.709    pxl_clk
    SLICE_X42Y62         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.268    -0.441    
                         clock uncertainty            0.082    -0.359    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.059    -0.300    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.477    pxl_clk
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  box_cntr_reg_reg[7]/Q
                         net (fo=2, routed)           0.118    -0.218    box_cntr_reg_reg[7]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.110 r  box_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    box_cntr_reg_reg[4]_i_1_n_4
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.853    -0.710    pxl_clk
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/C
                         clock pessimism              0.233    -0.477    
                         clock uncertainty            0.082    -0.395    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.105    -0.290    box_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.902%)  route 0.103ns (26.098%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[10]/Q
                         net (fo=6, routed)           0.103    -0.211    box_x_reg_reg[10]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.082 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    box_x_reg_reg[8]_i_1_n_4
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.234    -0.479    
                         clock uncertainty            0.082    -0.397    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.134    -0.263    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.293ns (73.890%)  route 0.104ns (26.110%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[6]/Q
                         net (fo=6, routed)           0.104    -0.211    box_x_reg_reg[6]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.082 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    box_x_reg_reg[4]_i_1_n_4
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.712    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.233    -0.479    
                         clock uncertainty            0.082    -0.397    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.134    -0.263    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div_1

Setup :            0  Failing Endpoints,  Worst Slack        1.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div_1 rise@128.000ns - clk_out1_clk_div rise@120.000ns)
  Data Path Delay:        5.468ns  (logic 2.513ns (45.960%)  route 2.955ns (54.040%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 126.721 - 128.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 119.374 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   120.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   115.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   117.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   117.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733   119.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518   119.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499   120.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124   120.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000   120.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000   121.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556   121.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302   122.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000   122.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020   123.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124   123.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.294   124.132    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124   124.256 r  vga_green_reg[5]_i_1/O
                         net (fo=6, routed)           0.586   124.842    vga_green_reg[5]_i_1_n_0
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   128.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   130.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   123.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   125.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   125.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.553   126.721    pxl_clk
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[4]/C
                         clock pessimism              0.588   127.308    
                         clock uncertainty           -0.082   127.226    
    SLICE_X42Y68         FDSE (Setup_fdse_C_S)       -0.524   126.702    vga_green_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        126.702    
                         arrival time                        -124.842    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green_reg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div_1 rise@128.000ns - clk_out1_clk_div rise@120.000ns)
  Data Path Delay:        5.468ns  (logic 2.513ns (45.960%)  route 2.955ns (54.040%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 126.721 - 128.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 119.374 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   120.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   115.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   117.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   117.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733   119.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518   119.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499   120.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124   120.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000   120.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000   121.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556   121.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302   122.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000   122.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020   123.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124   123.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.294   124.132    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124   124.256 r  vga_green_reg[5]_i_1/O
                         net (fo=6, routed)           0.586   124.842    vga_green_reg[5]_i_1_n_0
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   128.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   130.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   123.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   125.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   125.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.553   126.721    pxl_clk
    SLICE_X42Y68         FDSE                                         r  vga_green_reg_reg[5]/C
                         clock pessimism              0.588   127.308    
                         clock uncertainty           -0.082   127.226    
    SLICE_X42Y68         FDSE (Setup_fdse_C_S)       -0.524   126.702    vga_green_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        126.702    
                         arrival time                        -124.842    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div_1 rise@128.000ns - clk_out1_clk_div rise@120.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 126.723 - 128.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 119.374 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   120.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   115.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   117.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   117.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733   119.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518   119.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499   120.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124   120.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000   120.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000   121.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556   121.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302   122.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000   122.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020   123.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124   123.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332   124.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124   124.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644   124.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   128.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   130.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   123.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   125.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   125.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555   126.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.588   127.310    
                         clock uncertainty           -0.082   127.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429   126.799    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        126.799    
                         arrival time                        -124.939    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div_1 rise@128.000ns - clk_out1_clk_div rise@120.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 126.723 - 128.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 119.374 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   120.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   115.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   117.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   117.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733   119.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518   119.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499   120.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124   120.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000   120.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000   121.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556   121.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302   122.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000   122.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020   123.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124   123.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332   124.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124   124.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644   124.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   128.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   130.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   123.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   125.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   125.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555   126.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.588   127.310    
                         clock uncertainty           -0.082   127.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429   126.799    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        126.799    
                         arrival time                        -124.939    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div_1 rise@128.000ns - clk_out1_clk_div rise@120.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 126.723 - 128.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 119.374 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   120.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   115.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   117.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   117.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733   119.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518   119.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499   120.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124   120.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000   120.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000   121.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556   121.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302   122.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000   122.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020   123.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124   123.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332   124.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124   124.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644   124.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   128.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   130.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   123.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   125.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   125.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555   126.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.588   127.310    
                         clock uncertainty           -0.082   127.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429   126.799    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        126.799    
                         arrival time                        -124.939    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div_1 rise@128.000ns - clk_out1_clk_div rise@120.000ns)
  Data Path Delay:        5.564ns  (logic 2.513ns (45.163%)  route 3.051ns (54.837%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 126.723 - 128.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 119.374 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   120.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   115.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   117.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   117.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733   119.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518   119.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499   120.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124   120.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000   120.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000   121.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556   121.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302   122.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000   122.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020   123.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124   123.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.332   124.170    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124   124.294 r  vga_red_reg[4]_i_1/O
                         net (fo=5, routed)           0.644   124.939    vga_red_reg[4]_i_1_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   128.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   130.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   123.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   125.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   125.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555   126.723    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/C
                         clock pessimism              0.588   127.310    
                         clock uncertainty           -0.082   127.228    
    SLICE_X43Y67         FDSE (Setup_fdse_C_S)       -0.429   126.799    vga_red_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        126.799    
                         arrival time                        -124.939    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div_1 rise@128.000ns - clk_out1_clk_div rise@120.000ns)
  Data Path Delay:        5.449ns  (logic 2.513ns (46.117%)  route 2.936ns (53.883%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 126.723 - 128.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 119.374 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   120.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   115.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   117.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   117.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733   119.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518   119.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499   120.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124   120.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000   120.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000   121.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556   121.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302   122.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000   122.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020   123.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124   123.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322   124.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124   124.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.539   124.823    vga_blue_reg[4]_i_1_n_0
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   128.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   130.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   123.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   125.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   125.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555   126.723    pxl_clk
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588   127.310    
                         clock uncertainty           -0.082   127.228    
    SLICE_X42Y67         FDSE (Setup_fdse_C_S)       -0.524   126.704    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        126.704    
                         arrival time                        -124.823    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div_1 rise@128.000ns - clk_out1_clk_div rise@120.000ns)
  Data Path Delay:        5.449ns  (logic 2.513ns (46.117%)  route 2.936ns (53.883%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 126.723 - 128.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 119.374 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   120.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   115.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   117.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   117.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733   119.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518   119.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499   120.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124   120.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000   120.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000   121.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556   121.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302   122.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000   122.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020   123.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124   123.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322   124.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124   124.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.539   124.823    vga_blue_reg[4]_i_1_n_0
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   128.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   130.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   123.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   125.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   125.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555   126.723    pxl_clk
    SLICE_X42Y67         FDSE                                         r  vga_blue_reg_reg[4]/C
                         clock pessimism              0.588   127.310    
                         clock uncertainty           -0.082   127.228    
    SLICE_X42Y67         FDSE (Setup_fdse_C_S)       -0.524   126.704    vga_blue_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        126.704    
                         arrival time                        -124.823    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div_1 rise@128.000ns - clk_out1_clk_div rise@120.000ns)
  Data Path Delay:        5.498ns  (logic 2.513ns (45.704%)  route 2.985ns (54.296%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 126.720 - 128.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 119.374 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   120.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   115.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   117.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   117.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733   119.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518   119.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499   120.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124   120.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000   120.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000   121.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556   121.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302   122.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000   122.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020   123.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124   123.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322   124.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124   124.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.588   124.873    vga_blue_reg[4]_i_1_n_0
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   128.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   130.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   123.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   125.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   125.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.552   126.720    pxl_clk
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588   127.307    
                         clock uncertainty           -0.082   127.225    
    SLICE_X43Y69         FDSE (Setup_fdse_C_S)       -0.429   126.796    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        126.796    
                         arrival time                        -124.873    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div_1 rise@128.000ns - clk_out1_clk_div rise@120.000ns)
  Data Path Delay:        5.498ns  (logic 2.513ns (45.704%)  route 2.985ns (54.296%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 126.720 - 128.000 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 119.374 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   120.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.776    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   115.780 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   117.540    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   117.641 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733   119.374    pxl_clk
    SLICE_X38Y63         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518   119.892 f  box_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.499   120.391    box_x_reg_reg[3]
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.124   120.515 r  vga_red_reg[4]_i_92/O
                         net (fo=1, routed)           0.000   120.515    vga_red_reg[4]_i_92_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   121.065 r  vga_red_reg_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000   121.065    vga_red_reg_reg[4]_i_86_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   121.304 r  vga_red_reg_reg[4]_i_66/O[2]
                         net (fo=1, routed)           0.556   121.861    vga_red_reg_reg[4]_i_66_n_5
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.302   122.163 r  vga_red_reg[4]_i_41/O
                         net (fo=1, routed)           0.000   122.163    vga_red_reg[4]_i_41_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.695 r  vga_red_reg_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           1.020   123.714    vga_red_reg_reg[4]_i_11_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124   123.838 r  vga_red_reg[4]_i_3/O
                         net (fo=3, routed)           0.322   124.160    vga_red_reg[4]_i_3_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124   124.284 r  vga_blue_reg[4]_i_1/O
                         net (fo=5, routed)           0.588   124.873    vga_blue_reg[4]_i_1_n_0
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   128.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   130.583    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   123.478 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   125.077    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   125.168 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          1.552   126.720    pxl_clk
    SLICE_X43Y69         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.588   127.307    
                         clock uncertainty           -0.082   127.225    
    SLICE_X43Y69         FDSE (Setup_fdse_C_S)       -0.429   126.796    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        126.796    
                         arrival time                        -124.873    
  -------------------------------------------------------------------
                         slack                                  1.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.477    pxl_clk
    SLICE_X43Y64         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.116    -0.220    h_sync_reg
    SLICE_X43Y62         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.709    pxl_clk
    SLICE_X43Y62         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.248    -0.461    
                         clock uncertainty            0.082    -0.379    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.070    -0.309    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.392%)  route 0.156ns (45.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.579    -0.482    pxl_clk
    SLICE_X37Y68         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.156    -0.185    box_y_reg_reg[6]
    SLICE_X38Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.140 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.140    box_y_dir_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.846    -0.717    pxl_clk
    SLICE_X38Y69         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.248    -0.469    
                         clock uncertainty            0.082    -0.387    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.120    -0.267    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.268ns (76.946%)  route 0.080ns (23.054%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.580    -0.481    pxl_clk
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.080    -0.259    box_y_reg_reg[2]
    SLICE_X37Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.132 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.132    box_y_reg_reg[0]_i_1_n_4
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.848    -0.715    pxl_clk
    SLICE_X37Y67         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.234    -0.481    
                         clock uncertainty            0.082    -0.399    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.105    -0.294    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[4]/Q
                         net (fo=6, routed)           0.091    -0.223    box_x_reg_reg[4]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.094 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    box_x_reg_reg[4]_i_1_n_6
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.712    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.233    -0.479    
                         clock uncertainty            0.082    -0.397    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.134    -0.263    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[8]/Q
                         net (fo=6, routed)           0.091    -0.223    box_x_reg_reg[8]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.094 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    box_x_reg_reg[8]_i_1_n_6
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.234    -0.479    
                         clock uncertainty            0.082    -0.397    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.134    -0.263    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.708%)  route 0.173ns (45.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.580    -0.481    pxl_clk
    SLICE_X38Y67         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  h_cntr_reg_reg[5]/Q
                         net (fo=13, routed)          0.173    -0.144    p_0_in[4]
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.099 r  vga_red_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.099    vga_red_reg[4]_i_2_n_0
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X43Y67         FDSE                                         r  vga_red_reg_reg[4]/C
                         clock pessimism              0.268    -0.445    
                         clock uncertainty            0.082    -0.363    
    SLICE_X43Y67         FDSE (Hold_fdse_C_D)         0.092    -0.271    vga_red_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.801%)  route 0.213ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X37Y64         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.213    -0.125    v_sync_reg
    SLICE_X42Y62         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.709    pxl_clk
    SLICE_X42Y62         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.268    -0.441    
                         clock uncertainty            0.082    -0.359    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.059    -0.300    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.477    pxl_clk
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  box_cntr_reg_reg[7]/Q
                         net (fo=2, routed)           0.118    -0.218    box_cntr_reg_reg[7]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.110 r  box_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    box_cntr_reg_reg[4]_i_1_n_4
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.853    -0.710    pxl_clk
    SLICE_X41Y63         FDRE                                         r  box_cntr_reg_reg[7]/C
                         clock pessimism              0.233    -0.477    
                         clock uncertainty            0.082    -0.395    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.105    -0.290    box_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.902%)  route 0.103ns (26.098%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[10]/Q
                         net (fo=6, routed)           0.103    -0.211    box_x_reg_reg[10]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.082 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    box_x_reg_reg[8]_i_1_n_4
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.713    pxl_clk
    SLICE_X38Y65         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.234    -0.479    
                         clock uncertainty            0.082    -0.397    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.134    -0.263    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.293ns (73.890%)  route 0.104ns (26.110%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.479    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  box_x_reg_reg[6]/Q
                         net (fo=6, routed)           0.104    -0.211    box_x_reg_reg[6]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.082 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    box_x_reg_reg[4]_i_1_n_4
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.712    pxl_clk
    SLICE_X38Y64         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.233    -0.479    
                         clock uncertainty            0.082    -0.397    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.134    -0.263    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.180    





