name: FMC
description: Flexible memory controller
groupName: FMC
registers:
  - name: FMC_BCR1
    displayName: FMC_BCR1
    description: SRAM/NOR Flash chip-select control register for memory region 1
    addressOffset: 0
    size: 32
    resetValue: 12507
    resetMask: 4294967295
    fields:
      - name: MBKEN
        description: Memory region enable bit
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding memory region is disabled
            value: 0
          - name: B_0x1
            description: Corresponding memory region is enabled
            value: 1
      - name: MUXEN
        description: Address/data multiplexing enable bit
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Address/Data non-multiplexed
            value: 0
          - name: B_0x1
            description: Address/Data multiplexed on databus (default after reset)
            value: 1
      - name: MTYP
        description: Memory type
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM/ FRAM (default after reset for memory region 2...4)
            value: 0
          - name: B_0x1
            description: PSRAM (CRAM)/FRAM
            value: 1
          - name: B_0x2
            description: NOR Flash/OneNAND Flash (default after reset for memory region 1)
            value: 2
      - name: MWID
        description: Memory data bus width
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits (default after reset)
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: FACCEN
        description: Flash memory access enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding NOR Flash memory access is disabled
            value: 0
          - name: B_0x1
            description: Corresponding NOR Flash memory access is enabled (default after reset)
            value: 1
      - name: BURSTEN
        description: Burst enable bit
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Burst mode disabled (default after reset). Read accesses are performed in asynchronous mode.
            value: 0
          - name: B_0x1
            description: Burst mode enable. Read accesses are performed in synchronous mode.
            value: 1
      - name: WAITPOL
        description: Wait signal polarity bit
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT active low (default after reset),
            value: 0
          - name: B_0x1
            description: NWAIT active high.
            value: 1
      - name: WAITCFG
        description: Wait timing configuration
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal active one data cycle before wait state (default after reset),
            value: 0
          - name: B_0x1
            description: NWAIT signal active during wait state (not used for PSRAM).
            value: 1
      - name: WREN
        description: Write enable bit
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations to the memory region by the FMC disabled. An AXI slave error is reported,
            value: 0
          - name: B_0x1
            description: Write operations to the memory region by the FMC enabled (default after reset).
            value: 1
      - name: WAITEN
        description: Wait enable bit
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal disabled (its level not taken into account, no wait state inserted after the programmed Flash latency period)
            value: 0
          - name: B_0x1
            description: NWAIT signal enabled (its level is taken into account after the programmed latency period to insert wait states if asserted) (default after reset)
            value: 1
      - name: EXTMOD
        description: Extended mode enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Values inside FMC_BWTR register not taken into account (default after reset)
            value: 0
          - name: B_0x1
            description: Values inside FMC_BWTR register taken into account
            value: 1
      - name: ASYNCWAIT
        description: Wait signal during asynchronous transfers
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal not taken in to account during asynchronous transfers (default after reset)
            value: 0
          - name: B_0x1
            description: NWAIT signal taken in to account during asynchronous transfers
            value: 1
      - name: CPSIZE
        description: CRAM page size
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No burst split when crossing page boundary. (default after reset).
            value: 0
          - name: B_0x1
            description: 128 bytes
            value: 1
          - name: B_0x2
            description: 256 bytes
            value: 2
          - name: B_0x3
            description: 512 bytes
            value: 3
          - name: B_0x4
            description: 1024 bytes
            value: 4
      - name: CBURSTRW
        description: Write burst enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are always performed in asynchronous mode
            value: 0
          - name: B_0x1
            description: Write operations are performed in synchronous mode.
            value: 1
      - name: CSCOUNT0
        description: Chip Select (CS) counter
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled
            value: 0
          - name: B_0x1
            description: NEx deasserted after fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: NEx deasserted after 64 fmc_ker_ck clock cycles
            value: 2
          - name: B_0x3
            description: NEx deasserted after 256 fmc_ker_ck clock cycles
            value: 3
      - name: NBLSET
        description: Byte lane (NBL) setup
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NBL setup time is 0 fmc_ker_ck clock cycle.
            value: 0
          - name: B_0x1
            description: NBL setup time is 1 fmc_ker_ck clock cycle.
            value: 1
          - name: B_0x2
            description: NBL setup time is 2 fmc_ker_ck clock cycles.
            value: 2
          - name: B_0x3
            description: NBL setup time is 3 fmc_ker_ck clock cycles.
            value: 3
  - name: FMC_BTR1
    displayName: FMC_BTR1
    description: SRAM/NOR Flash chip-select timing registers for memory region 1
    addressOffset: 4
    size: 32
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0 * fmc_ker_ck clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration =1 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1 * fmc_ker_ck clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2 * fmc_ker_ck clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255 * fmc_ker_ck clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 * fmc_ker_ck clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 * fmc_ker_ck clock cycles added (default value after reset)
            value: 15
      - name: CLKDIV
        description: Clock divide ratio (for FMC_CLK signal)
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC_CLK period= 1x fmc_ker_ck period
            value: 0
          - name: B_0x1
            description: FMC_CLK period = 2   fmc_ker_ck periods
            value: 1
          - name: B_0x2
            description: FMC_CLK period = 3   fmc_ker_ck periods
            value: 2
          - name: B_0xF
            description: FMC_CLK period = 16   fmc_ker_ck periods (default value after reset)
            value: 15
      - name: DATLAT
        description: Data latency for synchronous memory (see note below bit descriptions)
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data latency of 2 FMC_CLK clock cycles for first burst access
            value: 0
          - name: B_0xF
            description: Data latency of 17 FMC_CLK clock cycles for first burst access (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data Hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 0 (default, read)/1 (default, write)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 1 (read)/2 (write)
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 2 (read)/3 (write)
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 3 (read)/4 (write)
            value: 3
  - name: FMC_BCR2
    displayName: FMC_BCR2
    description: SRAM/NOR Flash chip-select control register for memory region 2
    addressOffset: 8
    size: 32
    resetValue: 12498
    resetMask: 4294967295
    fields:
      - name: MBKEN
        description: Memory region enable bit
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding memory region is disabled
            value: 0
          - name: B_0x1
            description: Corresponding memory region is enabled
            value: 1
      - name: MUXEN
        description: Address/data multiplexing enable bit
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Address/Data non-multiplexed
            value: 0
          - name: B_0x1
            description: Address/Data multiplexed on databus (default after reset)
            value: 1
      - name: MTYP
        description: Memory type
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM/ FRAM (default after reset for memory region 2...4)
            value: 0
          - name: B_0x1
            description: PSRAM (CRAM)/FRAM
            value: 1
          - name: B_0x2
            description: NOR Flash/OneNAND Flash (default after reset for memory region 1)
            value: 2
      - name: MWID
        description: Memory data bus width
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits (default after reset)
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: FACCEN
        description: Flash memory access enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding NOR Flash memory access is disabled
            value: 0
          - name: B_0x1
            description: Corresponding NOR Flash memory access is enabled (default after reset)
            value: 1
      - name: BURSTEN
        description: Burst enable bit
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Burst mode disabled (default after reset). Read accesses are performed in asynchronous mode.
            value: 0
          - name: B_0x1
            description: Burst mode enable. Read accesses are performed in synchronous mode.
            value: 1
      - name: WAITPOL
        description: Wait signal polarity bit
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT active low (default after reset),
            value: 0
          - name: B_0x1
            description: NWAIT active high.
            value: 1
      - name: WAITCFG
        description: Wait timing configuration
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal active one data cycle before wait state (default after reset),
            value: 0
          - name: B_0x1
            description: NWAIT signal active during wait state (not used for PSRAM).
            value: 1
      - name: WREN
        description: Write enable bit
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations to the memory region by the FMC disabled. An AXI slave error is reported,
            value: 0
          - name: B_0x1
            description: Write operations to the memory region by the FMC enabled (default after reset).
            value: 1
      - name: WAITEN
        description: Wait enable bit
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal disabled (its level not taken into account, no wait state inserted after the programmed Flash latency period)
            value: 0
          - name: B_0x1
            description: NWAIT signal enabled (its level is taken into account after the programmed latency period to insert wait states if asserted) (default after reset)
            value: 1
      - name: EXTMOD
        description: Extended mode enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Values inside FMC_BWTR register not taken into account (default after reset)
            value: 0
          - name: B_0x1
            description: Values inside FMC_BWTR register taken into account
            value: 1
      - name: ASYNCWAIT
        description: Wait signal during asynchronous transfers
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal not taken in to account during asynchronous transfers (default after reset)
            value: 0
          - name: B_0x1
            description: NWAIT signal taken in to account during asynchronous transfers
            value: 1
      - name: CPSIZE
        description: CRAM page size
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No burst split when crossing page boundary. (default after reset).
            value: 0
          - name: B_0x1
            description: 128 bytes
            value: 1
          - name: B_0x2
            description: 256 bytes
            value: 2
          - name: B_0x3
            description: 512 bytes
            value: 3
          - name: B_0x4
            description: 1024 bytes
            value: 4
      - name: CBURSTRW
        description: Write burst enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are always performed in asynchronous mode
            value: 0
          - name: B_0x1
            description: Write operations are performed in synchronous mode.
            value: 1
      - name: CSCOUNT0
        description: Chip Select (CS) counter
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled
            value: 0
          - name: B_0x1
            description: NEx deasserted after fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: NEx deasserted after 64 fmc_ker_ck clock cycles
            value: 2
          - name: B_0x3
            description: NEx deasserted after 256 fmc_ker_ck clock cycles
            value: 3
      - name: NBLSET
        description: Byte lane (NBL) setup
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NBL setup time is 0 fmc_ker_ck clock cycle.
            value: 0
          - name: B_0x1
            description: NBL setup time is 1 fmc_ker_ck clock cycle.
            value: 1
          - name: B_0x2
            description: NBL setup time is 2 fmc_ker_ck clock cycles.
            value: 2
          - name: B_0x3
            description: NBL setup time is 3 fmc_ker_ck clock cycles.
            value: 3
  - name: FMC_BTR2
    displayName: FMC_BTR2
    description: SRAM/NOR Flash chip-select timing registers for memory region 2
    addressOffset: 12
    size: 32
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0 * fmc_ker_ck clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration =1 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1 * fmc_ker_ck clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2 * fmc_ker_ck clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255 * fmc_ker_ck clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 * fmc_ker_ck clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 * fmc_ker_ck clock cycles added (default value after reset)
            value: 15
      - name: CLKDIV
        description: Clock divide ratio (for FMC_CLK signal)
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC_CLK period= 1x fmc_ker_ck period
            value: 0
          - name: B_0x1
            description: FMC_CLK period = 2   fmc_ker_ck periods
            value: 1
          - name: B_0x2
            description: FMC_CLK period = 3   fmc_ker_ck periods
            value: 2
          - name: B_0xF
            description: FMC_CLK period = 16   fmc_ker_ck periods (default value after reset)
            value: 15
      - name: DATLAT
        description: Data latency for synchronous memory (see note below bit descriptions)
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data latency of 2 FMC_CLK clock cycles for first burst access
            value: 0
          - name: B_0xF
            description: Data latency of 17 FMC_CLK clock cycles for first burst access (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data Hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 0 (default, read)/1 (default, write)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 1 (read)/2 (write)
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 2 (read)/3 (write)
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 3 (read)/4 (write)
            value: 3
  - name: FMC_BCR3
    displayName: FMC_BCR3
    description: SRAM/NOR Flash chip-select control register for memory region 3
    addressOffset: 16
    size: 32
    resetValue: 12498
    resetMask: 4294967295
    fields:
      - name: MBKEN
        description: Memory region enable bit
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding memory region is disabled
            value: 0
          - name: B_0x1
            description: Corresponding memory region is enabled
            value: 1
      - name: MUXEN
        description: Address/data multiplexing enable bit
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Address/Data non-multiplexed
            value: 0
          - name: B_0x1
            description: Address/Data multiplexed on databus (default after reset)
            value: 1
      - name: MTYP
        description: Memory type
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM/ FRAM (default after reset for memory region 2...4)
            value: 0
          - name: B_0x1
            description: PSRAM (CRAM)/FRAM
            value: 1
          - name: B_0x2
            description: NOR Flash/OneNAND Flash (default after reset for memory region 1)
            value: 2
      - name: MWID
        description: Memory data bus width
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits (default after reset)
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: FACCEN
        description: Flash memory access enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding NOR Flash memory access is disabled
            value: 0
          - name: B_0x1
            description: Corresponding NOR Flash memory access is enabled (default after reset)
            value: 1
      - name: BURSTEN
        description: Burst enable bit
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Burst mode disabled (default after reset). Read accesses are performed in asynchronous mode.
            value: 0
          - name: B_0x1
            description: Burst mode enable. Read accesses are performed in synchronous mode.
            value: 1
      - name: WAITPOL
        description: Wait signal polarity bit
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT active low (default after reset),
            value: 0
          - name: B_0x1
            description: NWAIT active high.
            value: 1
      - name: WAITCFG
        description: Wait timing configuration
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal active one data cycle before wait state (default after reset),
            value: 0
          - name: B_0x1
            description: NWAIT signal active during wait state (not used for PSRAM).
            value: 1
      - name: WREN
        description: Write enable bit
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations to the memory region by the FMC disabled. An AXI slave error is reported,
            value: 0
          - name: B_0x1
            description: Write operations to the memory region by the FMC enabled (default after reset).
            value: 1
      - name: WAITEN
        description: Wait enable bit
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal disabled (its level not taken into account, no wait state inserted after the programmed Flash latency period)
            value: 0
          - name: B_0x1
            description: NWAIT signal enabled (its level is taken into account after the programmed latency period to insert wait states if asserted) (default after reset)
            value: 1
      - name: EXTMOD
        description: Extended mode enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Values inside FMC_BWTR register not taken into account (default after reset)
            value: 0
          - name: B_0x1
            description: Values inside FMC_BWTR register taken into account
            value: 1
      - name: ASYNCWAIT
        description: Wait signal during asynchronous transfers
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal not taken in to account during asynchronous transfers (default after reset)
            value: 0
          - name: B_0x1
            description: NWAIT signal taken in to account during asynchronous transfers
            value: 1
      - name: CPSIZE
        description: CRAM page size
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No burst split when crossing page boundary. (default after reset).
            value: 0
          - name: B_0x1
            description: 128 bytes
            value: 1
          - name: B_0x2
            description: 256 bytes
            value: 2
          - name: B_0x3
            description: 512 bytes
            value: 3
          - name: B_0x4
            description: 1024 bytes
            value: 4
      - name: CBURSTRW
        description: Write burst enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are always performed in asynchronous mode
            value: 0
          - name: B_0x1
            description: Write operations are performed in synchronous mode.
            value: 1
      - name: CSCOUNT0
        description: Chip Select (CS) counter
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled
            value: 0
          - name: B_0x1
            description: NEx deasserted after fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: NEx deasserted after 64 fmc_ker_ck clock cycles
            value: 2
          - name: B_0x3
            description: NEx deasserted after 256 fmc_ker_ck clock cycles
            value: 3
      - name: NBLSET
        description: Byte lane (NBL) setup
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NBL setup time is 0 fmc_ker_ck clock cycle.
            value: 0
          - name: B_0x1
            description: NBL setup time is 1 fmc_ker_ck clock cycle.
            value: 1
          - name: B_0x2
            description: NBL setup time is 2 fmc_ker_ck clock cycles.
            value: 2
          - name: B_0x3
            description: NBL setup time is 3 fmc_ker_ck clock cycles.
            value: 3
  - name: FMC_BTR3
    displayName: FMC_BTR3
    description: SRAM/NOR Flash chip-select timing registers for memory region 3
    addressOffset: 20
    size: 32
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0 * fmc_ker_ck clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration =1 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1 * fmc_ker_ck clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2 * fmc_ker_ck clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255 * fmc_ker_ck clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 * fmc_ker_ck clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 * fmc_ker_ck clock cycles added (default value after reset)
            value: 15
      - name: CLKDIV
        description: Clock divide ratio (for FMC_CLK signal)
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC_CLK period= 1x fmc_ker_ck period
            value: 0
          - name: B_0x1
            description: FMC_CLK period = 2   fmc_ker_ck periods
            value: 1
          - name: B_0x2
            description: FMC_CLK period = 3   fmc_ker_ck periods
            value: 2
          - name: B_0xF
            description: FMC_CLK period = 16   fmc_ker_ck periods (default value after reset)
            value: 15
      - name: DATLAT
        description: Data latency for synchronous memory (see note below bit descriptions)
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data latency of 2 FMC_CLK clock cycles for first burst access
            value: 0
          - name: B_0xF
            description: Data latency of 17 FMC_CLK clock cycles for first burst access (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data Hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 0 (default, read)/1 (default, write)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 1 (read)/2 (write)
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 2 (read)/3 (write)
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 3 (read)/4 (write)
            value: 3
  - name: FMC_BCR4
    displayName: FMC_BCR4
    description: SRAM/NOR Flash chip-select control register for memory region 4
    addressOffset: 24
    size: 32
    resetValue: 12498
    resetMask: 4294967295
    fields:
      - name: MBKEN
        description: Memory region enable bit
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding memory region is disabled
            value: 0
          - name: B_0x1
            description: Corresponding memory region is enabled
            value: 1
      - name: MUXEN
        description: Address/data multiplexing enable bit
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Address/Data non-multiplexed
            value: 0
          - name: B_0x1
            description: Address/Data multiplexed on databus (default after reset)
            value: 1
      - name: MTYP
        description: Memory type
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM/ FRAM (default after reset for memory region 2...4)
            value: 0
          - name: B_0x1
            description: PSRAM (CRAM)/FRAM
            value: 1
          - name: B_0x2
            description: NOR Flash/OneNAND Flash (default after reset for memory region 1)
            value: 2
      - name: MWID
        description: Memory data bus width
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits (default after reset)
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: FACCEN
        description: Flash memory access enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding NOR Flash memory access is disabled
            value: 0
          - name: B_0x1
            description: Corresponding NOR Flash memory access is enabled (default after reset)
            value: 1
      - name: BURSTEN
        description: Burst enable bit
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Burst mode disabled (default after reset). Read accesses are performed in asynchronous mode.
            value: 0
          - name: B_0x1
            description: Burst mode enable. Read accesses are performed in synchronous mode.
            value: 1
      - name: WAITPOL
        description: Wait signal polarity bit
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT active low (default after reset),
            value: 0
          - name: B_0x1
            description: NWAIT active high.
            value: 1
      - name: WAITCFG
        description: Wait timing configuration
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal active one data cycle before wait state (default after reset),
            value: 0
          - name: B_0x1
            description: NWAIT signal active during wait state (not used for PSRAM).
            value: 1
      - name: WREN
        description: Write enable bit
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations to the memory region by the FMC disabled. An AXI slave error is reported,
            value: 0
          - name: B_0x1
            description: Write operations to the memory region by the FMC enabled (default after reset).
            value: 1
      - name: WAITEN
        description: Wait enable bit
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal disabled (its level not taken into account, no wait state inserted after the programmed Flash latency period)
            value: 0
          - name: B_0x1
            description: NWAIT signal enabled (its level is taken into account after the programmed latency period to insert wait states if asserted) (default after reset)
            value: 1
      - name: EXTMOD
        description: Extended mode enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Values inside FMC_BWTR register not taken into account (default after reset)
            value: 0
          - name: B_0x1
            description: Values inside FMC_BWTR register taken into account
            value: 1
      - name: ASYNCWAIT
        description: Wait signal during asynchronous transfers
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NWAIT signal not taken in to account during asynchronous transfers (default after reset)
            value: 0
          - name: B_0x1
            description: NWAIT signal taken in to account during asynchronous transfers
            value: 1
      - name: CPSIZE
        description: CRAM page size
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No burst split when crossing page boundary. (default after reset).
            value: 0
          - name: B_0x1
            description: 128 bytes
            value: 1
          - name: B_0x2
            description: 256 bytes
            value: 2
          - name: B_0x3
            description: 512 bytes
            value: 3
          - name: B_0x4
            description: 1024 bytes
            value: 4
      - name: CBURSTRW
        description: Write burst enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write operations are always performed in asynchronous mode
            value: 0
          - name: B_0x1
            description: Write operations are performed in synchronous mode.
            value: 1
      - name: CSCOUNT0
        description: Chip Select (CS) counter
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled
            value: 0
          - name: B_0x1
            description: NEx deasserted after fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: NEx deasserted after 64 fmc_ker_ck clock cycles
            value: 2
          - name: B_0x3
            description: NEx deasserted after 256 fmc_ker_ck clock cycles
            value: 3
      - name: NBLSET
        description: Byte lane (NBL) setup
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NBL setup time is 0 fmc_ker_ck clock cycle.
            value: 0
          - name: B_0x1
            description: NBL setup time is 1 fmc_ker_ck clock cycle.
            value: 1
          - name: B_0x2
            description: NBL setup time is 2 fmc_ker_ck clock cycles.
            value: 2
          - name: B_0x3
            description: NBL setup time is 3 fmc_ker_ck clock cycles.
            value: 3
  - name: FMC_BTR4
    displayName: FMC_BTR4
    description: SRAM/NOR Flash chip-select timing registers for memory region 4
    addressOffset: 28
    size: 32
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0 * fmc_ker_ck clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration =1 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1 * fmc_ker_ck clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2 * fmc_ker_ck clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255 * fmc_ker_ck clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 * fmc_ker_ck clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 * fmc_ker_ck clock cycles added (default value after reset)
            value: 15
      - name: CLKDIV
        description: Clock divide ratio (for FMC_CLK signal)
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC_CLK period= 1x fmc_ker_ck period
            value: 0
          - name: B_0x1
            description: FMC_CLK period = 2   fmc_ker_ck periods
            value: 1
          - name: B_0x2
            description: FMC_CLK period = 3   fmc_ker_ck periods
            value: 2
          - name: B_0xF
            description: FMC_CLK period = 16   fmc_ker_ck periods (default value after reset)
            value: 15
      - name: DATLAT
        description: Data latency for synchronous memory (see note below bit descriptions)
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Data latency of 2 FMC_CLK clock cycles for first burst access
            value: 0
          - name: B_0xF
            description: Data latency of 17 FMC_CLK clock cycles for first burst access (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data Hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 0 (default, read)/1 (default, write)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 1 (read)/2 (write)
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 2 (read)/3 (write)
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = fmc_ker_ck clock cycle * 3 (read)/4 (write)
            value: 3
  - name: FMC_CFGR
    displayName: FMC_CFGR
    description: FMC common configuration register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CLKDIV
        description: Clock divide ratio (for FMC_CLK signal)
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC_CLK period= 1x fmc_ker_ck period
            value: 0
          - name: B_0x1
            description: FMC_CLK period = 2   fmc_ker_ck periods
            value: 1
          - name: B_0x2
            description: FMC_CLK period = 3   fmc_ker_ck periods
            value: 2
          - name: B_0xF
            description: FMC_CLK period = 16   fmc_ker_ck periods (default value after reset)
            value: 15
      - name: CCLKEN
        description: Continuous clock enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The FMC_CLK is only generated during the synchronous memory access (read/write transaction). The FMC_CLK clock ratio is defined by the programmed CLKDIV value in the FMC_BCRx register (default after reset).
            value: 0
          - name: B_0x1
            description: The FMC_CLK is generated continuously during asynchronous and synchronous access.
            value: 1
      - name: BMAP0
        description: FMC memory region mapping
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Default mapping (refer to Table 132)
            value: 0
          - name: B_0x1
            description: Devices are remapped (refer to Table 133)
            value: 1
      - name: BMAP1
        description: FMC memory region mapping
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Default mapping (refer to Table 132)
            value: 0
          - name: B_0x1
            description: Devices are remapped (refer to Table 133)
            value: 1
      - name: FMCEN
        description: FMC controller enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC controller disabled
            value: 0
          - name: B_0x1
            description: FMC controller enabled
            value: 1
  - name: FMC_PCR
    displayName: FMC_PCR
    description: NAND Flash programmable control register
    addressOffset: 128
    size: 32
    resetValue: 523784
    resetMask: 4294967295
    fields:
      - name: PWAITEN
        description: Wait feature enable bit
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: disabled (default)
            value: 0
          - name: B_0x1
            description: enabled
            value: 1
      - name: PBKEN
        description: NAND Flash memory region enable bit
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Corresponding memory region is disabled (default after reset)
            value: 0
          - name: B_0x1
            description: Corresponding memory region is enabled.
            value: 1
      - name: PWID
        description: Data bus width
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits (default after reset).
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
      - name: ECCEN
        description: ECC computation logic enable bit
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ECC logic is disabled and reset (default after reset),
            value: 0
          - name: B_0x1
            description: ECC logic is enabled.
            value: 1
      - name: ECCALG
        description: ECC algorithm
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Hamming code is selected (default).
            value: 0
          - name: B_0x1
            description: BCH code is selected.
            value: 1
      - name: TCLR
        description: CLE to RE delay.
        bitOffset: 9
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 * fmc_ker_ck cycle
            value: 0
          - name: B_0xF
            description: 16 * fmc_ker_ck cycles (default)
            value: 15
      - name: TAR
        description: ALE to RE delay.
        bitOffset: 13
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 * fmc_ker_ck cycle
            value: 0
          - name: B_0xF
            description: 16 * fmc_ker_ck cycles (default)
            value: 15
      - name: ECCSS
        description: ECC sector size (used to access spare area)
        bitOffset: 17
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 256 bytes
            value: 0
          - name: B_0x1
            description: 512 bytes
            value: 1
          - name: B_0x2
            description: 1024 bytes
            value: 2
          - name: B_0x3
            description: 2048 bytes (default)
            value: 3
          - name: B_0x4
            description: 4096 bytes
            value: 4
      - name: BCHECC
        description: BCH error correction capability
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 4-bit BCH (4-bit error correction and 8-bit error detection per 512 bytes)
            value: 0
          - name: B_0x1
            description: 8-bit BCH (8-bit error correction and 16-bit error detection per 512 bytes)
            value: 1
      - name: WEN
        description: Write enable
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Read access enabled
            value: 0
          - name: B_0x1
            description: Write access enabled
            value: 1
  - name: FMC_SR
    displayName: FMC_SR
    description: FMC status register
    addressOffset: 132
    size: 32
    resetValue: 83
    resetMask: 4294967295
    fields:
      - name: ISOST
        description: FMC isolation state with respect to the AXI interface
        bitOffset: 0
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: FMC is not isolated; AXI transactions are treated by the FMC and its controllers.
            value: 0
          - name: B_0x1
            description: FMC has been enabled (FMCEN = 1) and waits for the end of pending AXI transactions (which leads to error responses) before going to non-isolated state.
            value: 1
          - name: B_0x2
            description: FMC has been disabled (FMCEN = 0) and waits for the end of pending AXI transactions before going to isolation state.
            value: 2
          - name: B_0x3
            description: FMC is isolated from its AXI interface. All AXI requests lead to error responses.
            value: 3
      - name: PEF
        description: Pipe Empty Flag
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: NWRF
        description: NAND write request flag
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: NAND Flash write requests are pending
            value: 0
          - name: B_0x1
            description: No NAND Flash write requests pending
            value: 1
  - name: FMC_PMEM
    displayName: FMC_PMEM
    description: FMC common memory space timing register
    addressOffset: 136
    size: 32
    resetValue: 168430090
    resetMask: 4294967295
    fields:
      - name: MEMSET
        description: Common memory setup time
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 * fmc_ker_ck cycles
            value: 0
          - name: B_0x1
            description: 2 * fmc_ker_ck cycles
            value: 1
          - name: B_0xFF
            description: 256 * fmc_ker_ck cycles
            value: 255
      - name: MEMWAIT
        description: Common memory wait time
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 * fmc_ker_ck cycles (+ wait cycle introduced by deasserting NWAIT)
            value: 0
          - name: B_0x1
            description: 2 * fmc_ker_ck cycles (+ wait cycle introduced by deasserting NWAIT)
            value: 1
          - name: B_0xFF
            description: 256 * fmc_ker_ck cycles (+ wait cycle introduced by deasserting NWAIT)
            value: 255
      - name: MEMHOLD
        description: Common memory hold time
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 * fmc_ker_ck cycle
            value: 0
          - name: B_0x1
            description: 2 * fmc_ker_ck cycles
            value: 1
          - name: B_0xFF
            description: 256 * fmc_ker_ck cycles
            value: 255
      - name: MEMHIZ
        description: Common memory data bus Hi-Z time
        bitOffset: 24
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 * fmc_ker_ck cycle
            value: 0
          - name: B_0x1
            description: 2 * fmc_ker_ck cycles
            value: 1
          - name: B_0xFF
            description: 256 * fmc_ker_ck cycles
            value: 255
  - name: FMC_PATT
    displayName: FMC_PATT
    description: FMC attribute memory space timing registers
    addressOffset: 140
    size: 32
    resetValue: 168430090
    resetMask: 4294967295
    fields:
      - name: ATTSET
        description: Attribute memory setup time
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 * fmc_ker_ck cycle
            value: 0
          - name: B_0x1
            description: 2 * fmc_ker_ck cycle
            value: 1
          - name: B_0xFF
            description: 256 * fmc_ker_ck cycles.
            value: 255
      - name: ATTWAIT
        description: Attribute memory wait time
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 * fmc_ker_ck cycle (+ wait cycle introduced by deassertion of NWAIT)
            value: 0
          - name: B_0x1
            description: 2 * fmc_ker_ck cycles (+ wait cycle introduced by deassertion of NWAIT)
            value: 1
          - name: B_0xFF
            description: 256 * fmc_ker_ck cycles (+ wait cycle introduced by deasserting NWAIT)
            value: 255
      - name: ATTHOLD
        description: Attribute memory hold time
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 * fmc_ker_ck cycle
            value: 0
          - name: B_0x1
            description: 2 * fmc_ker_ck cycle
            value: 1
          - name: B_0xFF
            description: 256 * fmc_ker_ck cycles.
            value: 255
      - name: ATTHIZ
        description: Attribute memory data bus Hi-Z time
        bitOffset: 24
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 * fmc_ker_ck cycle
            value: 0
          - name: B_0x1
            description: 2 * fmc_ker_ck cycle
            value: 1
          - name: B_0xFF
            description: 256 * fmc_ker_ck cycles
            value: 255
  - name: FMC_HPR
    displayName: FMC_HPR
    description: FMC Hamming parity result registers
    addressOffset: 144
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPR
        description: Hamming parity result
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: FMC_HECCR
    displayName: FMC_HECCR
    description: FMC Hamming code ECC result register
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HECC
        description: ECC result
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: FMC_BWTR1
    displayName: FMC_BWTR1
    description: SRAM/NOR-Flash write timing registers for memory region 1
    addressOffset: 260
    size: 32
    resetValue: 1048575
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration.
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0 * fmc_ker_ck clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration.
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration = 1 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration.
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1 * fmc_ker_ck clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2 * fmc_ker_ck clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255 * fmc_ker_ck clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 * fmc_ker_ck clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 * fmc_ker_ck clock cycles added (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode.
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data Hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1 * fmc_ker_ck clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4 * fmc_ker_ck clock cycle
            value: 3
  - name: FMC_BWTR2
    displayName: FMC_BWTR2
    description: SRAM/NOR-Flash write timing registers for memory region 2
    addressOffset: 268
    size: 32
    resetValue: 1048575
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration.
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0 * fmc_ker_ck clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration.
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration = 1 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration.
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1 * fmc_ker_ck clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2 * fmc_ker_ck clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255 * fmc_ker_ck clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 * fmc_ker_ck clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 * fmc_ker_ck clock cycles added (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode.
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data Hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1 * fmc_ker_ck clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4 * fmc_ker_ck clock cycle
            value: 3
  - name: FMC_BWTR3
    displayName: FMC_BWTR3
    description: SRAM/NOR-Flash write timing registers for memory region 3
    addressOffset: 276
    size: 32
    resetValue: 1048575
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration.
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0 * fmc_ker_ck clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration.
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration = 1 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration.
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1 * fmc_ker_ck clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2 * fmc_ker_ck clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255 * fmc_ker_ck clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 * fmc_ker_ck clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 * fmc_ker_ck clock cycles added (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode.
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data Hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1 * fmc_ker_ck clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4 * fmc_ker_ck clock cycle
            value: 3
  - name: FMC_BWTR4
    displayName: FMC_BWTR4
    description: SRAM/NOR-Flash write timing registers for memory region 4
    addressOffset: 284
    size: 32
    resetValue: 1048575
    resetMask: 4294967295
    fields:
      - name: ADDSET
        description: Address setup phase duration.
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDSET phase duration = 0 * fmc_ker_ck clock cycle
            value: 0
          - name: B_0xF
            description: ADDSET phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: ADDHLD
        description: Address-hold phase duration.
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: ADDHLD phase duration = 1 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: ADDHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0xF
            description: ADDHLD phase duration = 15 * fmc_ker_ck clock cycles (default value after reset)
            value: 15
      - name: DATAST
        description: Data-phase duration.
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: DATAST phase duration = 1 * fmc_ker_ck clock cycles
            value: 1
          - name: B_0x2
            description: DATAST phase duration = 2 * fmc_ker_ck clock cycles
            value: 2
          - name: B_0xFF
            description: DATAST phase duration = 255 * fmc_ker_ck clock cycles (default value after reset)
            value: 255
      - name: BUSTURN
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BUSTURN phase duration = 1 * fmc_ker_ck clock cycle added
            value: 0
          - name: B_0xF
            description: BUSTURN phase duration = 16 * fmc_ker_ck clock cycles added (default value after reset)
            value: 15
      - name: ACCMOD
        description: Access mode.
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access mode A
            value: 0
          - name: B_0x1
            description: Access mode B
            value: 1
          - name: B_0x2
            description: Access mode C
            value: 2
          - name: B_0x3
            description: Access mode D
            value: 3
      - name: DATAHLD
        description: Data Hold phase duration
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DATAHLD phase duration = 1 * fmc_ker_ck clock cycle (default)
            value: 0
          - name: B_0x1
            description: DATAHLD phase duration = 2 * fmc_ker_ck clock cycle
            value: 1
          - name: B_0x2
            description: DATAHLD phase duration = 3 * fmc_ker_ck clock cycle
            value: 2
          - name: B_0x3
            description: DATAHLD phase duration = 4 * fmc_ker_ck clock cycle
            value: 3
  - name: FMC_SDCR1
    displayName: FMC_SDCR1
    description: SDRAM control registers for SDRAM device 1
    addressOffset: 320
    size: 32
    resetValue: 720
    resetMask: 4294967295
    fields:
      - name: NC
        description: Number of column address bits
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 9 bits
            value: 1
          - name: B_0x2
            description: 10 bits
            value: 2
          - name: B_0x3
            description: 11 bits.
            value: 3
      - name: NR
        description: Number of row address bits
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 11 bit
            value: 0
          - name: B_0x1
            description: 12 bits
            value: 1
          - name: B_0x2
            description: 13 bits
            value: 2
      - name: MWID
        description: Memory data bus width.
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: NB
        description: Number of banks
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Two banks
            value: 0
          - name: B_0x1
            description: Four banks
            value: 1
      - name: CAS
        description: CAS Latency
        bitOffset: 7
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: 1 cycle
            value: 1
          - name: B_0x2
            description: 2 cycles
            value: 2
          - name: B_0x3
            description: 3 cycles
            value: 3
      - name: WP
        description: Write protection
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write accesses allowed
            value: 0
          - name: B_0x1
            description: Write accesses ignored
            value: 1
      - name: SDCLK
        description: SDRAM clock configuration
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDCLK clock disabled
            value: 0
          - name: B_0x1
            description: SDCLK period = 1 * fmc_ker_ck period
            value: 1
          - name: B_0x2
            description: SDCLK period = 2 * fmc_ker_ck periods
            value: 2
          - name: B_0x3
            description: SDCLK period = 3 * fmc_ker_ck periods
            value: 3
      - name: RPIPE
        description: Read pipe
        bitOffset: 13
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No fmc_ker_ck clock cycle delay (default value)
            value: 0
          - name: B_0x1
            description: One fmc_ker_ck clock cycle delay
            value: 1
          - name: B_0x2
            description: Two fmc_ker_ck clock cycle delay
            value: 2
      - name: SDEN
        description: SDRAM device enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: SDRAM device enabled
            value: 1
          - name: B_0x0
            description: SDRAM disabled
            value: 0
      - name: SDINIT
        description: SDRAM device initialization
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Initialization is complete and the device is ready to be accessed
            value: 1
          - name: B_0x0
            description: Initialization is not complete, the AXI accesses are rejected and an AXI slave error is generated.
            value: 0
  - name: FMC_SDCR2
    displayName: FMC_SDCR2
    description: SDRAM control registers for SDRAM device 2
    addressOffset: 324
    size: 32
    resetValue: 720
    resetMask: 4294967295
    fields:
      - name: NC
        description: Number of column address bits
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 9 bits
            value: 1
          - name: B_0x2
            description: 10 bits
            value: 2
          - name: B_0x3
            description: 11 bits.
            value: 3
      - name: NR
        description: Number of row address bits
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 11 bit
            value: 0
          - name: B_0x1
            description: 12 bits
            value: 1
          - name: B_0x2
            description: 13 bits
            value: 2
      - name: MWID
        description: Memory data bus width.
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 8 bits
            value: 0
          - name: B_0x1
            description: 16 bits
            value: 1
          - name: B_0x2
            description: 32 bits
            value: 2
      - name: NB
        description: Number of banks
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Two banks
            value: 0
          - name: B_0x1
            description: Four banks
            value: 1
      - name: CAS
        description: CAS Latency
        bitOffset: 7
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: 1 cycle
            value: 1
          - name: B_0x2
            description: 2 cycles
            value: 2
          - name: B_0x3
            description: 3 cycles
            value: 3
      - name: WP
        description: Write protection
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write accesses allowed
            value: 0
          - name: B_0x1
            description: Write accesses ignored
            value: 1
      - name: SDEN
        description: SDRAM device enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: SDRAM device enabled
            value: 1
          - name: B_0x0
            description: SDRAM disabled
            value: 0
      - name: SDINIT
        description: SDRAM device initialization
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Initialization is complete and the device is ready to be accessed
            value: 1
          - name: B_0x0
            description: Initialization is not complete, the AXI accesses are rejected and an AXI slave error is generated.
            value: 0
  - name: FMC_SDTR
    displayName: FMC_SDTR
    description: SDRAM timing register
    addressOffset: 328
    size: 32
    resetValue: 268435455
    resetMask: 4294967295
    fields:
      - name: TMRD
        description: Load mode register to active
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TXSR
        description: Exit self-refresh delay
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRAS
        description: Self-refresh time
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRC
        description: Row cycle delay
        bitOffset: 12
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TWR
        description: Recovery delay
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRP
        description: Row precharge delay
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
      - name: TRCD
        description: Row to column delay
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 cycle.
            value: 0
          - name: B_0x1
            description: 2 cycles
            value: 1
          - name: B_0xF
            description: 16 cycles
            value: 15
  - name: FMC_SDCMR
    displayName: FMC_SDCMR
    description: SDRAM command mode register
    addressOffset: 336
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODE
        description: Command mode
        bitOffset: 0
        bitWidth: 3
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: Normal mode command (NRM)
            value: 0
          - name: B_0x2
            description: Precharge all banks command (PALL)
            value: 2
          - name: B_0x3
            description: Refresh command (REF)
            value: 3
          - name: B_0x4
            description: Load mode register command (LMR)
            value: 4
          - name: B_0x5
            description: Self-refresh command (SR)
            value: 5
          - name: B_0x6
            description: Power-down command (PD)
            value: 6
      - name: DS2
        description: Command targeting SDRAM device 2
        bitOffset: 3
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: Command not issued to SDRAM device 2
            value: 0
          - name: B_0x1
            description: Command issued to SDRAM device 2
            value: 1
      - name: DS1
        description: Command targeting SDRAM device 1
        bitOffset: 4
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: Command not issued to SDRAM device 1
            value: 0
          - name: B_0x1
            description: Command issued to SDRAM device 1
            value: 1
      - name: NRFS
        description: Number of Refresh commands
        bitOffset: 5
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 Refresh cycle
            value: 0
          - name: B_0x1
            description: 2 Refresh cycles
            value: 1
          - name: B_0xE
            description: 15 Refresh cycles
            value: 14
          - name: B_0xF
            description: 16 Refresh cycles
            value: 15
      - name: MRD
        description: Mode register definition
        bitOffset: 9
        bitWidth: 14
        access: read-write
  - name: FMC_SDRTR
    displayName: FMC_SDRTR
    description: SDRAM refresh timer register
    addressOffset: 340
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRE
        description: Clear Refresh error flag
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: Refresh Error flag is cleared
            value: 1
      - name: RFSCNT
        description: Refresh Timer Count
        bitOffset: 1
        bitWidth: 13
        access: read-write
      - name: REIE
        description: RES Interrupt Enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt is disabled
            value: 0
          - name: B_0x1
            description: An Interrupt is generated if RE = 1
            value: 1
  - name: FMC_SDSR
    displayName: FMC_SDSR
    description: SDRAM status register
    addressOffset: 344
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RE
        description: Refresh error flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No refresh error has been detected
            value: 0
          - name: B_0x1
            description: A refresh error has been detected
            value: 1
      - name: MODES1
        description: Status Mode for SDRAM device 1
        bitOffset: 1
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Normal mode, devices are not in Self-refresh or power-down
            value: 0
          - name: B_0x1
            description: Self-refresh
            value: 1
          - name: B_0x2
            description: Power-down
            value: 2
      - name: MODES2
        description: Status mode for SDRAM device 2
        bitOffset: 3
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Normal mode, devices are not in Self-refresh or power-down
            value: 0
          - name: B_0x1
            description: Self-refresh
            value: 1
          - name: B_0x2
            description: Power-down
            value: 2
      - name: CMDOK
        description: Previous command status
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Command not complete
            value: 0
          - name: B_0x1
            description: Command complete in the SDRAM clock domain
            value: 1
  - name: FMC_IER
    displayName: FMC_IER
    description: FMC NAND interrupt enable register
    addressOffset: 384
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IREE
        description: Interrupt rising edge detection enable bit
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt rising edge detection request disabled
            value: 0
          - name: B_0x1
            description: Interrupt rising edge detection request enabled
            value: 1
      - name: IHLE
        description: Interrupt high-level detection enable bit
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt high-level detection request disabled
            value: 0
          - name: B_0x1
            description: Interrupt high-level detection request enabled
            value: 1
      - name: IFEE
        description: Interrupt falling edge detection enable bit
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt falling edge detection request disabled
            value: 0
          - name: B_0x1
            description: Interrupt falling edge detection request enabled
            value: 1
  - name: FMC_ISR
    displayName: FMC_ISR
    description: FMC controller interrupt status register
    addressOffset: 388
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IREF
        description: Interrupt rising edge flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No interrupt rising edge occurred
            value: 0
          - name: B_0x1
            description: Interrupt rising edge occurred
            value: 1
      - name: IHLF
        description: Interrupt high-level flag
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No Interrupt high-level occurred
            value: 0
          - name: B_0x1
            description: Interrupt high-level occurred
            value: 1
      - name: IFEF
        description: Interrupt falling edge flag
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No interrupt falling edge occurred
            value: 0
          - name: B_0x1
            description: Interrupt falling edge occurred
            value: 1
  - name: FMC_ICR
    displayName: FMC_ICR
    description: FMC NAND controller interrupt clear register
    addressOffset: 392
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CIREF
        description: Clear Interrupt rising edge flag
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear the IREF flag in the FMC_ISR register
            value: 1
      - name: CIHLF
        description: Clear Interrupt high-level flag
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clears the IHLF flag in the FMC_ISR register
            value: 1
      - name: CIFEF
        description: Clear Interrupt falling edge flag
        bitOffset: 2
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clears the IFEF flag in the FMC_ISR register
            value: 1
  - name: FMC_CSQCR
    displayName: FMC_CSQCR
    description: FMC NAND command sequencer control register
    addressOffset: 512
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CSQSTART
        description: Command Sequencer Enable
        bitOffset: 0
        bitWidth: 1
        access: write-only
  - name: FMC_CSQCFGR1
    displayName: FMC_CSQCFGR1
    description: FMC NAND command sequencer configuration register 1
    addressOffset: 516
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CMD2EN
        description: Command cycle 2 Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Command cycle 2 not issued.
            value: 0
          - name: B_0x1
            description: Command cycle 2 (programmed CMD2[7:0]) sent by the command sequencer to the NAND Flash memory after the address cycles.
            value: 1
      - name: DMADEN
        description: Command sequencer DMA request data enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No DMA request transfer
            value: 0
          - name: B_0x1
            description: A DMA request transfer
            value: 1
      - name: ACYNBR
        description: Address Cycle number
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No address cycle.
            value: 0
          - name: B_0x1
            description: 1 address cycle
            value: 1
          - name: B_0x2
            description: 2 address cycles
            value: 2
          - name: B_0x3
            description: 3 address cycles
            value: 3
          - name: B_0x4
            description: 4 address cycles
            value: 4
          - name: B_0x5
            description: 5 address cycles
            value: 5
      - name: CMD1
        description: Command 1 sequencer
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: CMD2
        description: Command 2 sequencer
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: CMD1T
        description: Command 1 Sequencer timings
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMD1 issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: CMD1 issued with the timings programmed in FMC_PATT
            value: 1
      - name: CMD2T
        description: Command 2 Sequencer timings
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMD2 issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: CMD2 issued with the timings programmed in FMC_PATT
            value: 1
  - name: FMC_CSQCFGR2
    displayName: FMC_CSQCFGR2
    description: FMC NAND command sequencer configuration register 2
    addressOffset: 520
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SQSDTEN
        description: Sequencer spare data transfer enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ECC disabled and spare data area not accessed by the sequencer
            value: 0
          - name: B_0x1
            description: ECC enabled and spare data area read or programmed by the sequencer after each sector transfer
            value: 1
      - name: RCMD2EN
        description: Random Command 2 sequencer enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Command 2 not issued.
            value: 0
          - name: B_0x1
            description: Command 2 (CMD2SQ[7:0]) issued by the command sequencer to NAND flash memory after the address cycle.
            value: 1
      - name: DMASEN
        description: Command sequencer DMA request decoding status enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No DMA request used for ECC status registers transfer
            value: 0
          - name: B_0x1
            description: A DMA request used for ECC status registers transfer
            value: 1
      - name: RCMD1
        description: Random Command 1 sequencer
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: RCMD2
        description: Random Command 2 sequencer
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: RCMD1T
        description: Command 1 sequencer timings
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMD1 issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: CMD1 issued with the timings programmed in FMC_PATT
            value: 1
      - name: RCMD2T
        description: Command 1 sequencer timings
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMD1 issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: CMD1 issued with the timings programmed in FMC_PATT
            value: 1
  - name: FMC_CSQCFGR3
    displayName: FMC_CSQCFGR3
    description: FMC NAND sequencer configuration register 3
    addressOffset: 524
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SNBR
        description: Number of sectors to be read/written
        bitOffset: 8
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 sector
            value: 0
          - name: B_0x1
            description: 2 sectors
            value: 1
          - name: B_0x3F
            description: 16 sectors
            value: 63
      - name: AC1T
        description: Address cycle 1 sequencer timings
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDC1 issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: ADDC1 issued with the timings programmed in FMC_PATT
            value: 1
      - name: AC2T
        description: Address cycle 2 sequencer timings
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDC2 issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: ADDC2 issued with the timings programmed in FMC_PATT
            value: 1
      - name: AC3T
        description: Address cycle 3 sequencer timings
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDC3 issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: ADDC3 issued with the timings programmed in FMC_PATT
            value: 1
      - name: AC4T
        description: Address cycle 4sequencer timings
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDC4 issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: ADDC4 issued with the timings programmed in FMC_PATT
            value: 1
      - name: AC5T
        description: Address cycle 5 sequencer timings
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADDC5 issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: ADDC5 issued with the timings programmed in FMC_PATT
            value: 1
      - name: SDT
        description: Spare data transfer sequencer timings
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Spare data transfer issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: Spare data transfer issued with the timings programmed in FMC_PATT
            value: 1
      - name: RAC1T
        description: Random Address cycle 1 sequencer timings
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Random ADDC1 issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: Random ADDC1 issued with the timings programmed in FMC_PATT
            value: 1
      - name: RAC2T
        description: Random Address cycle 2 sequencer timings
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Random ADDC2 issued with the timings programmed in FMC_PMEM
            value: 0
          - name: B_0x1
            description: Random ADDC2 issued with the timings programmed in FMC_PATT
            value: 1
  - name: FMC_CSQAR1
    displayName: FMC_CSQAR1
    description: FMC NAND command sequencer address register 1
    addressOffset: 528
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADDC1
        description: Address Cycle 1
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: ADDC2
        description: Address Cycle 2
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: ADDC3
        description: Address Cycle 3
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: ADDC4
        description: Address Cycle 4
        bitOffset: 24
        bitWidth: 8
        access: read-write
  - name: FMC_CSQAR2
    displayName: FMC_CSQAR2
    description: FMC NAND command sequencer address register 2
    addressOffset: 532
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADDC5
        description: Address Cycle 5
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SAO
        description: Spare Area Address Offset
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: FMC_CSQIER
    displayName: FMC_CSQIER
    description: FMC NAND command sequencer interrupt enable register
    addressOffset: 544
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCIE
        description: Transfer Complete Interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Transfer Complete Interrupt disable
            value: 0
          - name: B_0x1
            description: Transfer Complete Interrupt enable
            value: 1
      - name: SCIE
        description: Sector Complete interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sector Complete Interrupt disable
            value: 0
          - name: B_0x1
            description: Sector Complete Interrupt enable
            value: 1
      - name: SEIE
        description: Sector Error interrupt enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sector Error Interrupt disable
            value: 0
          - name: B_0x1
            description: Sector Error Interrupt enable
            value: 1
      - name: SUEIE
        description: Sector Uncorrectable Error interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Command Transfer Complete Interrupt disable
            value: 0
          - name: B_0x1
            description: Command Transfer Complete Interrupt enable
            value: 1
      - name: CMDTCIE
        description: Command Transfer Complete interrupt enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Command Transfer Complete Interrupt disable
            value: 0
          - name: B_0x1
            description: Command Transfer Complete Interrupt enable
            value: 1
  - name: FMC_CSQISR
    displayName: FMC_CSQISR
    description: FMC NAND command sequencer interrupt status register
    addressOffset: 548
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: Transfer Complete flag
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: SCF
        description: Sector Complete flag
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SEF
        description: Sector Error flag
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: SUEF
        description: Sector Uncorrectable Error flag
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CMDTCF
        description: Command Transfer Complete flag
        bitOffset: 4
        bitWidth: 1
        access: read-write
  - name: FMC_CSQICR
    displayName: FMC_CSQICR
    description: FMC NAND command sequencer interrupt clear register
    addressOffset: 552
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CTCF
        description: Clear Transfer Complete flag
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: CSCF
        description: Clear Sector Complete flag
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: CSEF
        description: Clear Sector Error flag
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: CSUEF
        description: Clear Sector uncorrectable Error flag
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: CCMDTCF
        description: Clear Command Transfer Complete flag
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: FMC_CSQEMSR
    displayName: FMC_CSQEMSR
    description: FMC command sequencer error mapping status register
    addressOffset: 560
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEM
        description: Sector Error mapping
        bitOffset: 0
        bitWidth: 16
        access: read-only
  - name: FMC_BCHIER
    displayName: FMC_BCHIER
    description: FMC BCH interrupt enable register
    addressOffset: 592
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DUEIE
        description: Decoder Uncorrectable Errors Interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Decoder Uncorrectable Errors Interrupt disable
            value: 0
          - name: B_0x1
            description: Decoder Uncorrectable Errors Interrupt enable
            value: 1
      - name: DERIE
        description: Decoder Error Ready Interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Decoder Error Ready Interrupt disable
            value: 0
          - name: B_0x1
            description: Decoder Error Ready Interrupt enable
            value: 1
      - name: DEFIE
        description: Decoder Error Found Interrupt enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Decoder Error Found Interrupt disable
            value: 0
          - name: B_0x1
            description: Decoder Error Found Interrupt enable
            value: 1
      - name: DSRIE
        description: Decoder Syndrome Ready Interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Decoder Syndrome Ready Interrupt disable
            value: 0
          - name: B_0x1
            description: Decoder Syndrome Ready Interrupt enable
            value: 1
      - name: EPBRIE
        description: Decoder Parity Bits Ready Interrupt enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Decoder Parity Bits Ready Interrupt disable
            value: 0
          - name: B_0x1
            description: Decoder Parity Bits Ready Interrupt enable
            value: 1
  - name: FMC_BCHISR
    displayName: FMC_BCHISR
    description: FMC BCH interrupt and status register
    addressOffset: 596
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DUEF
        description: Decoder Uncorrectable Errors flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: DERF
        description: Decoder Error Ready flag
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: DEFF
        description: Decoder Error Found flag
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: DSRF
        description: Decoder Syndrome Ready flag
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: EPBRF
        description: Encoder Parity Bits Ready flag
        bitOffset: 4
        bitWidth: 1
        access: read-only
  - name: FMC_BCHICR
    displayName: FMC_BCHICR
    description: FMC BCH interrupt clear register
    addressOffset: 600
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CDUEF
        description: Clear Decoder Uncorrectable Error flag
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: CDERF
        description: Clear Decoder Error ready flag
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: CDEFF
        description: Clear Decoder Error Found flag
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: CDSRF
        description: Clear Decoder Syndrome Ready flag
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: CEPBRF
        description: Clear Encoder Parity Bits Ready flag
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: FMC_BCHPBR1
    displayName: FMC_BCHPBR1
    description: FMC BCH parity bits register 1
    addressOffset: 608
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BCHPB
        description: BCH parity bits
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: FMC_BCHPBR2
    displayName: FMC_BCHPBR2
    description: FMC BCH parity bits register 2
    addressOffset: 612
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BCHPB
        description: BCH parity bits
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: FMC_BCHPBR3
    displayName: FMC_BCHPBR3
    description: FMC BCH parity bits register 3
    addressOffset: 616
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BCHPB
        description: BCH parity bits
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: FMC_BCHPBR4
    displayName: FMC_BCHPBR4
    description: FMC BCH parity bits register 4
    addressOffset: 620
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BCHPB
        description: BCH parity bits
        bitOffset: 0
        bitWidth: 8
        access: read-only
  - name: FMC_BCHDSR0
    displayName: FMC_BCHDSR0
    description: FMC BCH decoder status register 0
    addressOffset: 636
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DUE
        description: Decoder uncorrectable error
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: DEF
        description: Decoder error found
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: DEN
        description: Decoder error number
        bitOffset: 4
        bitWidth: 4
        access: read-only
  - name: FMC_BCHDSR1
    displayName: FMC_BCHDSR1
    description: FMC BCH decoder status register for memory region 1
    addressOffset: 640
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EBP1
        description: Error bit position for error number 1
        bitOffset: 0
        bitWidth: 13
        access: read-only
      - name: EBP2
        description: Error bit position for error number 2
        bitOffset: 16
        bitWidth: 13
        access: read-only
  - name: FMC_BCHDSR2
    displayName: FMC_BCHDSR2
    description: FMC BCH decoder status register for memory region 2
    addressOffset: 644
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EBP3
        description: Error bit position for error number 3
        bitOffset: 0
        bitWidth: 13
        access: read-only
      - name: EBP4
        description: Error bit position for error number 4
        bitOffset: 16
        bitWidth: 13
        access: read-only
  - name: FMC_BCHDSR3
    displayName: FMC_BCHDSR3
    description: FMC BCH decoder status register for memory region 3
    addressOffset: 648
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EBP5
        description: Error bit position for error number 5
        bitOffset: 0
        bitWidth: 13
        access: read-only
      - name: EBP6
        description: Error bit position for error number 6
        bitOffset: 16
        bitWidth: 13
        access: read-only
  - name: FMC_BCHDSR4
    displayName: FMC_BCHDSR4
    description: FMC BCH decoder status register for memory region 4
    addressOffset: 652
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EBP7
        description: Error bit position for error number 7
        bitOffset: 0
        bitWidth: 13
        access: read-only
      - name: EBP8
        description: Error bit position for error number 8
        bitOffset: 16
        bitWidth: 13
        access: read-only
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: FMC global interrupt
