#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Apr 18 13:08:24 2022
# Process ID: 7691
# Current directory: /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz
# Command line: vivado
# Log file: /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/vivado.log
# Journal file: /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/vivado.jou
#-----------------------------------------------------------
start_gui
create_project clock60Mhz /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz -part xc7k325tffg900-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx_2017.1/Vivado/2017.1/data/ip'.
set_property board_part xilinx.com:kc705:part0:1.5 [current_project]
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLK_IN1_BOARD_INTERFACE {sys_diff_clock} CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.PRIM_IN_FREQ {200.000} CONFIG.CLKIN1_JITTER_PS {50.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {21} CONFIG.MMCM_CLKIN1_PERIOD {5.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14} CONFIG.CLKOUT1_JITTER {216.789} CONFIG.CLKOUT1_PHASE_ERROR {208.392}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 6 clk_wiz_0_synth_1
[Mon Apr 18 13:13:32 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.runs/clk_wiz_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 6427.656 ; gain = 62.562 ; free physical = 2600 ; free virtual = 42896
export_simulation -of_objects [get_files /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.ip_user_files/sim_scripts -ip_user_files_dir /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.ip_user_files -ipstatic_source_dir /home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.cache/compile_simlib/modelsim} {questa=/home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.cache/compile_simlib/questa} {ies=/home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.cache/compile_simlib/ies} {vcs=/home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.cache/compile_simlib/vcs} {riviera=/home/ai_ml_group/IITB_AI_ML/fpga/clock60MHz/clock60Mhz/clock60Mhz.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 13:17:50 2022...
