xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Oct 26, 2025 at 11:35:34 +07
xrun
	-f ./alu.list
		./alu.sv
		./add_subtract.sv
		./full_adder.sv
		./comparator_8bit.sv
		./FullSub_1bit.sv
		./subtractor_8bit.sv
	-sv
Recompiling... reason: file './alu.sv' is newer than expected.
	expected: Sun Oct 26 11:24:39 2025
	actual:   Sun Oct 26 11:35:08 2025
file: ./alu.sv
	module worklib.alu:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		alu
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.comparator_8bit:sv <0x0523d03c>
			streams:   0, words:     0
		worklib.alu:sv <0x193145eb>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:            20       6
		Primitives:         40       3
		Registers:          14       7
		Scalar wires:       16       -
		Expanded wires:      8       1
		Vectored wires:      1       -
		Always blocks:       3       3
		Cont. assignments:   0      11
	Writing initial simulation snapshot: worklib.alu:sv
Loading snapshot worklib.alu:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/installs/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Oct 26, 2025 at 11:35:36 +07  (total: 00:00:02)
