
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Thu Jan  9 16:20:04 2014
# Target Board:  xilinx.com zc702 Rev C
# Family:    zynq
# Device:    xc7z020
# Package:   clg484
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT pulse_io_pin = pulse_io, DIR = O, VEC = [31:0]
 PORT counter0_in_pin = counter0_in, DIR = I, VEC = [0:0]
 PORT sync_counter0_p_pin = sync_counter0_p, DIR = I
 PORT sync_counter0_n_pin = sync_counter0_n, DIR = I
 PORT dds_addr_pin = dds_addr, DIR = O, VEC = [6:0]
 PORT dds_data_pin = dds_data, DIR = IO, VEC = [15:0]
 PORT dds_control_pin = dds_control, DIR = O, VEC = [3:0]
 PORT dds_addr2_pin = dds_addr2, DIR = O, VEC = [6:0]
 PORT dds_data2_pin = dds_data2, DIR = IO, VEC = [15:0]
 PORT dds_control2_pin = dds_control2, DIR = O, VEC = [3:0]
 PORT dds_cs_pin = dds_cs, DIR = O, VEC = [21:0]
 PORT clock_out = clock_out, DIR = O
 PORT clock_in = clock_in, DIR = I, SIGIS = CLK
 PORT axi_spi_0_SCK_pin = axi_spi_0_SCK, DIR = O
 PORT axi_spi_0_MISO_pin = axi_spi_0_MISO, DIR = I
 PORT axi_spi_0_MOSI_pin = axi_spi_0_MOSI, DIR = O
 PORT axi_spi_0_SS_pin = axi_spi_0_SS, DIR = O
 PORT axi_spi_1_SCK_pin = axi_spi_1_SCK, DIR = O
 PORT axi_spi_1_MISO_pin = axi_spi_1_MISO, DIR = I
 PORT axi_spi_1_MOSI_pin = axi_spi_1_MOSI, DIR = O
 PORT axi_spi_1_SS_pin = axi_spi_1_SS, DIR = O


# PORT axi_spi_2_SCK_pin = axi_spi_2_SCK, DIR = O
# PORT axi_spi_2_MISO_pin = axi_spi_2_MISO, DIR = I
# PORT axi_spi_2_MOSI_pin = axi_spi_2_MOSI, DIR = O
# PORT axi_spi_2_SS_pin = axi_spi_2_SS, DIR = O
# PORT axi_spi_3_SCK_pin = axi_spi_3_SCK, DIR = O
# PORT axi_spi_3_MISO_pin = axi_spi_3_MISO, DIR = I
# PORT axi_spi_3_MOSI_pin = axi_spi_3_MOSI, DIR = O
# PORT axi_spi_3_SS_pin = axi_spi_3_SS, DIR = O
# PORT axi_spi_4_SCK_pin = axi_spi_4_SCK, DIR = O
# PORT axi_spi_4_MISO_pin = axi_spi_4_MISO, DIR = I
# PORT axi_spi_4_MOSI_pin = axi_spi_4_MOSI, DIR = O
# PORT axi_spi_4_SS_pin = axi_spi_4_SS, DIR = O
# PORT axi_spi_5_SCK_pin = axi_spi_5_SCK, DIR = O
# PORT axi_spi_5_MISO_pin = axi_spi_5_MISO, DIR = I
# PORT axi_spi_5_MOSI_pin = axi_spi_5_MOSI, DIR = O
# PORT axi_spi_5_SS_pin = axi_spi_5_SS, DIR = O
BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 1
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 1
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 1
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 50000000
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_CR_FABRIC = 1
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_1
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT IRQ_F2P = axi_spi_0_IP2INTC_Irpt & axi_spi_1_IP2INTC_Irpt
END

# & axi_spi_2_IP2INTC_Irpt & axi_spi_3_IP2INTC_Irpt & axi_spi_4_IP2INTC_Irpt & axi_spi_5_IP2INTC_Irpt
BEGIN pulse_controller
 PARAMETER INSTANCE = pulse_controller_0
 PARAMETER HW_VER = 4.00.b
 PARAMETER C_DPHASE_TIMEOUT = 0
 PARAMETER N_COUNTER = 1
 PARAMETER C_BASEADDR = 0x73000000
 PARAMETER C_HIGHADDR = 0x7300ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT pulse_io = pulse_io
 PORT dds_addr = dds_addr
 PORT dds_data = dds_data
 PORT dds_control = dds_control
 PORT dds_addr2 = dds_addr2
 PORT dds_data2 = dds_data2
 PORT dds_control2 = dds_control2
 PORT dds_cs = dds_cs
 PORT counter_in = counter0_in
 PORT sync_in = sync_counter0_in
 PORT clock_out = clock_out
END

BEGIN util_ds_buf
 PARAMETER INSTANCE = util_ds_buf_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BUF_TYPE = IBUFDS
 PORT IBUF_OUT = sync_counter0_in
 PORT IBUF_DS_P = sync_counter0_p
 PORT IBUF_DS_N = sync_counter0_n
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

BEGIN axi_spi
 PARAMETER INSTANCE = axi_spi_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x42000000
 PARAMETER C_HIGHADDR = 0x4200ffff
 PARAMETER C_SCK_RATIO = 1024
 PARAMETER C_FIFO_EXIST = 0
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT SCK_O = axi_spi_0_SCK
 PORT MISO_I = axi_spi_0_MISO
 PORT MOSI_O = axi_spi_0_MOSI
 PORT SS_O = axi_spi_0_SS
 PORT IP2INTC_Irpt = axi_spi_0_IP2INTC_Irpt
END

BEGIN axi_spi
 PARAMETER INSTANCE = axi_spi_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x42040000
 PARAMETER C_HIGHADDR = 0x4204ffff
 PARAMETER C_SCK_RATIO = 8
 PARAMETER C_FIFO_EXIST = 0
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT SCK_O = axi_spi_1_SCK
 PORT MISO_I = axi_spi_1_MISO
 PORT MOSI_O = axi_spi_1_MOSI
 PORT SS_O = axi_spi_1_SS
 PORT IP2INTC_Irpt = axi_spi_1_IP2INTC_Irpt
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 33333333
 PORT CLKIN = clock_in
END

# BEGIN axi_spi
# PARAMETER INSTANCE = axi_spi_2
# PARAMETER HW_VER = 1.02.a
# PARAMETER C_BASEADDR = 0x42080000
# PARAMETER C_HIGHADDR = 0x4208ffff
# PARAMETER C_SCK_RATIO = 8
# PARAMETER C_FIFO_EXIST = 0
# BUS_INTERFACE S_AXI = axi_interconnect_1
# PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
# PORT SCK_O = axi_spi_2_SCK
# PORT MISO_I = axi_spi_2_MISO
# PORT MOSI_O = axi_spi_2_MOSI
# PORT SS_O = axi_spi_2_SS
# PORT IP2INTC_Irpt = axi_spi_2_IP2INTC_Irpt
# END
# BEGIN axi_spi
# PARAMETER INSTANCE = axi_spi_3
# PARAMETER HW_VER = 1.02.a
# PARAMETER C_BASEADDR = 0x42C00000
# PARAMETER C_HIGHADDR = 0x42C0ffff
# PARAMETER C_SCK_RATIO = 8
# PARAMETER C_FIFO_EXIST = 0
# BUS_INTERFACE S_AXI = axi_interconnect_1
# PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
# PORT SCK_O = axi_spi_3_SCK
# PORT MISO_I = axi_spi_3_MISO
# PORT MOSI_O = axi_spi_3_MOSI
# PORT SS_O = axi_spi_3_SS
# PORT IP2INTC_Irpt = axi_spi_3_IP2INTC_Irpt
# END
# BEGIN axi_spi
# PARAMETER INSTANCE = axi_spi_4
# PARAMETER HW_VER = 1.02.a
# PARAMETER C_BASEADDR = 0x43000000
# PARAMETER C_HIGHADDR = 0x4300ffff
# PARAMETER C_SCK_RATIO = 8
# PARAMETER C_FIFO_EXIST = 0
# BUS_INTERFACE S_AXI = axi_interconnect_1
# PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
# PORT SCK_O = axi_spi_4_SCK
# PORT MISO_I = axi_spi_4_MISO
# PORT MOSI_O = axi_spi_4_MOSI
# PORT SS_O = axi_spi_4_SS
# PORT IP2INTC_Irpt = axi_spi_4_IP2INTC_Irpt
# END
# BEGIN axi_spi
# PARAMETER INSTANCE = axi_spi_5
# PARAMETER HW_VER = 1.02.a
# PARAMETER C_BASEADDR = 0x43040000
# PARAMETER C_HIGHADDR = 0x4304ffff
# PARAMETER C_SCK_RATIO = 8
# PARAMETER C_FIFO_EXIST = 0
# BUS_INTERFACE S_AXI = axi_interconnect_1
# PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
# PORT SCK_O = axi_spi_5_SCK
# PORT MISO_I = axi_spi_5_MISO
# PORT MOSI_O = axi_spi_5_MOSI
# PORT SS_O = axi_spi_5_SS
# PORT IP2INTC_Irpt = axi_spi_5_IP2INTC_Irpt
# END
