--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml audio_message_recorder.twx audio_message_recorder.ncd -o
audio_message_recorder.twr audio_message_recorder.pcf -ucf
audiomessagerecorder.ucf

Design file:              audio_message_recorder.ncd
Physical constraint file: audio_message_recorder.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD   
      TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"         
TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD     
    TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"         
TS_sys_clk_pin * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =        
 PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"         
TS_sys_clk_pin * 0.375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2045 paths analyzed, 202 endpoints analyzed, 38 failing endpoints
 38 timing errors detected. (38 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 126063.512ns.
--------------------------------------------------------------------------------

Paths for end point RAMin_10 (SLICE_X3Y111.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_4 (FF)
  Destination:          RAMin_10 (FF)
  Requirement:          0.002ns
  Data Path Delay:      3.007ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.942ns (1.178 - 7.120)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_4 to RAMin_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y115.AQ      Tcko                  0.447   ac/lrck_divider<7>
                                                       ac/lrck_divider_4
    SLICE_X2Y112.D5      net (fanout=3)        0.557   ac/lrck_divider<4>
    SLICE_X2Y112.D       Tilo                  0.203   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X2Y112.A3      net (fanout=2)        0.311   N133
    SLICE_X2Y112.A       Tilo                  0.203   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X1Y112.B6      net (fanout=5)        0.328   sample_end<0>
    SLICE_X1Y112.B       Tilo                  0.259   audio_input_sample<15>
                                                       _n0233_inv11
    SLICE_X3Y111.CE      net (fanout=3)        0.336   _n0233_inv
    SLICE_X3Y111.CLK     Tceck                 0.363   RAMin<11>
                                                       RAMin_10
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (1.475ns logic, 1.532ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_2 (FF)
  Destination:          RAMin_10 (FF)
  Requirement:          0.002ns
  Data Path Delay:      2.987ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.943ns (1.178 - 7.121)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_2 to RAMin_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.CQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_2
    SLICE_X2Y112.C1      net (fanout=4)        0.977   ac/lrck_divider<2>
    SLICE_X2Y112.C       Tilo                  0.204   reqRead
                                                       ac/sample_end<1><7>
    SLICE_X1Y112.B5      net (fanout=5)        0.401   sample_end<1>
    SLICE_X1Y112.B       Tilo                  0.259   audio_input_sample<15>
                                                       _n0233_inv11
    SLICE_X3Y111.CE      net (fanout=3)        0.336   _n0233_inv
    SLICE_X3Y111.CLK     Tceck                 0.363   RAMin<11>
                                                       RAMin_10
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (1.273ns logic, 1.714ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_10 (FF)
  Requirement:          0.002ns
  Data Path Delay:      2.962ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.943ns (1.178 - 7.121)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.AQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X2Y112.D4      net (fanout=27)       0.512   ac/lrck_divider<0>
    SLICE_X2Y112.D       Tilo                  0.203   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X2Y112.A3      net (fanout=2)        0.311   N133
    SLICE_X2Y112.A       Tilo                  0.203   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X1Y112.B6      net (fanout=5)        0.328   sample_end<0>
    SLICE_X1Y112.B       Tilo                  0.259   audio_input_sample<15>
                                                       _n0233_inv11
    SLICE_X3Y111.CE      net (fanout=3)        0.336   _n0233_inv
    SLICE_X3Y111.CLK     Tceck                 0.363   RAMin<11>
                                                       RAMin_10
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (1.475ns logic, 1.487ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point RAMin_8 (SLICE_X3Y111.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_4 (FF)
  Destination:          RAMin_8 (FF)
  Requirement:          0.002ns
  Data Path Delay:      3.005ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.942ns (1.178 - 7.120)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_4 to RAMin_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y115.AQ      Tcko                  0.447   ac/lrck_divider<7>
                                                       ac/lrck_divider_4
    SLICE_X2Y112.D5      net (fanout=3)        0.557   ac/lrck_divider<4>
    SLICE_X2Y112.D       Tilo                  0.203   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X2Y112.A3      net (fanout=2)        0.311   N133
    SLICE_X2Y112.A       Tilo                  0.203   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X1Y112.B6      net (fanout=5)        0.328   sample_end<0>
    SLICE_X1Y112.B       Tilo                  0.259   audio_input_sample<15>
                                                       _n0233_inv11
    SLICE_X3Y111.CE      net (fanout=3)        0.336   _n0233_inv
    SLICE_X3Y111.CLK     Tceck                 0.361   RAMin<11>
                                                       RAMin_8
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.473ns logic, 1.532ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_2 (FF)
  Destination:          RAMin_8 (FF)
  Requirement:          0.002ns
  Data Path Delay:      2.985ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.943ns (1.178 - 7.121)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_2 to RAMin_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.CQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_2
    SLICE_X2Y112.C1      net (fanout=4)        0.977   ac/lrck_divider<2>
    SLICE_X2Y112.C       Tilo                  0.204   reqRead
                                                       ac/sample_end<1><7>
    SLICE_X1Y112.B5      net (fanout=5)        0.401   sample_end<1>
    SLICE_X1Y112.B       Tilo                  0.259   audio_input_sample<15>
                                                       _n0233_inv11
    SLICE_X3Y111.CE      net (fanout=3)        0.336   _n0233_inv
    SLICE_X3Y111.CLK     Tceck                 0.361   RAMin<11>
                                                       RAMin_8
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (1.271ns logic, 1.714ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_8 (FF)
  Requirement:          0.002ns
  Data Path Delay:      2.960ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.943ns (1.178 - 7.121)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.AQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X2Y112.D4      net (fanout=27)       0.512   ac/lrck_divider<0>
    SLICE_X2Y112.D       Tilo                  0.203   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X2Y112.A3      net (fanout=2)        0.311   N133
    SLICE_X2Y112.A       Tilo                  0.203   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X1Y112.B6      net (fanout=5)        0.328   sample_end<0>
    SLICE_X1Y112.B       Tilo                  0.259   audio_input_sample<15>
                                                       _n0233_inv11
    SLICE_X3Y111.CE      net (fanout=3)        0.336   _n0233_inv
    SLICE_X3Y111.CLK     Tceck                 0.361   RAMin<11>
                                                       RAMin_8
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (1.473ns logic, 1.487ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point RAMin_6 (SLICE_X1Y110.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_4 (FF)
  Destination:          RAMin_6 (FF)
  Requirement:          0.002ns
  Data Path Delay:      2.990ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.943ns (1.177 - 7.120)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_4 to RAMin_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y115.AQ      Tcko                  0.447   ac/lrck_divider<7>
                                                       ac/lrck_divider_4
    SLICE_X2Y112.D5      net (fanout=3)        0.557   ac/lrck_divider<4>
    SLICE_X2Y112.D       Tilo                  0.203   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X2Y112.A3      net (fanout=2)        0.311   N133
    SLICE_X2Y112.A       Tilo                  0.203   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X1Y112.B6      net (fanout=5)        0.328   sample_end<0>
    SLICE_X1Y112.B       Tilo                  0.259   audio_input_sample<15>
                                                       _n0233_inv11
    SLICE_X1Y110.CE      net (fanout=3)        0.322   _n0233_inv
    SLICE_X1Y110.CLK     Tceck                 0.360   RAMin<3>
                                                       RAMin_6
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (1.472ns logic, 1.518ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_2 (FF)
  Destination:          RAMin_6 (FF)
  Requirement:          0.002ns
  Data Path Delay:      2.970ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.944ns (1.177 - 7.121)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_2 to RAMin_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.CQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_2
    SLICE_X2Y112.C1      net (fanout=4)        0.977   ac/lrck_divider<2>
    SLICE_X2Y112.C       Tilo                  0.204   reqRead
                                                       ac/sample_end<1><7>
    SLICE_X1Y112.B5      net (fanout=5)        0.401   sample_end<1>
    SLICE_X1Y112.B       Tilo                  0.259   audio_input_sample<15>
                                                       _n0233_inv11
    SLICE_X1Y110.CE      net (fanout=3)        0.322   _n0233_inv
    SLICE_X1Y110.CLK     Tceck                 0.360   RAMin<3>
                                                       RAMin_6
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (1.270ns logic, 1.700ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_6 (FF)
  Requirement:          0.002ns
  Data Path Delay:      2.945ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.944ns (1.177 - 7.121)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.AQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X2Y112.D4      net (fanout=27)       0.512   ac/lrck_divider<0>
    SLICE_X2Y112.D       Tilo                  0.203   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X2Y112.A3      net (fanout=2)        0.311   N133
    SLICE_X2Y112.A       Tilo                  0.203   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X1Y112.B6      net (fanout=5)        0.328   sample_end<0>
    SLICE_X1Y112.B       Tilo                  0.259   audio_input_sample<15>
                                                       _n0233_inv11
    SLICE_X1Y110.CE      net (fanout=3)        0.322   _n0233_inv
    SLICE_X1Y110.CLK     Tceck                 0.360   RAMin<3>
                                                       RAMin_6
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (1.472ns logic, 1.473ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd2 (SLICE_X1Y111.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd2 (FF)
  Destination:          state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemCLK rising at 0.000ns
  Destination Clock:    systemCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd2 to state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y111.AQ      Tcko                  0.198   state_FSM_FFd3
                                                       state_FSM_FFd2
    SLICE_X1Y111.A6      net (fanout=8)        0.051   state_FSM_FFd2
    SLICE_X1Y111.CLK     Tah         (-Th)    -0.215   state_FSM_FFd3
                                                       state_FSM_FFd2-In1
                                                       state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.413ns logic, 0.051ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point reqRead (SLICE_X2Y112.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reqRead (FF)
  Destination:          reqRead (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemCLK rising at 0.000ns
  Destination Clock:    systemCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reqRead to reqRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y112.BQ      Tcko                  0.234   reqRead
                                                       reqRead
    SLICE_X2Y112.B5      net (fanout=3)        0.066   reqRead
    SLICE_X2Y112.CLK     Tah         (-Th)    -0.197   reqRead
                                                       state[3]_reqRead_Select_33_o11
                                                       reqRead
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.431ns logic, 0.066ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd3 (SLICE_X1Y111.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd3 (FF)
  Destination:          state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemCLK rising at 0.000ns
  Destination Clock:    systemCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y111.BQ      Tcko                  0.198   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X1Y111.B5      net (fanout=9)        0.092   state_FSM_FFd3
    SLICE_X1Y111.CLK     Tah         (-Th)    -0.215   state_FSM_FFd3
                                                       state_FSM_FFd3-In2
                                                       state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.413ns logic, 0.092ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clock_generator/dcm_sp_inst/CLKFX
  Logical resource: clock_generator/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clock_generator/clkfx
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 26.666ns
  Low pulse: 13.333ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 26.666ns
  High pulse: 13.333ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in   
      = PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"    
     TS_sys_clk_pin * 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24280 paths analyzed, 1619 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.529ns.
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (SLICE_X20Y54.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.404ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y60.AQ      Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X17Y47.B5      net (fanout=8)        1.769   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X17Y47.BMUX    Tilo                  0.313   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X21Y59.A3      net (fanout=7)        1.920   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X21Y59.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X21Y59.C2      net (fanout=5)        0.435   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y59.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X16Y60.C5      net (fanout=7)        0.831   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X16Y60.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.C5      net (fanout=2)        0.354   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X16Y59.A2      net (fanout=1)        0.595   N38
    SLICE_X16Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X20Y54.CE      net (fanout=3)        1.286   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X20Y54.CLK     Tceck                 0.314   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                      9.404ns (2.214ns logic, 7.190ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.228ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.AQ      Tcko                  0.447   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X17Y47.B4      net (fanout=11)       1.554   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X17Y47.BMUX    Tilo                  0.313   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X21Y59.A3      net (fanout=7)        1.920   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X21Y59.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X21Y59.C2      net (fanout=5)        0.435   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y59.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X16Y60.C5      net (fanout=7)        0.831   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X16Y60.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.C5      net (fanout=2)        0.354   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X16Y59.A2      net (fanout=1)        0.595   N38
    SLICE_X16Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X20Y54.CE      net (fanout=3)        1.286   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X20Y54.CLK     Tceck                 0.314   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                      9.228ns (2.253ns logic, 6.975ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.360ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.235 - 0.257)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AMUX    Tshcko                0.461   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_23_o_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X20Y62.C5      net (fanout=7)        1.606   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X20Y62.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X21Y59.A1      net (fanout=1)        1.048   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X21Y59.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X21Y59.C2      net (fanout=5)        0.435   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y59.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X16Y60.C5      net (fanout=7)        0.831   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X16Y60.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.C5      net (fanout=2)        0.354   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X16Y59.A2      net (fanout=1)        0.595   N38
    SLICE_X16Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X20Y54.CE      net (fanout=3)        1.286   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X20Y54.CLK     Tceck                 0.314   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                      8.360ns (2.205ns logic, 6.155ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (SLICE_X19Y54.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.240ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y60.AQ      Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X17Y47.B5      net (fanout=8)        1.769   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X17Y47.BMUX    Tilo                  0.313   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X21Y59.A3      net (fanout=7)        1.920   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X21Y59.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X21Y59.C2      net (fanout=5)        0.435   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y59.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X16Y60.C5      net (fanout=7)        0.831   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X16Y60.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.C5      net (fanout=2)        0.354   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X16Y59.A2      net (fanout=1)        0.595   N38
    SLICE_X16Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X19Y54.CE      net (fanout=3)        1.096   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X19Y54.CLK     Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      9.240ns (2.240ns logic, 7.000ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.064ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.AQ      Tcko                  0.447   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X17Y47.B4      net (fanout=11)       1.554   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X17Y47.BMUX    Tilo                  0.313   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X21Y59.A3      net (fanout=7)        1.920   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X21Y59.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X21Y59.C2      net (fanout=5)        0.435   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y59.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X16Y60.C5      net (fanout=7)        0.831   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X16Y60.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.C5      net (fanout=2)        0.354   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X16Y59.A2      net (fanout=1)        0.595   N38
    SLICE_X16Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X19Y54.CE      net (fanout=3)        1.096   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X19Y54.CLK     Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      9.064ns (2.279ns logic, 6.785ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.196ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.235 - 0.257)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AMUX    Tshcko                0.461   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_23_o_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X20Y62.C5      net (fanout=7)        1.606   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X20Y62.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X21Y59.A1      net (fanout=1)        1.048   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X21Y59.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X21Y59.C2      net (fanout=5)        0.435   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y59.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X16Y60.C5      net (fanout=7)        0.831   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X16Y60.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.C5      net (fanout=2)        0.354   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X16Y59.A2      net (fanout=1)        0.595   N38
    SLICE_X16Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X19Y54.CE      net (fanout=3)        1.096   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X19Y54.CLK     Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      8.196ns (2.231ns logic, 5.965ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1 (SLICE_X19Y54.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y60.AQ      Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X17Y47.B5      net (fanout=8)        1.769   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X17Y47.BMUX    Tilo                  0.313   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X21Y59.A3      net (fanout=7)        1.920   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X21Y59.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X21Y59.C2      net (fanout=5)        0.435   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y59.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X16Y60.C5      net (fanout=7)        0.831   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X16Y60.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.C5      net (fanout=2)        0.354   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X16Y59.A2      net (fanout=1)        0.595   N38
    SLICE_X16Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X19Y54.CE      net (fanout=3)        1.096   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X19Y54.CLK     Tceck                 0.324   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    -------------------------------------------------  ---------------------------
    Total                                      9.224ns (2.224ns logic, 7.000ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.048ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.AQ      Tcko                  0.447   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X17Y47.B4      net (fanout=11)       1.554   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X17Y47.BMUX    Tilo                  0.313   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X21Y59.A3      net (fanout=7)        1.920   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X21Y59.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X21Y59.C2      net (fanout=5)        0.435   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y59.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X16Y60.C5      net (fanout=7)        0.831   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X16Y60.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.C5      net (fanout=2)        0.354   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X16Y59.A2      net (fanout=1)        0.595   N38
    SLICE_X16Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X19Y54.CE      net (fanout=3)        1.096   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X19Y54.CLK     Tceck                 0.324   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    -------------------------------------------------  ---------------------------
    Total                                      9.048ns (2.263ns logic, 6.785ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      8.180ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.235 - 0.257)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AMUX    Tshcko                0.461   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_23_o_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X20Y62.C5      net (fanout=7)        1.606   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X20Y62.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X21Y59.A1      net (fanout=1)        1.048   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X21Y59.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X21Y59.C2      net (fanout=5)        0.435   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X21Y59.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X16Y60.C5      net (fanout=7)        0.831   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X16Y60.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.C5      net (fanout=2)        0.354   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X16Y59.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X16Y59.A2      net (fanout=1)        0.595   N38
    SLICE_X16Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X19Y54.CE      net (fanout=3)        1.096   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X19Y54.CLK     Tceck                 0.324   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    -------------------------------------------------  ---------------------------
    Total                                      8.180ns (2.215ns logic, 5.965ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID (SLICE_X17Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.277 - 0.264)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y64.AQ      Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X17Y63.SR      net (fanout=78)       0.306   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X17Y63.CLK     Tcksr       (-Th)     0.138   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.060ns logic, 0.306ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST (SLICE_X17Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.277 - 0.264)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y64.AQ      Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X17Y63.SR      net (fanout=78)       0.306   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X17Y63.CLK     Tcksr       (-Th)     0.127   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.071ns logic, 0.306ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (SLICE_X18Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y59.BQ      Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11
    SLICE_X18Y59.A5      net (fanout=4)        0.079   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11
    SLICE_X18Y59.CLK     Tah         (-Th)    -0.131   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10-In11
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.329ns logic, 0.079ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: RAMRapper/u_memory_interface/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.903ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X54Y43.SR
  Clock network: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_clkfx = PERIOD TIMEGRP 
"clock_generator_clkfx"         
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         
* 2.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23356 paths analyzed, 1335 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.663ns.
--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer1_flop (SLICE_X15Y27.C4), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.404ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.478 - 0.505)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X7Y28.A5       net (fanout=1)        1.295   CPU/pblaze_rom/n0017<4>
    SLICE_X7Y28.AMUX     Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X6Y28.A1       net (fanout=7)        0.821   CPU/instruction<4>
    SLICE_X6Y28.AMUX     Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMA
    SLICE_X11Y28.B5      net (fanout=2)        0.655   CPU/pblaze_cpu/sy<4>
    SLICE_X11Y28.BMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X15Y28.C6      net (fanout=10)       0.716   pb_port_id<4>
    SLICE_X15Y28.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X15Y28.D5      net (fanout=10)       0.228   write_to_uart1
    SLICE_X15Y28.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X15Y27.D3      net (fanout=5)        0.503   write_to_uart
    SLICE_X15Y27.DMUX    Tilo                  0.313   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X15Y27.C4      net (fanout=1)        0.296   UART/transmitter/en_pointer
    SLICE_X15Y27.CLK     Tas                   0.322   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.404ns (3.890ns logic, 4.514ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.361ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.478 - 0.505)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X7Y28.A5       net (fanout=1)        1.295   CPU/pblaze_rom/n0017<4>
    SLICE_X7Y28.AMUX     Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X6Y28.A1       net (fanout=7)        0.821   CPU/instruction<4>
    SLICE_X6Y28.A        Tilo                  0.203   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMA_D1
    SLICE_X11Y28.B3      net (fanout=2)        0.735   CPU/pblaze_cpu/sy<5>
    SLICE_X11Y28.B       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X15Y28.C4      net (fanout=10)       0.705   pb_port_id<5>
    SLICE_X15Y28.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X15Y28.D5      net (fanout=10)       0.228   write_to_uart1
    SLICE_X15Y28.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X15Y27.D3      net (fanout=5)        0.503   write_to_uart
    SLICE_X15Y27.DMUX    Tilo                  0.313   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X15Y27.C4      net (fanout=1)        0.296   UART/transmitter/en_pointer
    SLICE_X15Y27.CLK     Tas                   0.322   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.361ns (3.778ns logic, 4.583ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.348ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.478 - 0.505)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X7Y28.A4       net (fanout=1)        1.214   CPU/pblaze_rom/n0017<5>
    SLICE_X7Y28.A        Tilo                  0.259   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X6Y28.C2       net (fanout=7)        0.771   CPU/instruction<5>
    SLICE_X6Y28.C        Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC_D1
    SLICE_X11Y28.A3      net (fanout=2)        0.952   CPU/pblaze_cpu/sy<7>
    SLICE_X11Y28.A       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X15Y28.C2      net (fanout=2)        0.659   pb_port_id<7>
    SLICE_X15Y28.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X15Y28.D5      net (fanout=10)       0.228   write_to_uart1
    SLICE_X15Y28.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X15Y27.D3      net (fanout=5)        0.503   write_to_uart
    SLICE_X15Y27.DMUX    Tilo                  0.313   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X15Y27.C4      net (fanout=1)        0.296   UART/transmitter/en_pointer
    SLICE_X15Y27.CLK     Tas                   0.322   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.348ns (3.725ns logic, 4.623ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer0_flop (SLICE_X15Y27.C4), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.309ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.478 - 0.505)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X7Y28.A5       net (fanout=1)        1.295   CPU/pblaze_rom/n0017<4>
    SLICE_X7Y28.AMUX     Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X6Y28.A1       net (fanout=7)        0.821   CPU/instruction<4>
    SLICE_X6Y28.AMUX     Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMA
    SLICE_X11Y28.B5      net (fanout=2)        0.655   CPU/pblaze_cpu/sy<4>
    SLICE_X11Y28.BMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X15Y28.C6      net (fanout=10)       0.716   pb_port_id<4>
    SLICE_X15Y28.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X15Y28.D5      net (fanout=10)       0.228   write_to_uart1
    SLICE_X15Y28.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X15Y27.D3      net (fanout=5)        0.503   write_to_uart
    SLICE_X15Y27.DMUX    Tilo                  0.313   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X15Y27.C4      net (fanout=1)        0.296   UART/transmitter/en_pointer
    SLICE_X15Y27.CLK     Tas                   0.227   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.309ns (3.795ns logic, 4.514ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.266ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.478 - 0.505)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X7Y28.A5       net (fanout=1)        1.295   CPU/pblaze_rom/n0017<4>
    SLICE_X7Y28.AMUX     Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X6Y28.A1       net (fanout=7)        0.821   CPU/instruction<4>
    SLICE_X6Y28.A        Tilo                  0.203   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMA_D1
    SLICE_X11Y28.B3      net (fanout=2)        0.735   CPU/pblaze_cpu/sy<5>
    SLICE_X11Y28.B       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X15Y28.C4      net (fanout=10)       0.705   pb_port_id<5>
    SLICE_X15Y28.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X15Y28.D5      net (fanout=10)       0.228   write_to_uart1
    SLICE_X15Y28.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X15Y27.D3      net (fanout=5)        0.503   write_to_uart
    SLICE_X15Y27.DMUX    Tilo                  0.313   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X15Y27.C4      net (fanout=1)        0.296   UART/transmitter/en_pointer
    SLICE_X15Y27.CLK     Tas                   0.227   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.266ns (3.683ns logic, 4.583ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.253ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.478 - 0.505)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X7Y28.A4       net (fanout=1)        1.214   CPU/pblaze_rom/n0017<5>
    SLICE_X7Y28.A        Tilo                  0.259   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X6Y28.C2       net (fanout=7)        0.771   CPU/instruction<5>
    SLICE_X6Y28.C        Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC_D1
    SLICE_X11Y28.A3      net (fanout=2)        0.952   CPU/pblaze_cpu/sy<7>
    SLICE_X11Y28.A       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X15Y28.C2      net (fanout=2)        0.659   pb_port_id<7>
    SLICE_X15Y28.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X15Y28.D5      net (fanout=10)       0.228   write_to_uart1
    SLICE_X15Y28.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X15Y27.D3      net (fanout=5)        0.503   write_to_uart
    SLICE_X15Y27.DMUX    Tilo                  0.313   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X15Y27.C4      net (fanout=1)        0.296   UART/transmitter/en_pointer
    SLICE_X15Y27.CLK     Tas                   0.227   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.253ns (3.630ns logic, 4.623ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_cpu/address_loop[10].pc_flop (SLICE_X4Y28.CIN), 951 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_lh (RAM)
  Destination:          CPU/pblaze_cpu/address_loop[10].pc_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.047ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.240 - 0.250)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_lh to CPU/pblaze_cpu/address_loop[10].pc_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_lh
                                                       CPU/pblaze_rom/kcpsm6_rom_lh
    SLICE_X5Y24.A3       net (fanout=1)        1.230   CPU/pblaze_rom/n0015<5>
    SLICE_X5Y24.AMUX     Tilo                  0.313   CPU/instruction<17>
                                                       CPU/pblaze_rom/s6_4k_mux14_lut/LUT5
    SLICE_X7Y25.C2       net (fanout=14)       0.846   CPU/instruction<14>
    SLICE_X7Y25.CMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_DECODE0
                                                       CPU/pblaze_cpu/move_type_lut/LUT5
    SLICE_X5Y26.B4       net (fanout=1)        0.967   CPU/pblaze_cpu/returni_type
    SLICE_X5Y26.BMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_VECTOR1
                                                       CPU/pblaze_cpu/pc_mode1_lut/LUT5
    SLICE_X4Y26.D1       net (fanout=13)       1.532   CPU/pblaze_cpu/pc_mode<0>
    SLICE_X4Y26.COUT     Topcyd                0.260   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.high_int_vector.pc_lut
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<3>
    SLICE_X4Y27.COUT     Tbyp                  0.076   CPU/pblaze_cpu/KCPSM6_PC1
                                                       CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<7>
    SLICE_X4Y28.CLK      Tcinck                0.341   CPU/pblaze_cpu/KCPSM6_PC2
                                                       CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy
                                                       CPU/pblaze_cpu/address_loop[10].pc_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.047ns (3.466ns logic, 4.581ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hh (RAM)
  Destination:          CPU/pblaze_cpu/address_loop[10].pc_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.016ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.240 - 0.248)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hh to CPU/pblaze_cpu/address_loop[10].pc_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hh
                                                       CPU/pblaze_rom/kcpsm6_rom_hh
    SLICE_X5Y24.A2       net (fanout=1)        1.199   CPU/pblaze_rom/n0019<5>
    SLICE_X5Y24.AMUX     Tilo                  0.313   CPU/instruction<17>
                                                       CPU/pblaze_rom/s6_4k_mux14_lut/LUT5
    SLICE_X7Y25.C2       net (fanout=14)       0.846   CPU/instruction<14>
    SLICE_X7Y25.CMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_DECODE0
                                                       CPU/pblaze_cpu/move_type_lut/LUT5
    SLICE_X5Y26.B4       net (fanout=1)        0.967   CPU/pblaze_cpu/returni_type
    SLICE_X5Y26.BMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_VECTOR1
                                                       CPU/pblaze_cpu/pc_mode1_lut/LUT5
    SLICE_X4Y26.D1       net (fanout=13)       1.532   CPU/pblaze_cpu/pc_mode<0>
    SLICE_X4Y26.COUT     Topcyd                0.260   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.high_int_vector.pc_lut
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<3>
    SLICE_X4Y27.COUT     Tbyp                  0.076   CPU/pblaze_cpu/KCPSM6_PC1
                                                       CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<7>
    SLICE_X4Y28.CLK      Tcinck                0.341   CPU/pblaze_cpu/KCPSM6_PC2
                                                       CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy
                                                       CPU/pblaze_cpu/address_loop[10].pc_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.016ns (3.466ns logic, 4.550ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_lh (RAM)
  Destination:          CPU/pblaze_cpu/address_loop[10].pc_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.900ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.240 - 0.250)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_lh to CPU/pblaze_cpu/address_loop[10].pc_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_lh
                                                       CPU/pblaze_rom/kcpsm6_rom_lh
    SLICE_X6Y24.D3       net (fanout=1)        1.439   CPU/pblaze_rom/n0015<4>
    SLICE_X6Y24.D        Tilo                  0.203   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux12_lut/LUT6
    SLICE_X7Y25.C1       net (fanout=15)       0.600   CPU/instruction<13>
    SLICE_X7Y25.CMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_DECODE0
                                                       CPU/pblaze_cpu/move_type_lut/LUT5
    SLICE_X5Y26.B4       net (fanout=1)        0.967   CPU/pblaze_cpu/returni_type
    SLICE_X5Y26.BMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_VECTOR1
                                                       CPU/pblaze_cpu/pc_mode1_lut/LUT5
    SLICE_X4Y26.D1       net (fanout=13)       1.532   CPU/pblaze_cpu/pc_mode<0>
    SLICE_X4Y26.COUT     Topcyd                0.260   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.high_int_vector.pc_lut
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<3>
    SLICE_X4Y27.COUT     Tbyp                  0.076   CPU/pblaze_cpu/KCPSM6_PC1
                                                       CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<7>
    SLICE_X4Y28.CLK      Tcinck                0.341   CPU/pblaze_cpu/KCPSM6_PC2
                                                       CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy
                                                       CPU/pblaze_cpu/address_loop[10].pc_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.900ns (3.356ns logic, 4.544ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_clkfx = PERIOD TIMEGRP "clock_generator_clkfx"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UART/receiver/data_width_loop[1].storage_srl (SLICE_X44Y45.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/receiver/data1_flop (FF)
  Destination:          UART/receiver/data_width_loop[1].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART/receiver/data1_flop to UART/receiver/data_width_loop[1].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y45.DQ      Tcko                  0.198   UART/receiver/UART_RX6_2
                                                       UART/receiver/data1_flop
    SLICE_X44Y45.DI      net (fanout=2)        0.017   UART/receiver/data<1>
    SLICE_X44Y45.CLK     Tdh         (-Th)    -0.033   UART/receiver/UART_RX6_5
                                                       UART/receiver/data_width_loop[1].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point UART/receiver/data_width_loop[7].storage_srl (SLICE_X44Y45.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/receiver/data7_flop (FF)
  Destination:          UART/receiver/data_width_loop[7].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART/receiver/data7_flop to UART/receiver/data_width_loop[7].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y45.AQ      Tcko                  0.198   UART/receiver/UART_RX6_2
                                                       UART/receiver/data7_flop
    SLICE_X44Y45.AI      net (fanout=2)        0.023   UART/receiver/data<7>
    SLICE_X44Y45.CLK     Tdh         (-Th)    -0.030   UART/receiver/UART_RX6_5
                                                       UART/receiver/data_width_loop[7].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.251ns (0.228ns logic, 0.023ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_cpu/stack_ram_low_RAMC (SLICE_X6Y26.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pblaze_cpu/address_loop[0].pc_flop (FF)
  Destination:          CPU/pblaze_cpu/stack_ram_low_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/pblaze_cpu/address_loop[0].pc_flop to CPU/pblaze_cpu/stack_ram_low_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.AQ       Tcko                  0.200   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[0].pc_flop
    SLICE_X6Y26.CX       net (fanout=6)        0.258   CPU/address<0>
    SLICE_X6Y26.CLK      Tdh         (-Th)     0.098   CPU/pblaze_cpu/KCPSM6_STACK_RAM0
                                                       CPU/pblaze_cpu/stack_ram_low_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.102ns logic, 0.258ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_clkfx = PERIOD TIMEGRP "clock_generator_clkfx"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Logical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" 
TS_clock_generator_clkfx *         0.112903226 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1362 paths analyzed, 297 endpoints analyzed, 49 failing endpoints
 49 timing errors detected. (49 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 261.967ns.
--------------------------------------------------------------------------------

Paths for end point ac/shift_out_9 (SLICE_X4Y112.B4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_9 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.707ns (Levels of Logic = 2)
  Clock Path Skew:      5.386ns (6.655 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA25  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y112.B4      net (fanout=1)        4.071   RAMRapper/ram_rd_bus<25>
    SLICE_X7Y112.B       Tilo                  0.259   ac/shift_temp<9>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT161
    SLICE_X4Y112.B4      net (fanout=1)        0.464   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<9>
    SLICE_X4Y112.CLK     Tas                   0.213   ac/_n0079_inv
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT161
                                                       ac/shift_out_9
    -------------------------------------------------  ---------------------------
    Total                                      7.707ns (3.172ns logic, 4.535ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_9 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.343ns (Levels of Logic = 2)
  Clock Path Skew:      5.386ns (6.655 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA9   Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y112.B6      net (fanout=1)        3.707   RAMRapper/ram_rd_bus<9>
    SLICE_X7Y112.B       Tilo                  0.259   ac/shift_temp<9>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT161
    SLICE_X4Y112.B4      net (fanout=1)        0.464   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<9>
    SLICE_X4Y112.CLK     Tas                   0.213   ac/_n0079_inv
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT161
                                                       ac/shift_out_9
    -------------------------------------------------  ---------------------------
    Total                                      7.343ns (3.172ns logic, 4.171ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          ac/shift_out_9 (FF)
  Requirement:          0.946ns
  Data Path Delay:      3.204ns (Levels of Logic = 2)
  Clock Path Skew:      2.874ns (3.610 - 0.736)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Fast Process Corner: address_0 to ac/shift_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.AQ       Tcko                  0.248   address<9>
                                                       address_0
    SLICE_X7Y112.B3      net (fanout=23)       2.385   address<0>
    SLICE_X7Y112.B       Tilo                  0.166   ac/shift_temp<9>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT161
    SLICE_X4Y112.B4      net (fanout=1)        0.232   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<9>
    SLICE_X4Y112.CLK     Tas                   0.173   ac/_n0079_inv
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT161
                                                       ac/shift_out_9
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (0.587ns logic, 2.617ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_out_11 (SLICE_X4Y113.C6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_11 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.692ns (Levels of Logic = 2)
  Clock Path Skew:      5.385ns (6.654 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA11  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y114.D4      net (fanout=1)        3.688   RAMRapper/ram_rd_bus<11>
    SLICE_X1Y114.D       Tilo                  0.259   ac/shift_temp<11>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT31
    SLICE_X4Y113.C6      net (fanout=1)        0.704   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<11>
    SLICE_X4Y113.CLK     Tas                   0.341   ac/shift_out<11>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT31
                                                       ac/shift_out_11
    -------------------------------------------------  ---------------------------
    Total                                      7.692ns (3.300ns logic, 4.392ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_11 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.637ns (Levels of Logic = 2)
  Clock Path Skew:      5.385ns (6.654 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA27  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y114.D5      net (fanout=1)        3.633   RAMRapper/ram_rd_bus<27>
    SLICE_X1Y114.D       Tilo                  0.259   ac/shift_temp<11>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT31
    SLICE_X4Y113.C6      net (fanout=1)        0.704   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<11>
    SLICE_X4Y113.CLK     Tas                   0.341   ac/shift_out<11>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT31
                                                       ac/shift_out_11
    -------------------------------------------------  ---------------------------
    Total                                      7.637ns (3.300ns logic, 4.337ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          ac/shift_out_11 (FF)
  Requirement:          0.946ns
  Data Path Delay:      3.073ns (Levels of Logic = 2)
  Clock Path Skew:      2.873ns (3.609 - 0.736)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Fast Process Corner: address_0 to ac/shift_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.AQ       Tcko                  0.248   address<9>
                                                       address_0
    SLICE_X1Y114.D3      net (fanout=23)       1.974   address<0>
    SLICE_X1Y114.D       Tilo                  0.166   ac/shift_temp<11>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT31
    SLICE_X4Y113.C6      net (fanout=1)        0.439   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<11>
    SLICE_X4Y113.CLK     Tas                   0.246   ac/shift_out<11>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT31
                                                       ac/shift_out_11
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (0.660ns logic, 2.413ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_out_13 (SLICE_X3Y114.A6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_13 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.680ns (Levels of Logic = 2)
  Clock Path Skew:      5.386ns (6.655 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA13  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y113.A6      net (fanout=1)        4.071   RAMRapper/ram_rd_bus<13>
    SLICE_X1Y113.A       Tilo                  0.259   ac/shift_temp<7>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT51
    SLICE_X3Y114.A6      net (fanout=1)        0.328   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<13>
    SLICE_X3Y114.CLK     Tas                   0.322   ac/shift_out<7>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT51
                                                       ac/shift_out_13
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (3.281ns logic, 4.399ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_13 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.227ns (Levels of Logic = 2)
  Clock Path Skew:      5.386ns (6.655 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA29  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y113.A5      net (fanout=1)        3.618   RAMRapper/ram_rd_bus<29>
    SLICE_X1Y113.A       Tilo                  0.259   ac/shift_temp<7>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT51
    SLICE_X3Y114.A6      net (fanout=1)        0.328   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<13>
    SLICE_X3Y114.CLK     Tas                   0.322   ac/shift_out<7>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT51
                                                       ac/shift_out_13
    -------------------------------------------------  ---------------------------
    Total                                      7.227ns (3.281ns logic, 3.946ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          ac/shift_out_13 (FF)
  Requirement:          0.946ns
  Data Path Delay:      3.162ns (Levels of Logic = 2)
  Clock Path Skew:      2.874ns (3.610 - 0.736)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Fast Process Corner: address_0 to ac/shift_out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y69.AQ       Tcko                  0.248   address<9>
                                                       address_0
    SLICE_X1Y113.A3      net (fanout=23)       2.361   address<0>
    SLICE_X1Y113.A       Tilo                  0.166   ac/shift_temp<7>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT51
    SLICE_X3Y114.A6      net (fanout=1)        0.151   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<13>
    SLICE_X3Y114.CLK     Tas                   0.236   ac/shift_out<7>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT51
                                                       ac/shift_out_13
    -------------------------------------------------  ---------------------------
    Total                                      3.162ns (0.650ns logic, 2.512ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ac/shift_in_3 (SLICE_X2Y117.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_in_2 (FF)
  Destination:          ac/shift_in_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_in_2 to ac/shift_in_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y117.BQ      Tcko                  0.234   ac/shift_in<6>
                                                       ac/shift_in_2
    SLICE_X2Y117.B5      net (fanout=2)        0.063   ac/shift_in<2>
    SLICE_X2Y117.CLK     Tah         (-Th)    -0.131   ac/shift_in<6>
                                                       ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT101
                                                       ac/shift_in_3
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.365ns logic, 0.063ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_in_12 (SLICE_X2Y116.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_in_11 (FF)
  Destination:          ac/shift_in_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_in_11 to ac/shift_in_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y116.BQ      Tcko                  0.234   ac/shift_in<15>
                                                       ac/shift_in_11
    SLICE_X2Y116.B5      net (fanout=2)        0.064   ac/shift_in<11>
    SLICE_X2Y116.CLK     Tah         (-Th)    -0.131   ac/shift_in<15>
                                                       ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT41
                                                       ac/shift_in_12
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.365ns logic, 0.064ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_temp_7 (SLICE_X1Y113.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_temp_7 (FF)
  Destination:          ac/shift_temp_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_temp_7 to ac/shift_temp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y113.DQ      Tcko                  0.198   ac/shift_temp<7>
                                                       ac/shift_temp_7
    SLICE_X1Y113.D6      net (fanout=1)        0.017   ac/shift_temp<7>
    SLICE_X1Y113.CLK     Tah         (-Th)    -0.215   ac/shift_temp<7>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT141
                                                       ac/shift_temp_7
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.413ns logic, 0.017ns route)
                                                       (96.0% logic, 4.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 88.141ns (period - (min high pulse limit / (high pulse / period)))
  Period: 88.571ns
  High pulse: 44.285ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ac/_n0079_inv/SR
  Logical resource: ac/shift_out_9/SR
  Location pin: SLICE_X4Y112.SR
  Clock network: reset_pll_IBUF
--------------------------------------------------------------------------------
Slack: 88.141ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio_input_sample<3>/CLK
  Logical resource: audio_input_sample_0/CK
  Location pin: SLICE_X0Y112.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------
Slack: 88.141ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio_input_sample<3>/CLK
  Logical resource: audio_input_sample_1/CK
  Location pin: SLICE_X0Y112.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" 
TS_clock_generator_clkfx * 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 401 paths analyzed, 201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.363ns.
--------------------------------------------------------------------------------

Paths for end point av_config/control/sdat (SLICE_X11Y106.C3), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/stage_0 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.122ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.235 - 0.244)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/stage_0 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y103.AQ     Tcko                  0.447   av_config/control/stage<2>
                                                       av_config/control/stage_0
    SLICE_X12Y97.C4      net (fanout=12)       1.177   av_config/control/stage<0>
    SLICE_X12Y97.CMUX    Tilo                  0.343   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y99.C3      net (fanout=1)        0.532   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y99.CMUX    Tilo                  0.343   av_config/control/data<12>
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X11Y106.C3     net (fanout=1)        0.958   av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X11Y106.CLK    Tas                   0.322   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (1.455ns logic, 2.667ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/stage_0 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.975ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.235 - 0.244)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/stage_0 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y103.AQ     Tcko                  0.447   av_config/control/stage<2>
                                                       av_config/control/stage_0
    SLICE_X12Y97.D5      net (fanout=12)       1.035   av_config/control/stage<0>
    SLICE_X12Y97.CMUX    Topdc                 0.338   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_8
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y99.C3      net (fanout=1)        0.532   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y99.CMUX    Tilo                  0.343   av_config/control/data<12>
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X11Y106.C3     net (fanout=1)        0.958   av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X11Y106.CLK    Tas                   0.322   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (1.450ns logic, 2.525ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/stage_2 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.235 - 0.244)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/stage_2 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y103.CQ     Tcko                  0.447   av_config/control/stage<2>
                                                       av_config/control/stage_2
    SLICE_X12Y97.CX      net (fanout=13)       1.206   av_config/control/stage<2>
    SLICE_X12Y97.CMUX    Tcxc                  0.163   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y99.C3      net (fanout=1)        0.532   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y99.CMUX    Tilo                  0.343   av_config/control/data<12>
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X11Y106.C3     net (fanout=1)        0.958   av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X11Y106.CLK    Tas                   0.322   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (1.275ns logic, 2.696ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/stage_0 (SLICE_X10Y103.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_0 (FF)
  Destination:          av_config/control/stage_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.230 - 0.254)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_0 to av_config/control/stage_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.AQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_0
    SLICE_X9Y109.D2      net (fanout=5)        0.612   av_config/control/sclk_divider<0>
    SLICE_X9Y109.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y104.A1     net (fanout=3)        1.110   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y104.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X10Y103.CE     net (fanout=2)        0.419   av_config/control/_n0071_inv
    SLICE_X10Y103.CLK    Tceck                 0.331   av_config/control/stage<2>
                                                       av_config/control/stage_0
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (1.238ns logic, 2.141ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_2 (FF)
  Destination:          av_config/control/stage_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.156ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.230 - 0.254)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_2 to av_config/control/stage_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.DQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_2
    SLICE_X9Y109.D5      net (fanout=3)        0.389   av_config/control/sclk_divider<2>
    SLICE_X9Y109.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y104.A1     net (fanout=3)        1.110   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y104.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X10Y103.CE     net (fanout=2)        0.419   av_config/control/_n0071_inv
    SLICE_X10Y103.CLK    Tceck                 0.331   av_config/control/stage<2>
                                                       av_config/control/stage_0
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (1.238ns logic, 1.918ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_1 (FF)
  Destination:          av_config/control/stage_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.024ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.230 - 0.254)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_1 to av_config/control/stage_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.BQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_1
    SLICE_X9Y109.D4      net (fanout=4)        0.257   av_config/control/sclk_divider<1>
    SLICE_X9Y109.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y104.A1     net (fanout=3)        1.110   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y104.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X10Y103.CE     net (fanout=2)        0.419   av_config/control/_n0071_inv
    SLICE_X10Y103.CLK    Tceck                 0.331   av_config/control/stage<2>
                                                       av_config/control/stage_0
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (1.238ns logic, 1.786ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/stage_2 (SLICE_X10Y103.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_0 (FF)
  Destination:          av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.343ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.230 - 0.254)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_0 to av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.AQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_0
    SLICE_X9Y109.D2      net (fanout=5)        0.612   av_config/control/sclk_divider<0>
    SLICE_X9Y109.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y104.A1     net (fanout=3)        1.110   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y104.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X10Y103.CE     net (fanout=2)        0.419   av_config/control/_n0071_inv
    SLICE_X10Y103.CLK    Tceck                 0.295   av_config/control/stage<2>
                                                       av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.202ns logic, 2.141ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_2 (FF)
  Destination:          av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.230 - 0.254)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_2 to av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.DQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_2
    SLICE_X9Y109.D5      net (fanout=3)        0.389   av_config/control/sclk_divider<2>
    SLICE_X9Y109.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y104.A1     net (fanout=3)        1.110   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y104.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X10Y103.CE     net (fanout=2)        0.419   av_config/control/_n0071_inv
    SLICE_X10Y103.CLK    Tceck                 0.295   av_config/control/stage<2>
                                                       av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (1.202ns logic, 1.918ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_1 (FF)
  Destination:          av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.988ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.230 - 0.254)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_1 to av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.BQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_1
    SLICE_X9Y109.D4      net (fanout=4)        0.257   av_config/control/sclk_divider<1>
    SLICE_X9Y109.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y104.A1     net (fanout=3)        1.110   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y104.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X10Y103.CE     net (fanout=2)        0.419   av_config/control/_n0071_inv
    SLICE_X10Y103.CLK    Tceck                 0.295   av_config/control/stage<2>
                                                       av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (1.202ns logic, 1.786ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clock_generator_clkfx * 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point av_config/control/sclk_divider_3 (SLICE_X8Y109.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/control/sclk_divider_1 (FF)
  Destination:          av_config/control/sclk_divider_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/control/sclk_divider_1 to av_config/control/sclk_divider_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.BQ      Tcko                  0.198   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_1
    SLICE_X8Y109.A5      net (fanout=4)        0.068   av_config/control/sclk_divider<1>
    SLICE_X8Y109.CLK     Tah         (-Th)    -0.121   av_config/control/sclk_divider<5>
                                                       av_config/control/Mcount_sclk_divider31
                                                       av_config/control/sclk_divider_3
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.319ns logic, 0.068ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/sclk_divider_5 (SLICE_X8Y109.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/control/sclk_divider_0 (FF)
  Destination:          av_config/control/sclk_divider_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/control/sclk_divider_0 to av_config/control/sclk_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.AQ      Tcko                  0.198   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_0
    SLICE_X8Y109.B6      net (fanout=5)        0.035   av_config/control/sclk_divider<0>
    SLICE_X8Y109.CLK     Tah         (-Th)    -0.190   av_config/control/sclk_divider<5>
                                                       av_config/control/Mcount_sclk_divider51
                                                       av_config/control/sclk_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.388ns logic, 0.035ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/clock_en (SLICE_X11Y105.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/control/clock_en (FF)
  Destination:          av_config/control/clock_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/control/clock_en to av_config/control/clock_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.AQ     Tcko                  0.198   av_config/control/clock_en
                                                       av_config/control/clock_en
    SLICE_X11Y105.A6     net (fanout=2)        0.025   av_config/control/clock_en
    SLICE_X11Y105.CLK    Tah         (-Th)    -0.215   av_config/control/clock_en
                                                       av_config/control/stage[4]_PWR_63_o_Select_15_o11
                                                       av_config/control/clock_en
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clock_generator_clkfx * 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: pll/clkout0
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: av_config/control/sclk_divider<5>/CLK
  Logical resource: av_config/control/sclk_divider_3/CK
  Location pin: SLICE_X8Y109.CLK
  Clock network: main_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: av_config/control/sclk_divider<5>/SR
  Logical resource: av_config/control/sclk_divider_3/SR
  Location pin: SLICE_X8Y109.SR
  Clock network: av_config/i2c_start
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|  47273.817ns|            0|           87|            0|        51444|
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_180                      |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_0                        |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|     26.667ns| 126063.512ns|     78.872ns|           38|           49|         2045|        25119|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k0_bufg_in                    |             |             |             |             |             |             |             |
|  TS_clock_generator_clkfx     |     10.000ns|      8.663ns|     29.577ns|            0|           49|        23356|         1763|
|   TS_AUD_XCK_OBUF             |     88.571ns|    261.967ns|          N/A|           49|            0|         1362|            0|
|   TS_pll_clkout0              |     20.000ns|      4.363ns|          N/A|            0|            0|          401|            0|
| TS_RAMRapper_u_memory_interfac|     13.333ns|      9.529ns|          N/A|            0|            0|        24280|            0|
| e_memc3_infrastructure_inst_mc|             |             |             |             |             |             |             |
| b_drp_clk_bufg_in             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.529|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 87  Score: 379910  (Setup/Max: 379910, Hold: 0)

Constraints cover 51444 paths, 0 nets, and 4357 connections

Design statistics:
   Minimum period: 126063.516ns{1}   (Maximum frequency:   0.008MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 27 15:30:12 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4649 MB



