ghdl -i rtl/vhdl/pkg/mpsoc_pkg.vhd
ghdl -i rtl/vhdl/pkg/mpsoc_msi_pkg.vhd

ghdl -i rtl/vhdl/generic/ahb3/mpsoc_msi_ahb3_interface.vhd
ghdl -i rtl/vhdl/generic/ahb3/mpsoc_msi_ahb3_master_port.vhd
ghdl -i rtl/vhdl/generic/ahb3/mpsoc_msi_ahb3_slave_port.vhd
ghdl -i rtl/vhdl/generic/wb/mpsoc_msi_wb_interface.vhd
ghdl -i rtl/vhdl/generic/wb/mpsoc_msi_wb_master_port.vhd
ghdl -i rtl/vhdl/generic/wb/mpsoc_msi_wb_slave_port.vhd

ghdl -i rtl/vhdl/misd/ahb3/mpsoc_misd_memory_ahb3_interface.vhd
ghdl -i rtl/vhdl/misd/ahb3/mpsoc_misd_memory_ahb3_master_port.vhd
ghdl -i rtl/vhdl/misd/ahb3/mpsoc_misd_memory_ahb3_slave_port.vhd
ghdl -i rtl/vhdl/misd/wb/mpsoc_misd_memory_wb_interface.vhd
ghdl -i rtl/vhdl/misd/wb/mpsoc_misd_memory_wb_master_port.vhd
ghdl -i rtl/vhdl/misd/wb/mpsoc_misd_memory_wb_slave_port.vhd

ghdl -i rtl/vhdl/simd/ahb3/mpsoc_simd_memory_ahb3_interface.vhd
ghdl -i rtl/vhdl/simd/ahb3/mpsoc_simd_memory_ahb3_master_port.vhd
ghdl -i rtl/vhdl/simd/ahb3/mpsoc_simd_memory_ahb3_slave_port.vhd
ghdl -i rtl/vhdl/simd/wb/mpsoc_simd_memory_wb_interface.vhd
ghdl -i rtl/vhdl/simd/wb/mpsoc_simd_memory_wb_master_port.vhd
ghdl -i rtl/vhdl/simd/wb/mpsoc_simd_memory_wb_slave_port.vhd

ghdl -i bench/vhdl/regression/mpsoc_msi_testbench.vhd

ghdl -m mpsoc_msi_testbench

ghdl -r mpsoc_msi_testbench --ieee-asserts=disable-at-0 --disp-tree=inst > mpsoc_msi_testbench.tree
