{
  "module_name": "dcn314_clk_mgr.h",
  "hash_id": "303fbe7e807e1a9a3559cb88638b38db1f88c3e72c5f437b549663539beb70ef",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/dcn314_clk_mgr.h",
  "human_readable_source": " \n \n\n#ifndef __DCN314_CLK_MGR_H__\n#define __DCN314_CLK_MGR_H__\n#include \"clk_mgr_internal.h\"\n\nstruct dcn314_watermarks;\n\nstruct dcn314_smu_watermark_set {\n\tstruct dcn314_watermarks *wm_set;\n\tunion large_integer mc_address;\n};\n\nstruct clk_mgr_dcn314 {\n\tstruct clk_mgr_internal base;\n\tstruct dcn314_smu_watermark_set smu_wm_set;\n};\n\nbool dcn314_are_clock_states_equal(struct dc_clocks *a,\n\t\tstruct dc_clocks *b);\n\nvoid dcn314_update_clocks(struct clk_mgr *clk_mgr_base,\n\t\t\tstruct dc_state *context,\n\t\t\tbool safe_to_lower);\n\nvoid dcn314_clk_mgr_construct(struct dc_context *ctx,\n\t\tstruct clk_mgr_dcn314 *clk_mgr,\n\t\tstruct pp_smu_funcs *pp_smu,\n\t\tstruct dccg *dccg);\n\nvoid dcn314_clk_mgr_destroy(struct clk_mgr_internal *clk_mgr_int);\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}