{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 13:47:48 2014 " "Info: Processing started: Wed Sep 24 13:47:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT16A.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CNT16A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT16A-one " "Info: Found design unit 1: CNT16A-one" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT16A " "Info: Found entity 1: CNT16A" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT4A.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CNT4A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT4A-one " "Info: Found design unit 1: CNT4A-one" {  } { { "CNT4A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT4A.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT4A " "Info: Found entity 1: CNT4A" {  } { { "CNT4A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT4A.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DECODE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODE-one " "Info: Found design unit 1: DECODE-one" {  } { { "DECODE.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/DECODE.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Info: Found entity 1: DECODE" {  } { { "DECODE.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/DECODE.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DLATCH8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DLATCH8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLATCH8-one " "Info: Found design unit 1: DLATCH8-one" {  } { { "DLATCH8.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/DLATCH8.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DLATCH8 " "Info: Found entity 1: DLATCH8" {  } { { "DLATCH8.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/DLATCH8.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ENCODE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ENCODE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ENCODE-one " "Info: Found design unit 1: ENCODE-one" {  } { { "ENCODE.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/ENCODE.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ENCODE " "Info: Found entity 1: ENCODE" {  } { { "ENCODE.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/ENCODE.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FREDIV.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file FREDIV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREDIV-one " "Info: Found design unit 1: FREDIV-one" {  } { { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FREDIV " "Info: Found entity 1: FREDIV" {  } { { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file REG4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG4-one " "Info: Found design unit 1: REG4-one" {  } { { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG4 " "Info: Found entity 1: REG4" {  } { { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TFTKEYSTM32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TFTKEYSTM32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TFTKEYSTM32 " "Info: Found entity 1: TFTKEYSTM32" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TS16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TS16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TS16-one " "Info: Found design unit 1: TS16-one" {  } { { "TS16.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TS16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TS16 " "Info: Found entity 1: TS16" {  } { { "TS16.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TS16.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TS4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TS4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TS4-one " "Info: Found design unit 1: TS4-one" {  } { { "TS4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TS4.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TS4 " "Info: Found entity 1: TS4" {  } { { "TS4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TS4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TFTKEYSTM32 " "Info: Elaborating entity \"TFTKEYSTM32\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT16A CNT16A:inst7 " "Info: Elaborating entity \"CNT16A\" for hierarchy \"CNT16A:inst7\"" {  } { { "TFTKEYSTM32.bdf" "inst7" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 456 800 896 552 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREDIV FREDIV:inst11 " "Info: Elaborating entity \"FREDIV\" for hierarchy \"FREDIV:inst11\"" {  } { { "TFTKEYSTM32.bdf" "inst11" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 328 560 656 424 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENCODE ENCODE:inst2 " "Info: Elaborating entity \"ENCODE\" for hierarchy \"ENCODE:inst2\"" {  } { { "TFTKEYSTM32.bdf" "inst2" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 440 560 656 568 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLATCH8 DLATCH8:inst5 " "Info: Elaborating entity \"DLATCH8\" for hierarchy \"DLATCH8:inst5\"" {  } { { "TFTKEYSTM32.bdf" "inst5" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 848 656 776 944 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst " "Info: Elaborating entity \"74139\" for hierarchy \"74139:inst\"" {  } { { "TFTKEYSTM32.bdf" "inst" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 840 928 1048 1000 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst " "Info: Elaborated megafunction instantiation \"74139:inst\"" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 840 928 1048 1000 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS16 TS16:inst4 " "Info: Elaborating entity \"TS16\" for hierarchy \"TS16:inst4\"" {  } { { "TFTKEYSTM32.bdf" "inst4" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1400 720 856 1496 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS4 TS4:inst17 " "Info: Elaborating entity \"TS4\" for hierarchy \"TS4:inst17\"" {  } { { "TFTKEYSTM32.bdf" "inst17" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 648 832 960 744 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG4 REG4:inst16 " "Info: Elaborating entity \"REG4\" for hierarchy \"REG4:inst16\"" {  } { { "TFTKEYSTM32.bdf" "inst16" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 656 552 672 752 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT4A CNT4A:inst13 " "Info: Elaborating entity \"CNT4A\" for hierarchy \"CNT4A:inst13\"" {  } { { "TFTKEYSTM32.bdf" "inst13" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 328 728 824 424 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE DECODE:inst14 " "Info: Elaborating entity \"DECODE\" for hierarchy \"DECODE:inst14\"" {  } { { "TFTKEYSTM32.bdf" "inst14" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 328 872 992 424 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Info: Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Info: Implemented 32 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Info: Implemented 42 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 13:47:49 2014 " "Info: Processing ended: Wed Sep 24 13:47:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
