#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Aug 21 10:29:58 2017
# Process ID: 7188
# Current directory: C:/College/Thesis/VivadoProjects/AES_encrypt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9160 C:\College\Thesis\VivadoProjects\AES_encrypt\AES_encrypt.xpr
# Log file: C:/College/Thesis/VivadoProjects/AES_encrypt/vivado.log
# Journal file: C:/College/Thesis/VivadoProjects/AES_encrypt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/test.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 865.102 ; gain = 159.633
update_compile_order -fileset sources_1
reset_run blk_mem_gen_0_synth_1
reset_run blk_mem_gen_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
[Mon Aug 21 10:32:52 2017] Launched blk_mem_gen_0_synth_1, blk_mem_gen_1_synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/blk_mem_gen_0_synth_1/runme.log
blk_mem_gen_1_synth_1: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/blk_mem_gen_1_synth_1/runme.log
[Mon Aug 21 10:32:52 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
generate_target Simulation [get_files C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -force -quiet
generate_target Simulation [get_files C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -force -quiet
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1212.371 ; gain = 323.910
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1291.605 ; gain = 79.234
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 10:36:31 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 10:36:31 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1644.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1663.125 ; gain = 774.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 10:47:32 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 10:48:53 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 10:48:53 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1708.547 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/PlaintextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/ciphertextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port expandedKeyBRAMOUT is not allowed [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aes_enc_tb_behav xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:44]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 10:55:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 10:55:05 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_behav -key {Behavioral:sim_1:Functional:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B1.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.547 ; gain = 0.000
add_wave {{/aes_enc_tb/T/EK0}} 
add_wave {{/aes_enc_tb/T/PT1}} 
save_wave_config {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/PlaintextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/ciphertextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port expandedKeyBRAMOUT is not allowed [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aes_enc_tb_behav xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:44]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 10:57:34 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 10:57:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_behav -key {Behavioral:sim_1:Functional:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B1.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1728.883 ; gain = 0.000
save_wave_config {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg}
add_files -fileset sim_1 -norecurse C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
set_property xsim.view C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/PlaintextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/ciphertextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port expandedKeyBRAMOUT is not allowed [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aes_enc_tb_behav xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:44]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 10:59:13 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 10:59:13 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_behav -key {Behavioral:sim_1:Functional:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B1.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1728.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 11:05:17 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 11:05:17 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1728.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1728.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.883 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 11:09:06 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1728.883 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cipherTextDone [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 11:10:17 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 11:10:17 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1728.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1728.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 11:12:45 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 11:12:45 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1728.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1728.883 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Aug 21 11:16:30 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 11:17:44 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 11:17:44 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1765.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1765.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 11:31:53 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1765.641 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 11:33:36 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 11:33:36 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1765.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1765.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1777.336 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 11:36:42 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 21 11:37:27 2017] Launched impl_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1777.336 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 11:40:00 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 11:40:00 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1777.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1777.336 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/PlaintextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/ciphertextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/encryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aes_enc_tb_behav xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:44]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.encryption
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 11:40:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 11:40:18 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_behav -key {Behavioral:sim_1:Functional:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B1.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1777.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/PlaintextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/ciphertextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/encryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aes_enc_tb_behav xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:44]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.encryption
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 11:44:51 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 11:44:51 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_behav -key {Behavioral:sim_1:Functional:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B1.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1777.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1777.336 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 11:46:12 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1777.336 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 11:47:33 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 11:47:33 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1777.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1777.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 11:50:51 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 11:52:17 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 11:52:17 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1784.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1800.250 ; gain = 15.730
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 11:57:26 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 11:58:45 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 11:58:45 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1800.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1800.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1800.250 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 12:02:36 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1832.785 ; gain = 32.535
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:04:22 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:04:22 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1832.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1832.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1832.785 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 12:05:39 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:07:29 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:07:29 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1832.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1832.785 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/PlaintextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/ciphertextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/encryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aes_enc_tb_behav xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:43]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.encryption
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:07:57 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:07:57 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_behav -key {Behavioral:sim_1:Functional:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B1.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1832.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1832.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 12:11:23 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1832.785 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:12:33 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:12:33 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1832.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1832.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1832.785 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 12:30:32 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1926.254 ; gain = 16.320
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:31:42 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:31:42 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1926.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1926.254 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/PlaintextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/ciphertextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/encryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aes_enc_tb_behav xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:43]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.encryption
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:32:14 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:32:14 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_behav -key {Behavioral:sim_1:Functional:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B1.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1926.301 ; gain = 0.047
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 12:34:16 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1934.984 ; gain = 8.684
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:35:34 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:35:34 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1934.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 960 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1934.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:36:57 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:36:57 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1940.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 810 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1940.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1940.207 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 12:39:33 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1940.207 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 12:40:31 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:41:36 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:41:36 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1940.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 810 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1940.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1940.207 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:43:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:43:28 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1940.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 810 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1940.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1940.207 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 12:48:37 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1940.207 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:49:47 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:49:47 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1940.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 810 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1940.207 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/PlaintextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/ciphertextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/encryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aes_enc_tb_behav xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:43]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.encryption
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:51:21 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:51:21 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_behav -key {Behavioral:sim_1:Functional:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B1.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 810 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1940.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1940.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 12:55:07 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1955.277 ; gain = 15.070
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 12:56:17 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 12:56:17 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1955.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 810 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1955.277 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1955.277 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 13:00:55 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1956.648 ; gain = 1.371
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 13:02:22 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 13:02:22 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1956.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 810 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1956.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1956.648 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Aug 21 13:08:37 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1957.559 ; gain = 0.910
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 13:09:53 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 13:09:53 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1957.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 810 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1957.559 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/Test1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/PlaintextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/ciphertextAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/encryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aes_enc_tb_behav xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/new/top.v:43]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.encryption
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav/xsim.dir/aes_enc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 13:10:10 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 13:10:10 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_behav -key {Behavioral:sim_1:Functional:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module aes_enc_tb.T.B1.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 810 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1957.559 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Aug 21 13:13:35 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.runs/synth_1/runme.log
current_sim simulation_31
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
WARNING: [Vivado 12-3661] Failed to remove file:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/simulate.log
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'B0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'B1'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_enc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/Test1.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj aes_enc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/aes_enc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlaintextAddrCounter
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module encryption
INFO: [VRFC 10-311] analyzing module expandedKeyAddrCounter
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 036f8e38103f480f9a48b6941301fc84 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_enc_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes_enc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_enc_tb_time_synth.sdf", for root module "aes_enc_tb/T".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100010001...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111000001...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.encryption
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.expandedKeyAddrCounter
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.PlaintextAddrCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.aes_enc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_enc_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing/xsim.dir/aes_enc_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 21 13:15:00 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 21 13:15:00 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1978.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_enc_tb_time_synth -key {Post-Synthesis:sim_1:Timing:aes_enc_tb} -tclbatch {aes_enc_tb.tcl} -view {C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/College/Thesis/VivadoProjects/AES_encrypt/aes_enc_tb_behav1.wcfg
WARNING: Simulation object /aes_enc_tb/T/EK0/valid was not found in the design.
WARNING: Simulation object /aes_enc_tb/key was not found in the design.
WARNING: Simulation object /aes_enc_tb/T/PT1/valid was not found in the design.
source aes_enc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 810 ns : File "C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt.srcs/sim_1/new/aes_enc_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_enc_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1978.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1978.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
