
LCD_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005888  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08005998  08005998  00006998  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005dc4  08005dc4  000071d4  2**0
                  CONTENTS
  4 .ARM          00000008  08005dc4  08005dc4  00006dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005dcc  08005dcc  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005dcc  08005dcc  00006dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005dd0  08005dd0  00006dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08005dd4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  200001d4  08005fa8  000071d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08005fa8  000073b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006ac0  00000000  00000000  000071fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001700  00000000  00000000  0000dcbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d0  00000000  00000000  0000f3c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005ed  00000000  00000000  0000fb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a33  00000000  00000000  0001017d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ab8c  00000000  00000000  00027bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083fb9  00000000  00000000  0003273c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b66f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003044  00000000  00000000  000b6738  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000b977c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08005980 	.word	0x08005980

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08005980 	.word	0x08005980

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <LCD_I2C_WriteCommand>:
/* Exported macros -----------------------------------------------------------*/
/* Private macros ------------------------------------------------------------*/
/* Variables -----------------------------------------------------------------*/

/* Private functions ---------------------------------------------------------*/
static void LCD_I2C_WriteCommand(uint8_t command){//Enviar un byte de comando al controlador hitachi HD44780
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	4603      	mov	r3, r0
 8000b30:	71fb      	strb	r3, [r7, #7]
    uint8_t highnibble,lownibble,datos[4];

    highnibble = (command & 0xF0);
 8000b32:	79fb      	ldrb	r3, [r7, #7]
 8000b34:	f023 030f 	bic.w	r3, r3, #15
 8000b38:	73fb      	strb	r3, [r7, #15]
    lownibble  = (uint8_t)((command & 0x0F)<<4);
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	011b      	lsls	r3, r3, #4
 8000b3e:	73bb      	strb	r3, [r7, #14]

    datos[0] = highnibble | BACKLIGHT | PIN_EN; //backlight ON,    habilito EN (EN=1, RS=0)
 8000b40:	7bfb      	ldrb	r3, [r7, #15]
 8000b42:	f043 030c 	orr.w	r3, r3, #12
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	723b      	strb	r3, [r7, #8]
    datos[1] = highnibble | BACKLIGHT;          //backlight ON, deshabilito EN (EN=0, RS=0)
 8000b4a:	7bfb      	ldrb	r3, [r7, #15]
 8000b4c:	f043 0308 	orr.w	r3, r3, #8
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	727b      	strb	r3, [r7, #9]
    datos[2] = lownibble  | BACKLIGHT | PIN_EN; //backlight ON,    habilito EN (EN=1, RS=0)
 8000b54:	7bbb      	ldrb	r3, [r7, #14]
 8000b56:	f043 030c 	orr.w	r3, r3, #12
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	72bb      	strb	r3, [r7, #10]
    datos[3] = lownibble  | BACKLIGHT;		    //backlight ON, deshabilito EN (EN=0, RS=0)
 8000b5e:	7bbb      	ldrb	r3, [r7, #14]
 8000b60:	f043 0308 	orr.w	r3, r3, #8
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit (&hi2c1, PCF8574_ADDRESS, (uint8_t *)datos, 4, 100);
 8000b68:	f107 0208 	add.w	r2, r7, #8
 8000b6c:	2364      	movs	r3, #100	@ 0x64
 8000b6e:	9300      	str	r3, [sp, #0]
 8000b70:	2304      	movs	r3, #4
 8000b72:	214e      	movs	r1, #78	@ 0x4e
 8000b74:	4803      	ldr	r0, [pc, #12]	@ (8000b84 <LCD_I2C_WriteCommand+0x5c>)
 8000b76:	f001 f957 	bl	8001e28 <HAL_I2C_Master_Transmit>
}
 8000b7a:	bf00      	nop
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	200001f0 	.word	0x200001f0

08000b88 <LCD_I2C_WriteData>:


static void LCD_I2C_WriteData(uint8_t data){//Enviar un byte de datos al controlador hitachi HD44780
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af02      	add	r7, sp, #8
 8000b8e:	4603      	mov	r3, r0
 8000b90:	71fb      	strb	r3, [r7, #7]
	uint8_t highnibble,lownibble,datos[4];

    highnibble = (data & 0xF0);
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	f023 030f 	bic.w	r3, r3, #15
 8000b98:	73fb      	strb	r3, [r7, #15]
    lownibble  = (uint8_t)((data & 0x0F)<<4);
 8000b9a:	79fb      	ldrb	r3, [r7, #7]
 8000b9c:	011b      	lsls	r3, r3, #4
 8000b9e:	73bb      	strb	r3, [r7, #14]

    datos[0] = highnibble | BACKLIGHT | PIN_EN | PIN_RS; //backlight ON,    habilito EN (EN=1, RS=1)
 8000ba0:	7bfb      	ldrb	r3, [r7, #15]
 8000ba2:	f043 030d 	orr.w	r3, r3, #13
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	723b      	strb	r3, [r7, #8]
    datos[1] = highnibble | BACKLIGHT | PIN_RS;          //backlight ON, deshabilito EN (EN=0, RS=1)
 8000baa:	7bfb      	ldrb	r3, [r7, #15]
 8000bac:	f043 0309 	orr.w	r3, r3, #9
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	727b      	strb	r3, [r7, #9]
    datos[2] = lownibble  | BACKLIGHT | PIN_EN | PIN_RS; //backlight ON,    habilito EN (EN=1, RS=1)
 8000bb4:	7bbb      	ldrb	r3, [r7, #14]
 8000bb6:	f043 030d 	orr.w	r3, r3, #13
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	72bb      	strb	r3, [r7, #10]
    datos[3] = lownibble  | BACKLIGHT | PIN_RS;          //backlight ON, deshabilito EN (EN=0, RS=1)
 8000bbe:	7bbb      	ldrb	r3, [r7, #14]
 8000bc0:	f043 0309 	orr.w	r3, r3, #9
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit (&hi2c1, PCF8574_ADDRESS, (uint8_t *)datos, 4, 100);
 8000bc8:	f107 0208 	add.w	r2, r7, #8
 8000bcc:	2364      	movs	r3, #100	@ 0x64
 8000bce:	9300      	str	r3, [sp, #0]
 8000bd0:	2304      	movs	r3, #4
 8000bd2:	214e      	movs	r1, #78	@ 0x4e
 8000bd4:	4803      	ldr	r0, [pc, #12]	@ (8000be4 <LCD_I2C_WriteData+0x5c>)
 8000bd6:	f001 f927 	bl	8001e28 <HAL_I2C_Master_Transmit>
}
 8000bda:	bf00      	nop
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200001f0 	.word	0x200001f0

08000be8 <LCD_I2C_Init>:

/* Exported functions --------------------------------------------------------*/
void LCD_I2C_Init(void){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af02      	add	r7, sp, #8
	HAL_Delay(1000);                     //tiempo necesario para no obtener caracteres erroneos al energizar el lcd
 8000bee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000bf2:	f000 fd49 	bl	8001688 <HAL_Delay>
	HAL_I2C_Master_Transmit (&hi2c1, PCF8574_ADDRESS, 0, 1, 100); //mando un "0" (backlight apagado)
 8000bf6:	2364      	movs	r3, #100	@ 0x64
 8000bf8:	9300      	str	r3, [sp, #0]
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	214e      	movs	r1, #78	@ 0x4e
 8000c00:	4820      	ldr	r0, [pc, #128]	@ (8000c84 <LCD_I2C_Init+0x9c>)
 8000c02:	f001 f911 	bl	8001e28 <HAL_I2C_Master_Transmit>
	HAL_Delay(500);                      // esperar un tiempo mayor  a 100ms para VDD estable
 8000c06:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c0a:	f000 fd3d 	bl	8001688 <HAL_Delay>
    LCD_I2C_WriteCommand(MODE_4_BITS);   // function set, 4 bit mode
 8000c0e:	202c      	movs	r0, #44	@ 0x2c
 8000c10:	f7ff ff8a 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >100uS
 8000c14:	2001      	movs	r0, #1
 8000c16:	f000 fd37 	bl	8001688 <HAL_Delay>
    LCD_I2C_WriteCommand(MODE_4_BITS);   // function set, 4 bit mode otra vez segun datasheet
 8000c1a:	202c      	movs	r0, #44	@ 0x2c
 8000c1c:	f7ff ff84 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >100uS
 8000c20:	2001      	movs	r0, #1
 8000c22:	f000 fd31 	bl	8001688 <HAL_Delay>
    LCD_I2C_WriteCommand(MODE_4_BITS);   // function set, 4 bit mode otra vez segun datasheet
 8000c26:	202c      	movs	r0, #44	@ 0x2c
 8000c28:	f7ff ff7e 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >100uS
 8000c2c:	2001      	movs	r0, #1
 8000c2e:	f000 fd2b 	bl	8001688 <HAL_Delay>

    LCD_I2C_WriteCommand(0b00100000);    // mando el valor que me indica en la incializacion
 8000c32:	2020      	movs	r0, #32
 8000c34:	f7ff ff78 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >100uS
 8000c38:	2001      	movs	r0, #1
 8000c3a:	f000 fd25 	bl	8001688 <HAL_Delay>

    LCD_I2C_WriteCommand(MODE_4_BITS);   // function set, 4 bit mode otra vez segun datasheet
 8000c3e:	202c      	movs	r0, #44	@ 0x2c
 8000c40:	f7ff ff72 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >53uS
 8000c44:	2001      	movs	r0, #1
 8000c46:	f000 fd1f 	bl	8001688 <HAL_Delay>

    LCD_I2C_WriteCommand(DISPLAY_ON);    // display control on, cursor off, blink off
 8000c4a:	200c      	movs	r0, #12
 8000c4c:	f7ff ff6c 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >53uS
 8000c50:	2001      	movs	r0, #1
 8000c52:	f000 fd19 	bl	8001688 <HAL_Delay>

    LCD_I2C_WriteCommand(DISPLAY_CLEAR); // display control on, cursor off, blink off
 8000c56:	2001      	movs	r0, #1
 8000c58:	f7ff ff66 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >3mS
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	f000 fd13 	bl	8001688 <HAL_Delay>

    LCD_I2C_WriteCommand(ENTRY_MODE_SET);// cursor se mueve hacia la derecha, el contador de direcciones DDRAM (AC) m√°s 1
 8000c62:	2006      	movs	r0, #6
 8000c64:	f7ff ff60 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >53uS, fin de la inicializacion
 8000c68:	2001      	movs	r0, #1
 8000c6a:	f000 fd0d 	bl	8001688 <HAL_Delay>

    LCD_I2C_WriteCommand(0b00001100);    // mando el valor que me indica en la incializacion
 8000c6e:	200c      	movs	r0, #12
 8000c70:	f7ff ff5a 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >53uS
 8000c74:	2001      	movs	r0, #1
 8000c76:	f000 fd07 	bl	8001688 <HAL_Delay>

    LCD_I2C_ClearText();
 8000c7a:	f000 f805 	bl	8000c88 <LCD_I2C_ClearText>
}
 8000c7e:	bf00      	nop
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	200001f0 	.word	0x200001f0

08000c88 <LCD_I2C_ClearText>:

void LCD_I2C_ClearText(){// Limpiar el texto de la pantalla
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  LCD_I2C_WriteCommand(DISPLAY_CLEAR);
 8000c8c:	2001      	movs	r0, #1
 8000c8e:	f7ff ff4b 	bl	8000b28 <LCD_I2C_WriteCommand>
  HAL_Delay(5);
 8000c92:	2005      	movs	r0, #5
 8000c94:	f000 fcf8 	bl	8001688 <HAL_Delay>
}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <LCD_I2C_Blink>:

static void LCD_I2C_Blink(void){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
	LCD_I2C_WriteCommand(0x0F);
 8000ca0:	200f      	movs	r0, #15
 8000ca2:	f7ff ff41 	bl	8000b28 <LCD_I2C_WriteCommand>
}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <LCD_I2C_NoBlink>:
static void LCD_I2C_NoBlink(void){
 8000caa:	b580      	push	{r7, lr}
 8000cac:	af00      	add	r7, sp, #0
	LCD_I2C_WriteCommand(0x0C);
 8000cae:	200c      	movs	r0, #12
 8000cb0:	f7ff ff3a 	bl	8000b28 <LCD_I2C_WriteCommand>
}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <LCD_I2C_Set_Cursor_Blink>:

void LCD_I2C_Set_Cursor_Blink(uint8_t row, uint8_t col, uint8_t blink){
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
 8000cc2:	460b      	mov	r3, r1
 8000cc4:	71bb      	strb	r3, [r7, #6]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	717b      	strb	r3, [r7, #5]
	row = row - 1;//para empezar desde la fila    1 y no desde la fila    0
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	71fb      	strb	r3, [r7, #7]
	col = col - 1;//para empezar desde la columna 1 y no desde la columna 0
 8000cd0:	79bb      	ldrb	r3, [r7, #6]
 8000cd2:	3b01      	subs	r3, #1
 8000cd4:	71bb      	strb	r3, [r7, #6]
    //row -> 1,2,3,4        col -> 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20
    switch(row){
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	2b03      	cmp	r3, #3
 8000cda:	d81b      	bhi.n	8000d14 <LCD_I2C_Set_Cursor_Blink+0x5c>
 8000cdc:	a201      	add	r2, pc, #4	@ (adr r2, 8000ce4 <LCD_I2C_Set_Cursor_Blink+0x2c>)
 8000cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce2:	bf00      	nop
 8000ce4:	08000cf5 	.word	0x08000cf5
 8000ce8:	08000cfd 	.word	0x08000cfd
 8000cec:	08000d05 	.word	0x08000d05
 8000cf0:	08000d0d 	.word	0x08000d0d
        case 0: col = col + 0x80;break; // operacion para agregar ala fila 0 su columna "x"
 8000cf4:	79bb      	ldrb	r3, [r7, #6]
 8000cf6:	3b80      	subs	r3, #128	@ 0x80
 8000cf8:	71bb      	strb	r3, [r7, #6]
 8000cfa:	e00f      	b.n	8000d1c <LCD_I2C_Set_Cursor_Blink+0x64>
        case 1: col = col + 0xC0;break; // operacion para agregar ala fila 1 su columna "x"
 8000cfc:	79bb      	ldrb	r3, [r7, #6]
 8000cfe:	3b40      	subs	r3, #64	@ 0x40
 8000d00:	71bb      	strb	r3, [r7, #6]
 8000d02:	e00b      	b.n	8000d1c <LCD_I2C_Set_Cursor_Blink+0x64>
        case 2: col = col + 0x94;break; // operacion para agregar ala fila 2 su columna "x"
 8000d04:	79bb      	ldrb	r3, [r7, #6]
 8000d06:	3b6c      	subs	r3, #108	@ 0x6c
 8000d08:	71bb      	strb	r3, [r7, #6]
 8000d0a:	e007      	b.n	8000d1c <LCD_I2C_Set_Cursor_Blink+0x64>
        case 3: col = col + 0xD4;break; // operacion para agregar ala fila 3 su columna "x"
 8000d0c:	79bb      	ldrb	r3, [r7, #6]
 8000d0e:	3b2c      	subs	r3, #44	@ 0x2c
 8000d10:	71bb      	strb	r3, [r7, #6]
 8000d12:	e003      	b.n	8000d1c <LCD_I2C_Set_Cursor_Blink+0x64>
        default:col = col + 0x80;break; // fila 0 si ingresa un valor que no es del 0 al 3
 8000d14:	79bb      	ldrb	r3, [r7, #6]
 8000d16:	3b80      	subs	r3, #128	@ 0x80
 8000d18:	71bb      	strb	r3, [r7, #6]
 8000d1a:	bf00      	nop
    }

    LCD_I2C_WriteCommand(col);
 8000d1c:	79bb      	ldrb	r3, [r7, #6]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f7ff ff02 	bl	8000b28 <LCD_I2C_WriteCommand>

    switch(blink){
 8000d24:	797b      	ldrb	r3, [r7, #5]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d002      	beq.n	8000d30 <LCD_I2C_Set_Cursor_Blink+0x78>
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d003      	beq.n	8000d36 <LCD_I2C_Set_Cursor_Blink+0x7e>
		case 0: LCD_I2C_NoBlink();break;
		case 1: LCD_I2C_Blink()  ;break;
    }
}
 8000d2e:	e005      	b.n	8000d3c <LCD_I2C_Set_Cursor_Blink+0x84>
		case 0: LCD_I2C_NoBlink();break;
 8000d30:	f7ff ffbb 	bl	8000caa <LCD_I2C_NoBlink>
 8000d34:	e002      	b.n	8000d3c <LCD_I2C_Set_Cursor_Blink+0x84>
		case 1: LCD_I2C_Blink()  ;break;
 8000d36:	f7ff ffb1 	bl	8000c9c <LCD_I2C_Blink>
 8000d3a:	bf00      	nop
}
 8000d3c:	bf00      	nop
 8000d3e:	3708      	adds	r7, #8
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <LCD_I2C_WriteText>:

void LCD_I2C_WriteText(uint8_t row, uint8_t col, char* string){//Escribir en la pantalla
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	603a      	str	r2, [r7, #0]
 8000d4e:	71fb      	strb	r3, [r7, #7]
 8000d50:	460b      	mov	r3, r1
 8000d52:	71bb      	strb	r3, [r7, #6]
	row = row - 1;//para empezar desde la fila    1 y no desde la fila    0
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	3b01      	subs	r3, #1
 8000d58:	71fb      	strb	r3, [r7, #7]
	col = col - 1;//para empezar desde la columna 1 y no desde la columna 0
 8000d5a:	79bb      	ldrb	r3, [r7, #6]
 8000d5c:	3b01      	subs	r3, #1
 8000d5e:	71bb      	strb	r3, [r7, #6]
	//row -> 1,2,3,4        col -> 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20
    switch (row) {
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	2b03      	cmp	r3, #3
 8000d64:	d81a      	bhi.n	8000d9c <LCD_I2C_WriteText+0x58>
 8000d66:	a201      	add	r2, pc, #4	@ (adr r2, 8000d6c <LCD_I2C_WriteText+0x28>)
 8000d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d6c:	08000d7d 	.word	0x08000d7d
 8000d70:	08000d85 	.word	0x08000d85
 8000d74:	08000d8d 	.word	0x08000d8d
 8000d78:	08000d95 	.word	0x08000d95
        case 0: col = col + 0x80;break; // operacion para agregar ala fila 0 su columna "x"
 8000d7c:	79bb      	ldrb	r3, [r7, #6]
 8000d7e:	3b80      	subs	r3, #128	@ 0x80
 8000d80:	71bb      	strb	r3, [r7, #6]
 8000d82:	e00f      	b.n	8000da4 <LCD_I2C_WriteText+0x60>
        case 1: col = col + 0xC0;break; // operacion para agregar ala fila 1 su columna "x"
 8000d84:	79bb      	ldrb	r3, [r7, #6]
 8000d86:	3b40      	subs	r3, #64	@ 0x40
 8000d88:	71bb      	strb	r3, [r7, #6]
 8000d8a:	e00b      	b.n	8000da4 <LCD_I2C_WriteText+0x60>
        case 2: col = col + 0x94;break; // operacion para agregar ala fila 2 su columna "x"
 8000d8c:	79bb      	ldrb	r3, [r7, #6]
 8000d8e:	3b6c      	subs	r3, #108	@ 0x6c
 8000d90:	71bb      	strb	r3, [r7, #6]
 8000d92:	e007      	b.n	8000da4 <LCD_I2C_WriteText+0x60>
        case 3: col = col + 0xD4;break; // operacion para agregar ala fila 3 su columna "x"
 8000d94:	79bb      	ldrb	r3, [r7, #6]
 8000d96:	3b2c      	subs	r3, #44	@ 0x2c
 8000d98:	71bb      	strb	r3, [r7, #6]
 8000d9a:	e003      	b.n	8000da4 <LCD_I2C_WriteText+0x60>
        default:col = col + 0x80;break; // fila 0 si ingresa un valor que no es del 0 al 3
 8000d9c:	79bb      	ldrb	r3, [r7, #6]
 8000d9e:	3b80      	subs	r3, #128	@ 0x80
 8000da0:	71bb      	strb	r3, [r7, #6]
 8000da2:	bf00      	nop
    }

    LCD_I2C_WriteCommand(col);
 8000da4:	79bb      	ldrb	r3, [r7, #6]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff febe 	bl	8000b28 <LCD_I2C_WriteCommand>
    //Funcion para mandar strings sin saber el tama√±o de la cadena
    //while(*string != '\0')
    while (*string)
 8000dac:	e006      	b.n	8000dbc <LCD_I2C_WriteText+0x78>
        LCD_I2C_WriteData(*string++);
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	1c5a      	adds	r2, r3, #1
 8000db2:	603a      	str	r2, [r7, #0]
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff fee6 	bl	8000b88 <LCD_I2C_WriteData>
    while (*string)
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d1f4      	bne.n	8000dae <LCD_I2C_WriteText+0x6a>
}
 8000dc4:	bf00      	nop
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop

08000dd0 <LCD_I2C_Shift_Right>:


void LCD_I2C_Shift_Right(void){LCD_I2C_WriteCommand(0x1C);}
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	201c      	movs	r0, #28
 8000dd6:	f7ff fea7 	bl	8000b28 <LCD_I2C_WriteCommand>
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <LCD_I2C_Shift_Left>:
void LCD_I2C_Shift_Left(void){LCD_I2C_WriteCommand(0x18);}
 8000dde:	b580      	push	{r7, lr}
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	2018      	movs	r0, #24
 8000de4:	f7ff fea0 	bl	8000b28 <LCD_I2C_WriteCommand>
 8000de8:	bf00      	nop
 8000dea:	bd80      	pop	{r7, pc}

08000dec <LCD_I2C_CGRAM_CreateChar>:



void LCD_I2C_CGRAM_CreateChar(uint8_t pos, const uint8_t *msg){
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	6039      	str	r1, [r7, #0]
 8000df6:	71fb      	strb	r3, [r7, #7]
	pos = pos - 1;//para empezar a enumarar desde el 1 y no desde 0
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	71fb      	strb	r3, [r7, #7]
    if(pos < 8){//puedo usar maximo 8 caracteres especiales
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	2b07      	cmp	r3, #7
 8000e02:	d817      	bhi.n	8000e34 <LCD_I2C_CGRAM_CreateChar+0x48>
    	LCD_I2C_WriteCommand(0x40 + (pos*8));
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	3308      	adds	r3, #8
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	00db      	lsls	r3, r3, #3
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f7ff fe8a 	bl	8000b28 <LCD_I2C_WriteCommand>
        for(unsigned char i=0; i<8; i++){
 8000e14:	2300      	movs	r3, #0
 8000e16:	73fb      	strb	r3, [r7, #15]
 8000e18:	e009      	b.n	8000e2e <LCD_I2C_CGRAM_CreateChar+0x42>
        	LCD_I2C_WriteData(msg[i]);
 8000e1a:	7bfb      	ldrb	r3, [r7, #15]
 8000e1c:	683a      	ldr	r2, [r7, #0]
 8000e1e:	4413      	add	r3, r2
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	4618      	mov	r0, r3
 8000e24:	f7ff feb0 	bl	8000b88 <LCD_I2C_WriteData>
        for(unsigned char i=0; i<8; i++){
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	73fb      	strb	r3, [r7, #15]
 8000e2e:	7bfb      	ldrb	r3, [r7, #15]
 8000e30:	2b07      	cmp	r3, #7
 8000e32:	d9f2      	bls.n	8000e1a <LCD_I2C_CGRAM_CreateChar+0x2e>
        }
    }
}
 8000e34:	bf00      	nop
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <LCD_I2C_CGRAM_WriteChar>:

void LCD_I2C_CGRAM_WriteChar(uint8_t row, uint8_t col, uint8_t pos){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	71fb      	strb	r3, [r7, #7]
 8000e46:	460b      	mov	r3, r1
 8000e48:	71bb      	strb	r3, [r7, #6]
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	717b      	strb	r3, [r7, #5]
	pos = pos - 1;//para empezar a enumarar desde el 1 y no desde 0
 8000e4e:	797b      	ldrb	r3, [r7, #5]
 8000e50:	3b01      	subs	r3, #1
 8000e52:	717b      	strb	r3, [r7, #5]

	row = row - 1;//para empezar desde la fila    1 y no desde la fila    0
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	3b01      	subs	r3, #1
 8000e58:	71fb      	strb	r3, [r7, #7]
	col = col - 1;//para empezar desde la columna 1 y no desde la columna 0
 8000e5a:	79bb      	ldrb	r3, [r7, #6]
 8000e5c:	3b01      	subs	r3, #1
 8000e5e:	71bb      	strb	r3, [r7, #6]
	//row -> 1,2,3,4        col -> 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20
    switch (row) {
 8000e60:	79fb      	ldrb	r3, [r7, #7]
 8000e62:	2b03      	cmp	r3, #3
 8000e64:	d81a      	bhi.n	8000e9c <LCD_I2C_CGRAM_WriteChar+0x60>
 8000e66:	a201      	add	r2, pc, #4	@ (adr r2, 8000e6c <LCD_I2C_CGRAM_WriteChar+0x30>)
 8000e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e6c:	08000e7d 	.word	0x08000e7d
 8000e70:	08000e85 	.word	0x08000e85
 8000e74:	08000e8d 	.word	0x08000e8d
 8000e78:	08000e95 	.word	0x08000e95
        case 0: col = col + 0x80;break; // operacion para agregar ala fila 0 su columna "x"
 8000e7c:	79bb      	ldrb	r3, [r7, #6]
 8000e7e:	3b80      	subs	r3, #128	@ 0x80
 8000e80:	71bb      	strb	r3, [r7, #6]
 8000e82:	e00f      	b.n	8000ea4 <LCD_I2C_CGRAM_WriteChar+0x68>
        case 1: col = col + 0xC0;break; // operacion para agregar ala fila 1 su columna "x"
 8000e84:	79bb      	ldrb	r3, [r7, #6]
 8000e86:	3b40      	subs	r3, #64	@ 0x40
 8000e88:	71bb      	strb	r3, [r7, #6]
 8000e8a:	e00b      	b.n	8000ea4 <LCD_I2C_CGRAM_WriteChar+0x68>
        case 2: col = col + 0x94;break; // operacion para agregar ala fila 2 su columna "x"
 8000e8c:	79bb      	ldrb	r3, [r7, #6]
 8000e8e:	3b6c      	subs	r3, #108	@ 0x6c
 8000e90:	71bb      	strb	r3, [r7, #6]
 8000e92:	e007      	b.n	8000ea4 <LCD_I2C_CGRAM_WriteChar+0x68>
        case 3: col = col + 0xD4;break; // operacion para agregar ala fila 3 su columna "x"
 8000e94:	79bb      	ldrb	r3, [r7, #6]
 8000e96:	3b2c      	subs	r3, #44	@ 0x2c
 8000e98:	71bb      	strb	r3, [r7, #6]
 8000e9a:	e003      	b.n	8000ea4 <LCD_I2C_CGRAM_WriteChar+0x68>
        default:col = col + 0x80;break; // fila 0 si ingresa un valor que no es del 0 al 3
 8000e9c:	79bb      	ldrb	r3, [r7, #6]
 8000e9e:	3b80      	subs	r3, #128	@ 0x80
 8000ea0:	71bb      	strb	r3, [r7, #6]
 8000ea2:	bf00      	nop
    }
    LCD_I2C_WriteCommand(col);
 8000ea4:	79bb      	ldrb	r3, [r7, #6]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff fe3e 	bl	8000b28 <LCD_I2C_WriteCommand>

	LCD_I2C_WriteData(pos);
 8000eac:	797b      	ldrb	r3, [r7, #5]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff fe6a 	bl	8000b88 <LCD_I2C_WriteData>
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	0000      	movs	r0, r0
	...

08000ec0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec6:	f000 fb7d 	bl	80015c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eca:	f000 f937 	bl	800113c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ece:	f000 f9a9 	bl	8001224 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ed2:	f000 f979 	bl	80011c8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  LCD_I2C_Init();
 8000ed6:	f7ff fe87 	bl	8000be8 <LCD_I2C_Init>
  LCD_I2C_CGRAM_CreateChar(1, fig_1);
 8000eda:	4987      	ldr	r1, [pc, #540]	@ (80010f8 <main+0x238>)
 8000edc:	2001      	movs	r0, #1
 8000ede:	f7ff ff85 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(2, fig_2);
 8000ee2:	4986      	ldr	r1, [pc, #536]	@ (80010fc <main+0x23c>)
 8000ee4:	2002      	movs	r0, #2
 8000ee6:	f7ff ff81 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(3, fig_3);
 8000eea:	4985      	ldr	r1, [pc, #532]	@ (8001100 <main+0x240>)
 8000eec:	2003      	movs	r0, #3
 8000eee:	f7ff ff7d 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(4, fig_4);
 8000ef2:	4984      	ldr	r1, [pc, #528]	@ (8001104 <main+0x244>)
 8000ef4:	2004      	movs	r0, #4
 8000ef6:	f7ff ff79 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(5, fig_5);
 8000efa:	4983      	ldr	r1, [pc, #524]	@ (8001108 <main+0x248>)
 8000efc:	2005      	movs	r0, #5
 8000efe:	f7ff ff75 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(6, fig_6);
 8000f02:	4982      	ldr	r1, [pc, #520]	@ (800110c <main+0x24c>)
 8000f04:	2006      	movs	r0, #6
 8000f06:	f7ff ff71 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(7, fig_7);
 8000f0a:	4981      	ldr	r1, [pc, #516]	@ (8001110 <main+0x250>)
 8000f0c:	2007      	movs	r0, #7
 8000f0e:	f7ff ff6d 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(8, fig_8);
 8000f12:	4980      	ldr	r1, [pc, #512]	@ (8001114 <main+0x254>)
 8000f14:	2008      	movs	r0, #8
 8000f16:	f7ff ff69 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>

  LCD_I2C_WriteText(1,1," STM32F103C8T6  ");
 8000f1a:	4a7f      	ldr	r2, [pc, #508]	@ (8001118 <main+0x258>)
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	2001      	movs	r0, #1
 8000f20:	f7ff ff10 	bl	8000d44 <LCD_I2C_WriteText>
  LCD_I2C_WriteText(2,1,"  LCD 16x2 20x4 ");
 8000f24:	4a7d      	ldr	r2, [pc, #500]	@ (800111c <main+0x25c>)
 8000f26:	2101      	movs	r1, #1
 8000f28:	2002      	movs	r0, #2
 8000f2a:	f7ff ff0b 	bl	8000d44 <LCD_I2C_WriteText>
  //LCD_I2C_WriteText(3,1,"PROBANDO DISPLAY LCD");//LCD 20x4
  //LCD_I2C_WriteText(4,1,"20X4 DISPLAY LCD LCD");//LCD 20x4
  HAL_Delay(2000);
 8000f2e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f32:	f000 fba9 	bl	8001688 <HAL_Delay>

  LCD_I2C_Set_Cursor_Blink(1,16,1);//CURSOR BLINK ON
 8000f36:	2201      	movs	r2, #1
 8000f38:	2110      	movs	r1, #16
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f7ff febc 	bl	8000cb8 <LCD_I2C_Set_Cursor_Blink>
  HAL_Delay(4000);
 8000f40:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8000f44:	f000 fba0 	bl	8001688 <HAL_Delay>

  LCD_I2C_Set_Cursor_Blink(1,16,0);//CURSOR BLINK OFF
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2110      	movs	r1, #16
 8000f4c:	2001      	movs	r0, #1
 8000f4e:	f7ff feb3 	bl	8000cb8 <LCD_I2C_Set_Cursor_Blink>
  LCD_I2C_ClearText();
 8000f52:	f7ff fe99 	bl	8000c88 <LCD_I2C_ClearText>

  //Mostramos los caracteres especiales
  LCD_I2C_CGRAM_WriteChar(1,1,1);
 8000f56:	2201      	movs	r2, #1
 8000f58:	2101      	movs	r1, #1
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f7ff ff6e 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,3,2);
 8000f60:	2202      	movs	r2, #2
 8000f62:	2103      	movs	r1, #3
 8000f64:	2001      	movs	r0, #1
 8000f66:	f7ff ff69 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,5,3);
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	2105      	movs	r1, #5
 8000f6e:	2001      	movs	r0, #1
 8000f70:	f7ff ff64 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,7,4);
 8000f74:	2204      	movs	r2, #4
 8000f76:	2107      	movs	r1, #7
 8000f78:	2001      	movs	r0, #1
 8000f7a:	f7ff ff5f 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,9,5);
 8000f7e:	2205      	movs	r2, #5
 8000f80:	2109      	movs	r1, #9
 8000f82:	2001      	movs	r0, #1
 8000f84:	f7ff ff5a 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,11,6);
 8000f88:	2206      	movs	r2, #6
 8000f8a:	210b      	movs	r1, #11
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f7ff ff55 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,13,7);
 8000f92:	2207      	movs	r2, #7
 8000f94:	210d      	movs	r1, #13
 8000f96:	2001      	movs	r0, #1
 8000f98:	f7ff ff50 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,15,8);
 8000f9c:	2208      	movs	r2, #8
 8000f9e:	210f      	movs	r1, #15
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f7ff ff4b 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  HAL_Delay(2000);
 8000fa6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000faa:	f000 fb6d 	bl	8001688 <HAL_Delay>

  LCD_I2C_WriteText(2,1,"LCD");
 8000fae:	4a5c      	ldr	r2, [pc, #368]	@ (8001120 <main+0x260>)
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	f7ff fec6 	bl	8000d44 <LCD_I2C_WriteText>
  HAL_Delay(2000);
 8000fb8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000fbc:	f000 fb64 	bl	8001688 <HAL_Delay>
  for(uint8_t i=0; i<13; i++){
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	71fb      	strb	r3, [r7, #7]
 8000fc4:	e008      	b.n	8000fd8 <main+0x118>
	  LCD_I2C_Shift_Right();
 8000fc6:	f7ff ff03 	bl	8000dd0 <LCD_I2C_Shift_Right>
	  HAL_Delay(350);
 8000fca:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8000fce:	f000 fb5b 	bl	8001688 <HAL_Delay>
  for(uint8_t i=0; i<13; i++){
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	71fb      	strb	r3, [r7, #7]
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	2b0c      	cmp	r3, #12
 8000fdc:	d9f3      	bls.n	8000fc6 <main+0x106>
  }
  HAL_Delay(300);
 8000fde:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000fe2:	f000 fb51 	bl	8001688 <HAL_Delay>
  for(uint8_t i=0; i<13; i++){
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	71bb      	strb	r3, [r7, #6]
 8000fea:	e008      	b.n	8000ffe <main+0x13e>
	  LCD_I2C_Shift_Left();
 8000fec:	f7ff fef7 	bl	8000dde <LCD_I2C_Shift_Left>
	  HAL_Delay(350);
 8000ff0:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8000ff4:	f000 fb48 	bl	8001688 <HAL_Delay>
  for(uint8_t i=0; i<13; i++){
 8000ff8:	79bb      	ldrb	r3, [r7, #6]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	71bb      	strb	r3, [r7, #6]
 8000ffe:	79bb      	ldrb	r3, [r7, #6]
 8001000:	2b0c      	cmp	r3, #12
 8001002:	d9f3      	bls.n	8000fec <main+0x12c>
  }
  HAL_Delay(2000);
 8001004:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001008:	f000 fb3e 	bl	8001688 <HAL_Delay>

  for(uint8_t i=1; i<=13; i++){
 800100c:	2301      	movs	r3, #1
 800100e:	717b      	strb	r3, [r7, #5]
 8001010:	e012      	b.n	8001038 <main+0x178>
	  LCD_I2C_WriteText(2,i,"LCD");
 8001012:	797b      	ldrb	r3, [r7, #5]
 8001014:	4a42      	ldr	r2, [pc, #264]	@ (8001120 <main+0x260>)
 8001016:	4619      	mov	r1, r3
 8001018:	2002      	movs	r0, #2
 800101a:	f7ff fe93 	bl	8000d44 <LCD_I2C_WriteText>
  	  HAL_Delay(350);
 800101e:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8001022:	f000 fb31 	bl	8001688 <HAL_Delay>
  	  LCD_I2C_WriteText(2,i,"   ");
 8001026:	797b      	ldrb	r3, [r7, #5]
 8001028:	4a3e      	ldr	r2, [pc, #248]	@ (8001124 <main+0x264>)
 800102a:	4619      	mov	r1, r3
 800102c:	2002      	movs	r0, #2
 800102e:	f7ff fe89 	bl	8000d44 <LCD_I2C_WriteText>
  for(uint8_t i=1; i<=13; i++){
 8001032:	797b      	ldrb	r3, [r7, #5]
 8001034:	3301      	adds	r3, #1
 8001036:	717b      	strb	r3, [r7, #5]
 8001038:	797b      	ldrb	r3, [r7, #5]
 800103a:	2b0d      	cmp	r3, #13
 800103c:	d9e9      	bls.n	8001012 <main+0x152>
  }
  for(uint8_t i=13; i>0; i--){
 800103e:	230d      	movs	r3, #13
 8001040:	713b      	strb	r3, [r7, #4]
 8001042:	e012      	b.n	800106a <main+0x1aa>
	  LCD_I2C_WriteText(2,i,"LCD");
 8001044:	793b      	ldrb	r3, [r7, #4]
 8001046:	4a36      	ldr	r2, [pc, #216]	@ (8001120 <main+0x260>)
 8001048:	4619      	mov	r1, r3
 800104a:	2002      	movs	r0, #2
 800104c:	f7ff fe7a 	bl	8000d44 <LCD_I2C_WriteText>
  	  HAL_Delay(350);
 8001050:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8001054:	f000 fb18 	bl	8001688 <HAL_Delay>
  	  LCD_I2C_WriteText(2,i,"   ");
 8001058:	793b      	ldrb	r3, [r7, #4]
 800105a:	4a32      	ldr	r2, [pc, #200]	@ (8001124 <main+0x264>)
 800105c:	4619      	mov	r1, r3
 800105e:	2002      	movs	r0, #2
 8001060:	f7ff fe70 	bl	8000d44 <LCD_I2C_WriteText>
  for(uint8_t i=13; i>0; i--){
 8001064:	793b      	ldrb	r3, [r7, #4]
 8001066:	3b01      	subs	r3, #1
 8001068:	713b      	strb	r3, [r7, #4]
 800106a:	793b      	ldrb	r3, [r7, #4]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d1e9      	bne.n	8001044 <main+0x184>
  }

  HAL_Delay(1000);
 8001070:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001074:	f000 fb08 	bl	8001688 <HAL_Delay>
  LCD_I2C_ClearText();
 8001078:	f7ff fe06 	bl	8000c88 <LCD_I2C_ClearText>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      contInt++;
 800107c:	4b2a      	ldr	r3, [pc, #168]	@ (8001128 <main+0x268>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	3301      	adds	r3, #1
 8001082:	b29a      	uxth	r2, r3
 8001084:	4b28      	ldr	r3, [pc, #160]	@ (8001128 <main+0x268>)
 8001086:	801a      	strh	r2, [r3, #0]
      sprintf(buff,"INT  : %d",contInt);
 8001088:	4b27      	ldr	r3, [pc, #156]	@ (8001128 <main+0x268>)
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	461a      	mov	r2, r3
 800108e:	4927      	ldr	r1, [pc, #156]	@ (800112c <main+0x26c>)
 8001090:	4827      	ldr	r0, [pc, #156]	@ (8001130 <main+0x270>)
 8001092:	f002 fb39 	bl	8003708 <siprintf>
      LCD_I2C_WriteText(1,1,buff);
 8001096:	4a26      	ldr	r2, [pc, #152]	@ (8001130 <main+0x270>)
 8001098:	2101      	movs	r1, #1
 800109a:	2001      	movs	r0, #1
 800109c:	f7ff fe52 	bl	8000d44 <LCD_I2C_WriteText>
      //LCD_I2C_WriteText(2,7,buff);//LCD 20x4

      contFloat+=0.1;
 80010a0:	4b24      	ldr	r3, [pc, #144]	@ (8001134 <main+0x274>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff f9bf 	bl	8000428 <__aeabi_f2d>
 80010aa:	a311      	add	r3, pc, #68	@ (adr r3, 80010f0 <main+0x230>)
 80010ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b0:	f7ff f85c 	bl	800016c <__adddf3>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f7ff fce4 	bl	8000a88 <__aeabi_d2f>
 80010c0:	4603      	mov	r3, r0
 80010c2:	4a1c      	ldr	r2, [pc, #112]	@ (8001134 <main+0x274>)
 80010c4:	6013      	str	r3, [r2, #0]
      sprintf(buff,"FLOAT: %4.2f",contFloat);
 80010c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001134 <main+0x274>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff f9ac 	bl	8000428 <__aeabi_f2d>
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
 80010d4:	4918      	ldr	r1, [pc, #96]	@ (8001138 <main+0x278>)
 80010d6:	4816      	ldr	r0, [pc, #88]	@ (8001130 <main+0x270>)
 80010d8:	f002 fb16 	bl	8003708 <siprintf>
      LCD_I2C_WriteText(2,1,buff);
 80010dc:	4a14      	ldr	r2, [pc, #80]	@ (8001130 <main+0x270>)
 80010de:	2101      	movs	r1, #1
 80010e0:	2002      	movs	r0, #2
 80010e2:	f7ff fe2f 	bl	8000d44 <LCD_I2C_WriteText>
      contInt++;
 80010e6:	bf00      	nop
 80010e8:	e7c8      	b.n	800107c <main+0x1bc>
 80010ea:	bf00      	nop
 80010ec:	f3af 8000 	nop.w
 80010f0:	9999999a 	.word	0x9999999a
 80010f4:	3fb99999 	.word	0x3fb99999
 80010f8:	080059e4 	.word	0x080059e4
 80010fc:	080059ec 	.word	0x080059ec
 8001100:	080059f4 	.word	0x080059f4
 8001104:	080059fc 	.word	0x080059fc
 8001108:	08005a04 	.word	0x08005a04
 800110c:	08005a0c 	.word	0x08005a0c
 8001110:	08005a14 	.word	0x08005a14
 8001114:	08005a1c 	.word	0x08005a1c
 8001118:	08005998 	.word	0x08005998
 800111c:	080059ac 	.word	0x080059ac
 8001120:	080059c0 	.word	0x080059c0
 8001124:	080059c4 	.word	0x080059c4
 8001128:	20000244 	.word	0x20000244
 800112c:	080059c8 	.word	0x080059c8
 8001130:	2000024c 	.word	0x2000024c
 8001134:	20000248 	.word	0x20000248
 8001138:	080059d4 	.word	0x080059d4

0800113c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b090      	sub	sp, #64	@ 0x40
 8001140:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001142:	f107 0318 	add.w	r3, r7, #24
 8001146:	2228      	movs	r2, #40	@ 0x28
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f002 fb41 	bl	80037d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]
 800115a:	60da      	str	r2, [r3, #12]
 800115c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800115e:	2301      	movs	r3, #1
 8001160:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001162:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001166:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001168:	2300      	movs	r3, #0
 800116a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800116c:	2301      	movs	r3, #1
 800116e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001170:	2302      	movs	r3, #2
 8001172:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001174:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001178:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800117a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800117e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001180:	f107 0318 	add.w	r3, r7, #24
 8001184:	4618      	mov	r0, r3
 8001186:	f001 f9a7 	bl	80024d8 <HAL_RCC_OscConfig>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001190:	f000 f876 	bl	8001280 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001194:	230f      	movs	r3, #15
 8001196:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001198:	2302      	movs	r3, #2
 800119a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800119c:	2300      	movs	r3, #0
 800119e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011a6:	2300      	movs	r3, #0
 80011a8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011aa:	1d3b      	adds	r3, r7, #4
 80011ac:	2102      	movs	r1, #2
 80011ae:	4618      	mov	r0, r3
 80011b0:	f001 fc14 	bl	80029dc <HAL_RCC_ClockConfig>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <SystemClock_Config+0x82>
  {
    Error_Handler();
 80011ba:	f000 f861 	bl	8001280 <Error_Handler>
  }
}
 80011be:	bf00      	nop
 80011c0:	3740      	adds	r7, #64	@ 0x40
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
	...

080011c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011cc:	4b12      	ldr	r3, [pc, #72]	@ (8001218 <MX_I2C1_Init+0x50>)
 80011ce:	4a13      	ldr	r2, [pc, #76]	@ (800121c <MX_I2C1_Init+0x54>)
 80011d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011d2:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <MX_I2C1_Init+0x50>)
 80011d4:	4a12      	ldr	r2, [pc, #72]	@ (8001220 <MX_I2C1_Init+0x58>)
 80011d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001218 <MX_I2C1_Init+0x50>)
 80011da:	2200      	movs	r2, #0
 80011dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011de:	4b0e      	ldr	r3, [pc, #56]	@ (8001218 <MX_I2C1_Init+0x50>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001218 <MX_I2C1_Init+0x50>)
 80011e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001218 <MX_I2C1_Init+0x50>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011f2:	4b09      	ldr	r3, [pc, #36]	@ (8001218 <MX_I2C1_Init+0x50>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011f8:	4b07      	ldr	r3, [pc, #28]	@ (8001218 <MX_I2C1_Init+0x50>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011fe:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <MX_I2C1_Init+0x50>)
 8001200:	2200      	movs	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001204:	4804      	ldr	r0, [pc, #16]	@ (8001218 <MX_I2C1_Init+0x50>)
 8001206:	f000 fccb 	bl	8001ba0 <HAL_I2C_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001210:	f000 f836 	bl	8001280 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001214:	bf00      	nop
 8001216:	bd80      	pop	{r7, pc}
 8001218:	200001f0 	.word	0x200001f0
 800121c:	40005400 	.word	0x40005400
 8001220:	000186a0 	.word	0x000186a0

08001224 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001224:	b480      	push	{r7}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800122a:	4b14      	ldr	r3, [pc, #80]	@ (800127c <MX_GPIO_Init+0x58>)
 800122c:	699b      	ldr	r3, [r3, #24]
 800122e:	4a13      	ldr	r2, [pc, #76]	@ (800127c <MX_GPIO_Init+0x58>)
 8001230:	f043 0320 	orr.w	r3, r3, #32
 8001234:	6193      	str	r3, [r2, #24]
 8001236:	4b11      	ldr	r3, [pc, #68]	@ (800127c <MX_GPIO_Init+0x58>)
 8001238:	699b      	ldr	r3, [r3, #24]
 800123a:	f003 0320 	and.w	r3, r3, #32
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001242:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <MX_GPIO_Init+0x58>)
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	4a0d      	ldr	r2, [pc, #52]	@ (800127c <MX_GPIO_Init+0x58>)
 8001248:	f043 0304 	orr.w	r3, r3, #4
 800124c:	6193      	str	r3, [r2, #24]
 800124e:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <MX_GPIO_Init+0x58>)
 8001250:	699b      	ldr	r3, [r3, #24]
 8001252:	f003 0304 	and.w	r3, r3, #4
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <MX_GPIO_Init+0x58>)
 800125c:	699b      	ldr	r3, [r3, #24]
 800125e:	4a07      	ldr	r2, [pc, #28]	@ (800127c <MX_GPIO_Init+0x58>)
 8001260:	f043 0308 	orr.w	r3, r3, #8
 8001264:	6193      	str	r3, [r2, #24]
 8001266:	4b05      	ldr	r3, [pc, #20]	@ (800127c <MX_GPIO_Init+0x58>)
 8001268:	699b      	ldr	r3, [r3, #24]
 800126a:	f003 0308 	and.w	r3, r3, #8
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	687b      	ldr	r3, [r7, #4]

}
 8001272:	bf00      	nop
 8001274:	3714      	adds	r7, #20
 8001276:	46bd      	mov	sp, r7
 8001278:	bc80      	pop	{r7}
 800127a:	4770      	bx	lr
 800127c:	40021000 	.word	0x40021000

08001280 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001284:	b672      	cpsid	i
}
 8001286:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <Error_Handler+0x8>

0800128c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001292:	4b15      	ldr	r3, [pc, #84]	@ (80012e8 <HAL_MspInit+0x5c>)
 8001294:	699b      	ldr	r3, [r3, #24]
 8001296:	4a14      	ldr	r2, [pc, #80]	@ (80012e8 <HAL_MspInit+0x5c>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6193      	str	r3, [r2, #24]
 800129e:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <HAL_MspInit+0x5c>)
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	60bb      	str	r3, [r7, #8]
 80012a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012aa:	4b0f      	ldr	r3, [pc, #60]	@ (80012e8 <HAL_MspInit+0x5c>)
 80012ac:	69db      	ldr	r3, [r3, #28]
 80012ae:	4a0e      	ldr	r2, [pc, #56]	@ (80012e8 <HAL_MspInit+0x5c>)
 80012b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012b4:	61d3      	str	r3, [r2, #28]
 80012b6:	4b0c      	ldr	r3, [pc, #48]	@ (80012e8 <HAL_MspInit+0x5c>)
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012c2:	4b0a      	ldr	r3, [pc, #40]	@ (80012ec <HAL_MspInit+0x60>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <HAL_MspInit+0x60>)
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012de:	bf00      	nop
 80012e0:	3714      	adds	r7, #20
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bc80      	pop	{r7}
 80012e6:	4770      	bx	lr
 80012e8:	40021000 	.word	0x40021000
 80012ec:	40010000 	.word	0x40010000

080012f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b08a      	sub	sp, #40	@ 0x28
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f8:	f107 0314 	add.w	r3, r7, #20
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a1d      	ldr	r2, [pc, #116]	@ (8001380 <HAL_I2C_MspInit+0x90>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d132      	bne.n	8001376 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001310:	4b1c      	ldr	r3, [pc, #112]	@ (8001384 <HAL_I2C_MspInit+0x94>)
 8001312:	699b      	ldr	r3, [r3, #24]
 8001314:	4a1b      	ldr	r2, [pc, #108]	@ (8001384 <HAL_I2C_MspInit+0x94>)
 8001316:	f043 0308 	orr.w	r3, r3, #8
 800131a:	6193      	str	r3, [r2, #24]
 800131c:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <HAL_I2C_MspInit+0x94>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	f003 0308 	and.w	r3, r3, #8
 8001324:	613b      	str	r3, [r7, #16]
 8001326:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001328:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800132c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800132e:	2312      	movs	r3, #18
 8001330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001332:	2303      	movs	r3, #3
 8001334:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	4619      	mov	r1, r3
 800133c:	4812      	ldr	r0, [pc, #72]	@ (8001388 <HAL_I2C_MspInit+0x98>)
 800133e:	f000 faab 	bl	8001898 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001342:	4b12      	ldr	r3, [pc, #72]	@ (800138c <HAL_I2C_MspInit+0x9c>)
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	627b      	str	r3, [r7, #36]	@ 0x24
 8001348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800134a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800134e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001352:	f043 0302 	orr.w	r3, r3, #2
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24
 8001358:	4a0c      	ldr	r2, [pc, #48]	@ (800138c <HAL_I2C_MspInit+0x9c>)
 800135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800135c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800135e:	4b09      	ldr	r3, [pc, #36]	@ (8001384 <HAL_I2C_MspInit+0x94>)
 8001360:	69db      	ldr	r3, [r3, #28]
 8001362:	4a08      	ldr	r2, [pc, #32]	@ (8001384 <HAL_I2C_MspInit+0x94>)
 8001364:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001368:	61d3      	str	r3, [r2, #28]
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <HAL_I2C_MspInit+0x94>)
 800136c:	69db      	ldr	r3, [r3, #28]
 800136e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001376:	bf00      	nop
 8001378:	3728      	adds	r7, #40	@ 0x28
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40005400 	.word	0x40005400
 8001384:	40021000 	.word	0x40021000
 8001388:	40010c00 	.word	0x40010c00
 800138c:	40010000 	.word	0x40010000

08001390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <NMI_Handler+0x4>

08001398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <HardFault_Handler+0x4>

080013a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <MemManage_Handler+0x4>

080013a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <BusFault_Handler+0x4>

080013b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <UsageFault_Handler+0x4>

080013b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr

080013c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr

080013d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bc80      	pop	{r7}
 80013da:	4770      	bx	lr

080013dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013e0:	f000 f936 	bl	8001650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  return 1;
 80013ec:	2301      	movs	r3, #1
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bc80      	pop	{r7}
 80013f4:	4770      	bx	lr

080013f6 <_kill>:

int _kill(int pid, int sig)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b082      	sub	sp, #8
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
 80013fe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001400:	f002 fa3a 	bl	8003878 <__errno>
 8001404:	4603      	mov	r3, r0
 8001406:	2216      	movs	r2, #22
 8001408:	601a      	str	r2, [r3, #0]
  return -1;
 800140a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800140e:	4618      	mov	r0, r3
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <_exit>:

void _exit (int status)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b082      	sub	sp, #8
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800141e:	f04f 31ff 	mov.w	r1, #4294967295
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff ffe7 	bl	80013f6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001428:	bf00      	nop
 800142a:	e7fd      	b.n	8001428 <_exit+0x12>

0800142c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001438:	2300      	movs	r3, #0
 800143a:	617b      	str	r3, [r7, #20]
 800143c:	e00a      	b.n	8001454 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800143e:	f3af 8000 	nop.w
 8001442:	4601      	mov	r1, r0
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	1c5a      	adds	r2, r3, #1
 8001448:	60ba      	str	r2, [r7, #8]
 800144a:	b2ca      	uxtb	r2, r1
 800144c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	3301      	adds	r3, #1
 8001452:	617b      	str	r3, [r7, #20]
 8001454:	697a      	ldr	r2, [r7, #20]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	429a      	cmp	r2, r3
 800145a:	dbf0      	blt.n	800143e <_read+0x12>
  }

  return len;
 800145c:	687b      	ldr	r3, [r7, #4]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b086      	sub	sp, #24
 800146a:	af00      	add	r7, sp, #0
 800146c:	60f8      	str	r0, [r7, #12]
 800146e:	60b9      	str	r1, [r7, #8]
 8001470:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	e009      	b.n	800148c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	1c5a      	adds	r2, r3, #1
 800147c:	60ba      	str	r2, [r7, #8]
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	4618      	mov	r0, r3
 8001482:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	3301      	adds	r3, #1
 800148a:	617b      	str	r3, [r7, #20]
 800148c:	697a      	ldr	r2, [r7, #20]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	429a      	cmp	r2, r3
 8001492:	dbf1      	blt.n	8001478 <_write+0x12>
  }
  return len;
 8001494:	687b      	ldr	r3, [r7, #4]
}
 8001496:	4618      	mov	r0, r3
 8001498:	3718      	adds	r7, #24
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <_close>:

int _close(int file)
{
 800149e:	b480      	push	{r7}
 80014a0:	b083      	sub	sp, #12
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bc80      	pop	{r7}
 80014b2:	4770      	bx	lr

080014b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014c4:	605a      	str	r2, [r3, #4]
  return 0;
 80014c6:	2300      	movs	r3, #0
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr

080014d2 <_isatty>:

int _isatty(int file)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b083      	sub	sp, #12
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014da:	2301      	movs	r3, #1
}
 80014dc:	4618      	mov	r0, r3
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bc80      	pop	{r7}
 80014e4:	4770      	bx	lr

080014e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b085      	sub	sp, #20
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	60f8      	str	r0, [r7, #12]
 80014ee:	60b9      	str	r1, [r7, #8]
 80014f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014f2:	2300      	movs	r3, #0
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3714      	adds	r7, #20
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bc80      	pop	{r7}
 80014fc:	4770      	bx	lr
	...

08001500 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001508:	4a14      	ldr	r2, [pc, #80]	@ (800155c <_sbrk+0x5c>)
 800150a:	4b15      	ldr	r3, [pc, #84]	@ (8001560 <_sbrk+0x60>)
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001514:	4b13      	ldr	r3, [pc, #76]	@ (8001564 <_sbrk+0x64>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d102      	bne.n	8001522 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800151c:	4b11      	ldr	r3, [pc, #68]	@ (8001564 <_sbrk+0x64>)
 800151e:	4a12      	ldr	r2, [pc, #72]	@ (8001568 <_sbrk+0x68>)
 8001520:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001522:	4b10      	ldr	r3, [pc, #64]	@ (8001564 <_sbrk+0x64>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4413      	add	r3, r2
 800152a:	693a      	ldr	r2, [r7, #16]
 800152c:	429a      	cmp	r2, r3
 800152e:	d207      	bcs.n	8001540 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001530:	f002 f9a2 	bl	8003878 <__errno>
 8001534:	4603      	mov	r3, r0
 8001536:	220c      	movs	r2, #12
 8001538:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800153a:	f04f 33ff 	mov.w	r3, #4294967295
 800153e:	e009      	b.n	8001554 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001540:	4b08      	ldr	r3, [pc, #32]	@ (8001564 <_sbrk+0x64>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001546:	4b07      	ldr	r3, [pc, #28]	@ (8001564 <_sbrk+0x64>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4413      	add	r3, r2
 800154e:	4a05      	ldr	r2, [pc, #20]	@ (8001564 <_sbrk+0x64>)
 8001550:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001552:	68fb      	ldr	r3, [r7, #12]
}
 8001554:	4618      	mov	r0, r3
 8001556:	3718      	adds	r7, #24
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20005000 	.word	0x20005000
 8001560:	00000400 	.word	0x00000400
 8001564:	2000025c 	.word	0x2000025c
 8001568:	200003b0 	.word	0x200003b0

0800156c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr

08001578 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001578:	f7ff fff8 	bl	800156c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800157c:	480b      	ldr	r0, [pc, #44]	@ (80015ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800157e:	490c      	ldr	r1, [pc, #48]	@ (80015b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001580:	4a0c      	ldr	r2, [pc, #48]	@ (80015b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001582:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001584:	e002      	b.n	800158c <LoopCopyDataInit>

08001586 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001586:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001588:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800158a:	3304      	adds	r3, #4

0800158c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800158c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800158e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001590:	d3f9      	bcc.n	8001586 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001592:	4a09      	ldr	r2, [pc, #36]	@ (80015b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001594:	4c09      	ldr	r4, [pc, #36]	@ (80015bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001596:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001598:	e001      	b.n	800159e <LoopFillZerobss>

0800159a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800159a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800159c:	3204      	adds	r2, #4

0800159e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800159e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015a0:	d3fb      	bcc.n	800159a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015a2:	f002 f96f 	bl	8003884 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015a6:	f7ff fc8b 	bl	8000ec0 <main>
  bx lr
 80015aa:	4770      	bx	lr
  ldr r0, =_sdata
 80015ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015b0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80015b4:	08005dd4 	.word	0x08005dd4
  ldr r2, =_sbss
 80015b8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80015bc:	200003b0 	.word	0x200003b0

080015c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015c0:	e7fe      	b.n	80015c0 <ADC1_2_IRQHandler>
	...

080015c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c8:	4b08      	ldr	r3, [pc, #32]	@ (80015ec <HAL_Init+0x28>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a07      	ldr	r2, [pc, #28]	@ (80015ec <HAL_Init+0x28>)
 80015ce:	f043 0310 	orr.w	r3, r3, #16
 80015d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d4:	2003      	movs	r0, #3
 80015d6:	f000 f92b 	bl	8001830 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015da:	200f      	movs	r0, #15
 80015dc:	f000 f808 	bl	80015f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015e0:	f7ff fe54 	bl	800128c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40022000 	.word	0x40022000

080015f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015f8:	4b12      	ldr	r3, [pc, #72]	@ (8001644 <HAL_InitTick+0x54>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	4b12      	ldr	r3, [pc, #72]	@ (8001648 <HAL_InitTick+0x58>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	4619      	mov	r1, r3
 8001602:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001606:	fbb3 f3f1 	udiv	r3, r3, r1
 800160a:	fbb2 f3f3 	udiv	r3, r2, r3
 800160e:	4618      	mov	r0, r3
 8001610:	f000 f935 	bl	800187e <HAL_SYSTICK_Config>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e00e      	b.n	800163c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b0f      	cmp	r3, #15
 8001622:	d80a      	bhi.n	800163a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001624:	2200      	movs	r2, #0
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	f04f 30ff 	mov.w	r0, #4294967295
 800162c:	f000 f90b 	bl	8001846 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001630:	4a06      	ldr	r2, [pc, #24]	@ (800164c <HAL_InitTick+0x5c>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
 8001638:	e000      	b.n	800163c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000000 	.word	0x20000000
 8001648:	20000008 	.word	0x20000008
 800164c:	20000004 	.word	0x20000004

08001650 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001654:	4b05      	ldr	r3, [pc, #20]	@ (800166c <HAL_IncTick+0x1c>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	461a      	mov	r2, r3
 800165a:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <HAL_IncTick+0x20>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4413      	add	r3, r2
 8001660:	4a03      	ldr	r2, [pc, #12]	@ (8001670 <HAL_IncTick+0x20>)
 8001662:	6013      	str	r3, [r2, #0]
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr
 800166c:	20000008 	.word	0x20000008
 8001670:	20000260 	.word	0x20000260

08001674 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return uwTick;
 8001678:	4b02      	ldr	r3, [pc, #8]	@ (8001684 <HAL_GetTick+0x10>)
 800167a:	681b      	ldr	r3, [r3, #0]
}
 800167c:	4618      	mov	r0, r3
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr
 8001684:	20000260 	.word	0x20000260

08001688 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001690:	f7ff fff0 	bl	8001674 <HAL_GetTick>
 8001694:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a0:	d005      	beq.n	80016ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016a2:	4b0a      	ldr	r3, [pc, #40]	@ (80016cc <HAL_Delay+0x44>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	461a      	mov	r2, r3
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	4413      	add	r3, r2
 80016ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016ae:	bf00      	nop
 80016b0:	f7ff ffe0 	bl	8001674 <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	429a      	cmp	r2, r3
 80016be:	d8f7      	bhi.n	80016b0 <HAL_Delay+0x28>
  {
  }
}
 80016c0:	bf00      	nop
 80016c2:	bf00      	nop
 80016c4:	3710      	adds	r7, #16
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000008 	.word	0x20000008

080016d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f003 0307 	and.w	r3, r3, #7
 80016de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <__NVIC_SetPriorityGrouping+0x44>)
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016e6:	68ba      	ldr	r2, [r7, #8]
 80016e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016ec:	4013      	ands	r3, r2
 80016ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001700:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001702:	4a04      	ldr	r2, [pc, #16]	@ (8001714 <__NVIC_SetPriorityGrouping+0x44>)
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	60d3      	str	r3, [r2, #12]
}
 8001708:	bf00      	nop
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	e000ed00 	.word	0xe000ed00

08001718 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800171c:	4b04      	ldr	r3, [pc, #16]	@ (8001730 <__NVIC_GetPriorityGrouping+0x18>)
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	0a1b      	lsrs	r3, r3, #8
 8001722:	f003 0307 	and.w	r3, r3, #7
}
 8001726:	4618      	mov	r0, r3
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	e000ed00 	.word	0xe000ed00

08001734 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	6039      	str	r1, [r7, #0]
 800173e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001744:	2b00      	cmp	r3, #0
 8001746:	db0a      	blt.n	800175e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	b2da      	uxtb	r2, r3
 800174c:	490c      	ldr	r1, [pc, #48]	@ (8001780 <__NVIC_SetPriority+0x4c>)
 800174e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001752:	0112      	lsls	r2, r2, #4
 8001754:	b2d2      	uxtb	r2, r2
 8001756:	440b      	add	r3, r1
 8001758:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800175c:	e00a      	b.n	8001774 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	b2da      	uxtb	r2, r3
 8001762:	4908      	ldr	r1, [pc, #32]	@ (8001784 <__NVIC_SetPriority+0x50>)
 8001764:	79fb      	ldrb	r3, [r7, #7]
 8001766:	f003 030f 	and.w	r3, r3, #15
 800176a:	3b04      	subs	r3, #4
 800176c:	0112      	lsls	r2, r2, #4
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	440b      	add	r3, r1
 8001772:	761a      	strb	r2, [r3, #24]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000e100 	.word	0xe000e100
 8001784:	e000ed00 	.word	0xe000ed00

08001788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001788:	b480      	push	{r7}
 800178a:	b089      	sub	sp, #36	@ 0x24
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f003 0307 	and.w	r3, r3, #7
 800179a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	f1c3 0307 	rsb	r3, r3, #7
 80017a2:	2b04      	cmp	r3, #4
 80017a4:	bf28      	it	cs
 80017a6:	2304      	movcs	r3, #4
 80017a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	3304      	adds	r3, #4
 80017ae:	2b06      	cmp	r3, #6
 80017b0:	d902      	bls.n	80017b8 <NVIC_EncodePriority+0x30>
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	3b03      	subs	r3, #3
 80017b6:	e000      	b.n	80017ba <NVIC_EncodePriority+0x32>
 80017b8:	2300      	movs	r3, #0
 80017ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017bc:	f04f 32ff 	mov.w	r2, #4294967295
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	fa02 f303 	lsl.w	r3, r2, r3
 80017c6:	43da      	mvns	r2, r3
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	401a      	ands	r2, r3
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017d0:	f04f 31ff 	mov.w	r1, #4294967295
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	fa01 f303 	lsl.w	r3, r1, r3
 80017da:	43d9      	mvns	r1, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e0:	4313      	orrs	r3, r2
         );
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3724      	adds	r7, #36	@ 0x24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr

080017ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3b01      	subs	r3, #1
 80017f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017fc:	d301      	bcc.n	8001802 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017fe:	2301      	movs	r3, #1
 8001800:	e00f      	b.n	8001822 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001802:	4a0a      	ldr	r2, [pc, #40]	@ (800182c <SysTick_Config+0x40>)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	3b01      	subs	r3, #1
 8001808:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800180a:	210f      	movs	r1, #15
 800180c:	f04f 30ff 	mov.w	r0, #4294967295
 8001810:	f7ff ff90 	bl	8001734 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001814:	4b05      	ldr	r3, [pc, #20]	@ (800182c <SysTick_Config+0x40>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800181a:	4b04      	ldr	r3, [pc, #16]	@ (800182c <SysTick_Config+0x40>)
 800181c:	2207      	movs	r2, #7
 800181e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	e000e010 	.word	0xe000e010

08001830 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f7ff ff49 	bl	80016d0 <__NVIC_SetPriorityGrouping>
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001846:	b580      	push	{r7, lr}
 8001848:	b086      	sub	sp, #24
 800184a:	af00      	add	r7, sp, #0
 800184c:	4603      	mov	r3, r0
 800184e:	60b9      	str	r1, [r7, #8]
 8001850:	607a      	str	r2, [r7, #4]
 8001852:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001858:	f7ff ff5e 	bl	8001718 <__NVIC_GetPriorityGrouping>
 800185c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	68b9      	ldr	r1, [r7, #8]
 8001862:	6978      	ldr	r0, [r7, #20]
 8001864:	f7ff ff90 	bl	8001788 <NVIC_EncodePriority>
 8001868:	4602      	mov	r2, r0
 800186a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800186e:	4611      	mov	r1, r2
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff ff5f 	bl	8001734 <__NVIC_SetPriority>
}
 8001876:	bf00      	nop
 8001878:	3718      	adds	r7, #24
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b082      	sub	sp, #8
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f7ff ffb0 	bl	80017ec <SysTick_Config>
 800188c:	4603      	mov	r3, r0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
	...

08001898 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001898:	b480      	push	{r7}
 800189a:	b08b      	sub	sp, #44	@ 0x2c
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80018a6:	2300      	movs	r3, #0
 80018a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018aa:	e169      	b.n	8001b80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80018ac:	2201      	movs	r2, #1
 80018ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	69fa      	ldr	r2, [r7, #28]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	f040 8158 	bne.w	8001b7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	4a9a      	ldr	r2, [pc, #616]	@ (8001b38 <HAL_GPIO_Init+0x2a0>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d05e      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018d4:	4a98      	ldr	r2, [pc, #608]	@ (8001b38 <HAL_GPIO_Init+0x2a0>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d875      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018da:	4a98      	ldr	r2, [pc, #608]	@ (8001b3c <HAL_GPIO_Init+0x2a4>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d058      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018e0:	4a96      	ldr	r2, [pc, #600]	@ (8001b3c <HAL_GPIO_Init+0x2a4>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d86f      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018e6:	4a96      	ldr	r2, [pc, #600]	@ (8001b40 <HAL_GPIO_Init+0x2a8>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d052      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018ec:	4a94      	ldr	r2, [pc, #592]	@ (8001b40 <HAL_GPIO_Init+0x2a8>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d869      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018f2:	4a94      	ldr	r2, [pc, #592]	@ (8001b44 <HAL_GPIO_Init+0x2ac>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d04c      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 80018f8:	4a92      	ldr	r2, [pc, #584]	@ (8001b44 <HAL_GPIO_Init+0x2ac>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d863      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 80018fe:	4a92      	ldr	r2, [pc, #584]	@ (8001b48 <HAL_GPIO_Init+0x2b0>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d046      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
 8001904:	4a90      	ldr	r2, [pc, #576]	@ (8001b48 <HAL_GPIO_Init+0x2b0>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d85d      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 800190a:	2b12      	cmp	r3, #18
 800190c:	d82a      	bhi.n	8001964 <HAL_GPIO_Init+0xcc>
 800190e:	2b12      	cmp	r3, #18
 8001910:	d859      	bhi.n	80019c6 <HAL_GPIO_Init+0x12e>
 8001912:	a201      	add	r2, pc, #4	@ (adr r2, 8001918 <HAL_GPIO_Init+0x80>)
 8001914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001918:	08001993 	.word	0x08001993
 800191c:	0800196d 	.word	0x0800196d
 8001920:	0800197f 	.word	0x0800197f
 8001924:	080019c1 	.word	0x080019c1
 8001928:	080019c7 	.word	0x080019c7
 800192c:	080019c7 	.word	0x080019c7
 8001930:	080019c7 	.word	0x080019c7
 8001934:	080019c7 	.word	0x080019c7
 8001938:	080019c7 	.word	0x080019c7
 800193c:	080019c7 	.word	0x080019c7
 8001940:	080019c7 	.word	0x080019c7
 8001944:	080019c7 	.word	0x080019c7
 8001948:	080019c7 	.word	0x080019c7
 800194c:	080019c7 	.word	0x080019c7
 8001950:	080019c7 	.word	0x080019c7
 8001954:	080019c7 	.word	0x080019c7
 8001958:	080019c7 	.word	0x080019c7
 800195c:	08001975 	.word	0x08001975
 8001960:	08001989 	.word	0x08001989
 8001964:	4a79      	ldr	r2, [pc, #484]	@ (8001b4c <HAL_GPIO_Init+0x2b4>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d013      	beq.n	8001992 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800196a:	e02c      	b.n	80019c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	623b      	str	r3, [r7, #32]
          break;
 8001972:	e029      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	3304      	adds	r3, #4
 800197a:	623b      	str	r3, [r7, #32]
          break;
 800197c:	e024      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	3308      	adds	r3, #8
 8001984:	623b      	str	r3, [r7, #32]
          break;
 8001986:	e01f      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	330c      	adds	r3, #12
 800198e:	623b      	str	r3, [r7, #32]
          break;
 8001990:	e01a      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d102      	bne.n	80019a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800199a:	2304      	movs	r3, #4
 800199c:	623b      	str	r3, [r7, #32]
          break;
 800199e:	e013      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d105      	bne.n	80019b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019a8:	2308      	movs	r3, #8
 80019aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	69fa      	ldr	r2, [r7, #28]
 80019b0:	611a      	str	r2, [r3, #16]
          break;
 80019b2:	e009      	b.n	80019c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019b4:	2308      	movs	r3, #8
 80019b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	69fa      	ldr	r2, [r7, #28]
 80019bc:	615a      	str	r2, [r3, #20]
          break;
 80019be:	e003      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80019c0:	2300      	movs	r3, #0
 80019c2:	623b      	str	r3, [r7, #32]
          break;
 80019c4:	e000      	b.n	80019c8 <HAL_GPIO_Init+0x130>
          break;
 80019c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	2bff      	cmp	r3, #255	@ 0xff
 80019cc:	d801      	bhi.n	80019d2 <HAL_GPIO_Init+0x13a>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	e001      	b.n	80019d6 <HAL_GPIO_Init+0x13e>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	3304      	adds	r3, #4
 80019d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	2bff      	cmp	r3, #255	@ 0xff
 80019dc:	d802      	bhi.n	80019e4 <HAL_GPIO_Init+0x14c>
 80019de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	e002      	b.n	80019ea <HAL_GPIO_Init+0x152>
 80019e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e6:	3b08      	subs	r3, #8
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	210f      	movs	r1, #15
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	fa01 f303 	lsl.w	r3, r1, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	401a      	ands	r2, r3
 80019fc:	6a39      	ldr	r1, [r7, #32]
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	fa01 f303 	lsl.w	r3, r1, r3
 8001a04:	431a      	orrs	r2, r3
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f000 80b1 	beq.w	8001b7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a18:	4b4d      	ldr	r3, [pc, #308]	@ (8001b50 <HAL_GPIO_Init+0x2b8>)
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	4a4c      	ldr	r2, [pc, #304]	@ (8001b50 <HAL_GPIO_Init+0x2b8>)
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	6193      	str	r3, [r2, #24]
 8001a24:	4b4a      	ldr	r3, [pc, #296]	@ (8001b50 <HAL_GPIO_Init+0x2b8>)
 8001a26:	699b      	ldr	r3, [r3, #24]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	60bb      	str	r3, [r7, #8]
 8001a2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a30:	4a48      	ldr	r2, [pc, #288]	@ (8001b54 <HAL_GPIO_Init+0x2bc>)
 8001a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a34:	089b      	lsrs	r3, r3, #2
 8001a36:	3302      	adds	r3, #2
 8001a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	220f      	movs	r2, #15
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	4013      	ands	r3, r2
 8001a52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4a40      	ldr	r2, [pc, #256]	@ (8001b58 <HAL_GPIO_Init+0x2c0>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d013      	beq.n	8001a84 <HAL_GPIO_Init+0x1ec>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a3f      	ldr	r2, [pc, #252]	@ (8001b5c <HAL_GPIO_Init+0x2c4>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d00d      	beq.n	8001a80 <HAL_GPIO_Init+0x1e8>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a3e      	ldr	r2, [pc, #248]	@ (8001b60 <HAL_GPIO_Init+0x2c8>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d007      	beq.n	8001a7c <HAL_GPIO_Init+0x1e4>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	4a3d      	ldr	r2, [pc, #244]	@ (8001b64 <HAL_GPIO_Init+0x2cc>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d101      	bne.n	8001a78 <HAL_GPIO_Init+0x1e0>
 8001a74:	2303      	movs	r3, #3
 8001a76:	e006      	b.n	8001a86 <HAL_GPIO_Init+0x1ee>
 8001a78:	2304      	movs	r3, #4
 8001a7a:	e004      	b.n	8001a86 <HAL_GPIO_Init+0x1ee>
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	e002      	b.n	8001a86 <HAL_GPIO_Init+0x1ee>
 8001a80:	2301      	movs	r3, #1
 8001a82:	e000      	b.n	8001a86 <HAL_GPIO_Init+0x1ee>
 8001a84:	2300      	movs	r3, #0
 8001a86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a88:	f002 0203 	and.w	r2, r2, #3
 8001a8c:	0092      	lsls	r2, r2, #2
 8001a8e:	4093      	lsls	r3, r2
 8001a90:	68fa      	ldr	r2, [r7, #12]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a96:	492f      	ldr	r1, [pc, #188]	@ (8001b54 <HAL_GPIO_Init+0x2bc>)
 8001a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9a:	089b      	lsrs	r3, r3, #2
 8001a9c:	3302      	adds	r3, #2
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d006      	beq.n	8001abe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	492c      	ldr	r1, [pc, #176]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	608b      	str	r3, [r1, #8]
 8001abc:	e006      	b.n	8001acc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001abe:	4b2a      	ldr	r3, [pc, #168]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ac0:	689a      	ldr	r2, [r3, #8]
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	4928      	ldr	r1, [pc, #160]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d006      	beq.n	8001ae6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ad8:	4b23      	ldr	r3, [pc, #140]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ada:	68da      	ldr	r2, [r3, #12]
 8001adc:	4922      	ldr	r1, [pc, #136]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	60cb      	str	r3, [r1, #12]
 8001ae4:	e006      	b.n	8001af4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ae6:	4b20      	ldr	r3, [pc, #128]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001ae8:	68da      	ldr	r2, [r3, #12]
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	43db      	mvns	r3, r3
 8001aee:	491e      	ldr	r1, [pc, #120]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d006      	beq.n	8001b0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b00:	4b19      	ldr	r3, [pc, #100]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b02:	685a      	ldr	r2, [r3, #4]
 8001b04:	4918      	ldr	r1, [pc, #96]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	604b      	str	r3, [r1, #4]
 8001b0c:	e006      	b.n	8001b1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b0e:	4b16      	ldr	r3, [pc, #88]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b10:	685a      	ldr	r2, [r3, #4]
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	43db      	mvns	r3, r3
 8001b16:	4914      	ldr	r1, [pc, #80]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b18:	4013      	ands	r3, r2
 8001b1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d021      	beq.n	8001b6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b28:	4b0f      	ldr	r3, [pc, #60]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	490e      	ldr	r1, [pc, #56]	@ (8001b68 <HAL_GPIO_Init+0x2d0>)
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	600b      	str	r3, [r1, #0]
 8001b34:	e021      	b.n	8001b7a <HAL_GPIO_Init+0x2e2>
 8001b36:	bf00      	nop
 8001b38:	10320000 	.word	0x10320000
 8001b3c:	10310000 	.word	0x10310000
 8001b40:	10220000 	.word	0x10220000
 8001b44:	10210000 	.word	0x10210000
 8001b48:	10120000 	.word	0x10120000
 8001b4c:	10110000 	.word	0x10110000
 8001b50:	40021000 	.word	0x40021000
 8001b54:	40010000 	.word	0x40010000
 8001b58:	40010800 	.word	0x40010800
 8001b5c:	40010c00 	.word	0x40010c00
 8001b60:	40011000 	.word	0x40011000
 8001b64:	40011400 	.word	0x40011400
 8001b68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b9c <HAL_GPIO_Init+0x304>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	43db      	mvns	r3, r3
 8001b74:	4909      	ldr	r1, [pc, #36]	@ (8001b9c <HAL_GPIO_Init+0x304>)
 8001b76:	4013      	ands	r3, r2
 8001b78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b86:	fa22 f303 	lsr.w	r3, r2, r3
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	f47f ae8e 	bne.w	80018ac <HAL_GPIO_Init+0x14>
  }
}
 8001b90:	bf00      	nop
 8001b92:	bf00      	nop
 8001b94:	372c      	adds	r7, #44	@ 0x2c
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr
 8001b9c:	40010400 	.word	0x40010400

08001ba0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e12b      	b.n	8001e0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d106      	bne.n	8001bcc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f7ff fb92 	bl	80012f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2224      	movs	r2, #36	@ 0x24
 8001bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f022 0201 	bic.w	r2, r2, #1
 8001be2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001bf2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c04:	f001 f832 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 8001c08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	4a81      	ldr	r2, [pc, #516]	@ (8001e14 <HAL_I2C_Init+0x274>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d807      	bhi.n	8001c24 <HAL_I2C_Init+0x84>
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4a80      	ldr	r2, [pc, #512]	@ (8001e18 <HAL_I2C_Init+0x278>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	bf94      	ite	ls
 8001c1c:	2301      	movls	r3, #1
 8001c1e:	2300      	movhi	r3, #0
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	e006      	b.n	8001c32 <HAL_I2C_Init+0x92>
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4a7d      	ldr	r2, [pc, #500]	@ (8001e1c <HAL_I2C_Init+0x27c>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	bf94      	ite	ls
 8001c2c:	2301      	movls	r3, #1
 8001c2e:	2300      	movhi	r3, #0
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e0e7      	b.n	8001e0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	4a78      	ldr	r2, [pc, #480]	@ (8001e20 <HAL_I2C_Init+0x280>)
 8001c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c42:	0c9b      	lsrs	r3, r3, #18
 8001c44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	68ba      	ldr	r2, [r7, #8]
 8001c56:	430a      	orrs	r2, r1
 8001c58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	6a1b      	ldr	r3, [r3, #32]
 8001c60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	4a6a      	ldr	r2, [pc, #424]	@ (8001e14 <HAL_I2C_Init+0x274>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d802      	bhi.n	8001c74 <HAL_I2C_Init+0xd4>
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	3301      	adds	r3, #1
 8001c72:	e009      	b.n	8001c88 <HAL_I2C_Init+0xe8>
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001c7a:	fb02 f303 	mul.w	r3, r2, r3
 8001c7e:	4a69      	ldr	r2, [pc, #420]	@ (8001e24 <HAL_I2C_Init+0x284>)
 8001c80:	fba2 2303 	umull	r2, r3, r2, r3
 8001c84:	099b      	lsrs	r3, r3, #6
 8001c86:	3301      	adds	r3, #1
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	6812      	ldr	r2, [r2, #0]
 8001c8c:	430b      	orrs	r3, r1
 8001c8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001c9a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	495c      	ldr	r1, [pc, #368]	@ (8001e14 <HAL_I2C_Init+0x274>)
 8001ca4:	428b      	cmp	r3, r1
 8001ca6:	d819      	bhi.n	8001cdc <HAL_I2C_Init+0x13c>
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	1e59      	subs	r1, r3, #1
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cb6:	1c59      	adds	r1, r3, #1
 8001cb8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001cbc:	400b      	ands	r3, r1
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d00a      	beq.n	8001cd8 <HAL_I2C_Init+0x138>
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	1e59      	subs	r1, r3, #1
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cd6:	e051      	b.n	8001d7c <HAL_I2C_Init+0x1dc>
 8001cd8:	2304      	movs	r3, #4
 8001cda:	e04f      	b.n	8001d7c <HAL_I2C_Init+0x1dc>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d111      	bne.n	8001d08 <HAL_I2C_Init+0x168>
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	1e58      	subs	r0, r3, #1
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6859      	ldr	r1, [r3, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	440b      	add	r3, r1
 8001cf2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	bf0c      	ite	eq
 8001d00:	2301      	moveq	r3, #1
 8001d02:	2300      	movne	r3, #0
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	e012      	b.n	8001d2e <HAL_I2C_Init+0x18e>
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	1e58      	subs	r0, r3, #1
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6859      	ldr	r1, [r3, #4]
 8001d10:	460b      	mov	r3, r1
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	440b      	add	r3, r1
 8001d16:	0099      	lsls	r1, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d1e:	3301      	adds	r3, #1
 8001d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	bf0c      	ite	eq
 8001d28:	2301      	moveq	r3, #1
 8001d2a:	2300      	movne	r3, #0
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <HAL_I2C_Init+0x196>
 8001d32:	2301      	movs	r3, #1
 8001d34:	e022      	b.n	8001d7c <HAL_I2C_Init+0x1dc>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d10e      	bne.n	8001d5c <HAL_I2C_Init+0x1bc>
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	1e58      	subs	r0, r3, #1
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6859      	ldr	r1, [r3, #4]
 8001d46:	460b      	mov	r3, r1
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	440b      	add	r3, r1
 8001d4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d50:	3301      	adds	r3, #1
 8001d52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d5a:	e00f      	b.n	8001d7c <HAL_I2C_Init+0x1dc>
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	1e58      	subs	r0, r3, #1
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6859      	ldr	r1, [r3, #4]
 8001d64:	460b      	mov	r3, r1
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	440b      	add	r3, r1
 8001d6a:	0099      	lsls	r1, r3, #2
 8001d6c:	440b      	add	r3, r1
 8001d6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d72:	3301      	adds	r3, #1
 8001d74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001d7c:	6879      	ldr	r1, [r7, #4]
 8001d7e:	6809      	ldr	r1, [r1, #0]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	69da      	ldr	r2, [r3, #28]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6a1b      	ldr	r3, [r3, #32]
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001daa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	6911      	ldr	r1, [r2, #16]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	68d2      	ldr	r2, [r2, #12]
 8001db6:	4311      	orrs	r1, r2
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	6812      	ldr	r2, [r2, #0]
 8001dbc:	430b      	orrs	r3, r1
 8001dbe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	695a      	ldr	r2, [r3, #20]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	431a      	orrs	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f042 0201 	orr.w	r2, r2, #1
 8001dea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2220      	movs	r2, #32
 8001df6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	000186a0 	.word	0x000186a0
 8001e18:	001e847f 	.word	0x001e847f
 8001e1c:	003d08ff 	.word	0x003d08ff
 8001e20:	431bde83 	.word	0x431bde83
 8001e24:	10624dd3 	.word	0x10624dd3

08001e28 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b088      	sub	sp, #32
 8001e2c:	af02      	add	r7, sp, #8
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	607a      	str	r2, [r7, #4]
 8001e32:	461a      	mov	r2, r3
 8001e34:	460b      	mov	r3, r1
 8001e36:	817b      	strh	r3, [r7, #10]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e3c:	f7ff fc1a 	bl	8001674 <HAL_GetTick>
 8001e40:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	2b20      	cmp	r3, #32
 8001e4c:	f040 80e0 	bne.w	8002010 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	2319      	movs	r3, #25
 8001e56:	2201      	movs	r2, #1
 8001e58:	4970      	ldr	r1, [pc, #448]	@ (800201c <HAL_I2C_Master_Transmit+0x1f4>)
 8001e5a:	68f8      	ldr	r0, [r7, #12]
 8001e5c:	f000 f964 	bl	8002128 <I2C_WaitOnFlagUntilTimeout>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001e66:	2302      	movs	r3, #2
 8001e68:	e0d3      	b.n	8002012 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d101      	bne.n	8001e78 <HAL_I2C_Master_Transmit+0x50>
 8001e74:	2302      	movs	r3, #2
 8001e76:	e0cc      	b.n	8002012 <HAL_I2C_Master_Transmit+0x1ea>
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d007      	beq.n	8001e9e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f042 0201 	orr.w	r2, r2, #1
 8001e9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001eac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2221      	movs	r2, #33	@ 0x21
 8001eb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2210      	movs	r2, #16
 8001eba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	893a      	ldrh	r2, [r7, #8]
 8001ece:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ed4:	b29a      	uxth	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	4a50      	ldr	r2, [pc, #320]	@ (8002020 <HAL_I2C_Master_Transmit+0x1f8>)
 8001ede:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001ee0:	8979      	ldrh	r1, [r7, #10]
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	6a3a      	ldr	r2, [r7, #32]
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f000 f89c 	bl	8002024 <I2C_MasterRequestWrite>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e08d      	b.n	8002012 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	695b      	ldr	r3, [r3, #20]
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001f0c:	e066      	b.n	8001fdc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	6a39      	ldr	r1, [r7, #32]
 8001f12:	68f8      	ldr	r0, [r7, #12]
 8001f14:	f000 fa22 	bl	800235c <I2C_WaitOnTXEFlagUntilTimeout>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d00d      	beq.n	8001f3a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f22:	2b04      	cmp	r3, #4
 8001f24:	d107      	bne.n	8001f36 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e06b      	b.n	8002012 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f3e:	781a      	ldrb	r2, [r3, #0]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f4a:	1c5a      	adds	r2, r3, #1
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	3b01      	subs	r3, #1
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f62:	3b01      	subs	r3, #1
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	695b      	ldr	r3, [r3, #20]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	2b04      	cmp	r3, #4
 8001f76:	d11b      	bne.n	8001fb0 <HAL_I2C_Master_Transmit+0x188>
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d017      	beq.n	8001fb0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f84:	781a      	ldrb	r2, [r3, #0]
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f90:	1c5a      	adds	r2, r3, #1
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	3b01      	subs	r3, #1
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fa8:	3b01      	subs	r3, #1
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fb0:	697a      	ldr	r2, [r7, #20]
 8001fb2:	6a39      	ldr	r1, [r7, #32]
 8001fb4:	68f8      	ldr	r0, [r7, #12]
 8001fb6:	f000 fa19 	bl	80023ec <I2C_WaitOnBTFFlagUntilTimeout>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d00d      	beq.n	8001fdc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc4:	2b04      	cmp	r3, #4
 8001fc6:	d107      	bne.n	8001fd8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001fd6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e01a      	b.n	8002012 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d194      	bne.n	8001f0e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ff2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2220      	movs	r2, #32
 8001ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2200      	movs	r2, #0
 8002008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800200c:	2300      	movs	r3, #0
 800200e:	e000      	b.n	8002012 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002010:	2302      	movs	r3, #2
  }
}
 8002012:	4618      	mov	r0, r3
 8002014:	3718      	adds	r7, #24
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	00100002 	.word	0x00100002
 8002020:	ffff0000 	.word	0xffff0000

08002024 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b088      	sub	sp, #32
 8002028:	af02      	add	r7, sp, #8
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	607a      	str	r2, [r7, #4]
 800202e:	603b      	str	r3, [r7, #0]
 8002030:	460b      	mov	r3, r1
 8002032:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002038:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	2b08      	cmp	r3, #8
 800203e:	d006      	beq.n	800204e <I2C_MasterRequestWrite+0x2a>
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d003      	beq.n	800204e <I2C_MasterRequestWrite+0x2a>
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800204c:	d108      	bne.n	8002060 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	e00b      	b.n	8002078 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002064:	2b12      	cmp	r3, #18
 8002066:	d107      	bne.n	8002078 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002076:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002084:	68f8      	ldr	r0, [r7, #12]
 8002086:	f000 f84f 	bl	8002128 <I2C_WaitOnFlagUntilTimeout>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d00d      	beq.n	80020ac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800209a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800209e:	d103      	bne.n	80020a8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e035      	b.n	8002118 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80020b4:	d108      	bne.n	80020c8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80020b6:	897b      	ldrh	r3, [r7, #10]
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	461a      	mov	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80020c4:	611a      	str	r2, [r3, #16]
 80020c6:	e01b      	b.n	8002100 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80020c8:	897b      	ldrh	r3, [r7, #10]
 80020ca:	11db      	asrs	r3, r3, #7
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	f003 0306 	and.w	r3, r3, #6
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	f063 030f 	orn	r3, r3, #15
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	490e      	ldr	r1, [pc, #56]	@ (8002120 <I2C_MasterRequestWrite+0xfc>)
 80020e6:	68f8      	ldr	r0, [r7, #12]
 80020e8:	f000 f898 	bl	800221c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e010      	b.n	8002118 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80020f6:	897b      	ldrh	r3, [r7, #10]
 80020f8:	b2da      	uxtb	r2, r3
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	4907      	ldr	r1, [pc, #28]	@ (8002124 <I2C_MasterRequestWrite+0x100>)
 8002106:	68f8      	ldr	r0, [r7, #12]
 8002108:	f000 f888 	bl	800221c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e000      	b.n	8002118 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	00010008 	.word	0x00010008
 8002124:	00010002 	.word	0x00010002

08002128 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	603b      	str	r3, [r7, #0]
 8002134:	4613      	mov	r3, r2
 8002136:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002138:	e048      	b.n	80021cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002140:	d044      	beq.n	80021cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002142:	f7ff fa97 	bl	8001674 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	429a      	cmp	r2, r3
 8002150:	d302      	bcc.n	8002158 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d139      	bne.n	80021cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	0c1b      	lsrs	r3, r3, #16
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b01      	cmp	r3, #1
 8002160:	d10d      	bne.n	800217e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	695b      	ldr	r3, [r3, #20]
 8002168:	43da      	mvns	r2, r3
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	4013      	ands	r3, r2
 800216e:	b29b      	uxth	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	bf0c      	ite	eq
 8002174:	2301      	moveq	r3, #1
 8002176:	2300      	movne	r3, #0
 8002178:	b2db      	uxtb	r3, r3
 800217a:	461a      	mov	r2, r3
 800217c:	e00c      	b.n	8002198 <I2C_WaitOnFlagUntilTimeout+0x70>
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	43da      	mvns	r2, r3
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	4013      	ands	r3, r2
 800218a:	b29b      	uxth	r3, r3
 800218c:	2b00      	cmp	r3, #0
 800218e:	bf0c      	ite	eq
 8002190:	2301      	moveq	r3, #1
 8002192:	2300      	movne	r3, #0
 8002194:	b2db      	uxtb	r3, r3
 8002196:	461a      	mov	r2, r3
 8002198:	79fb      	ldrb	r3, [r7, #7]
 800219a:	429a      	cmp	r2, r3
 800219c:	d116      	bne.n	80021cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2200      	movs	r2, #0
 80021a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2220      	movs	r2, #32
 80021a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b8:	f043 0220 	orr.w	r2, r3, #32
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e023      	b.n	8002214 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	0c1b      	lsrs	r3, r3, #16
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d10d      	bne.n	80021f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	695b      	ldr	r3, [r3, #20]
 80021dc:	43da      	mvns	r2, r3
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	4013      	ands	r3, r2
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	bf0c      	ite	eq
 80021e8:	2301      	moveq	r3, #1
 80021ea:	2300      	movne	r3, #0
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	461a      	mov	r2, r3
 80021f0:	e00c      	b.n	800220c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	43da      	mvns	r2, r3
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	4013      	ands	r3, r2
 80021fe:	b29b      	uxth	r3, r3
 8002200:	2b00      	cmp	r3, #0
 8002202:	bf0c      	ite	eq
 8002204:	2301      	moveq	r3, #1
 8002206:	2300      	movne	r3, #0
 8002208:	b2db      	uxtb	r3, r3
 800220a:	461a      	mov	r2, r3
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	429a      	cmp	r2, r3
 8002210:	d093      	beq.n	800213a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002212:	2300      	movs	r3, #0
}
 8002214:	4618      	mov	r0, r3
 8002216:	3710      	adds	r7, #16
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
 8002228:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800222a:	e071      	b.n	8002310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002236:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800223a:	d123      	bne.n	8002284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800224a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002254:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2200      	movs	r2, #0
 800225a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2220      	movs	r2, #32
 8002260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002270:	f043 0204 	orr.w	r2, r3, #4
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e067      	b.n	8002354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800228a:	d041      	beq.n	8002310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800228c:	f7ff f9f2 	bl	8001674 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	429a      	cmp	r2, r3
 800229a:	d302      	bcc.n	80022a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d136      	bne.n	8002310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	0c1b      	lsrs	r3, r3, #16
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d10c      	bne.n	80022c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	695b      	ldr	r3, [r3, #20]
 80022b2:	43da      	mvns	r2, r3
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	4013      	ands	r3, r2
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	bf14      	ite	ne
 80022be:	2301      	movne	r3, #1
 80022c0:	2300      	moveq	r3, #0
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	e00b      	b.n	80022de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	43da      	mvns	r2, r3
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	4013      	ands	r3, r2
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	bf14      	ite	ne
 80022d8:	2301      	movne	r3, #1
 80022da:	2300      	moveq	r3, #0
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d016      	beq.n	8002310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2220      	movs	r2, #32
 80022ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fc:	f043 0220 	orr.w	r2, r3, #32
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2200      	movs	r2, #0
 8002308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e021      	b.n	8002354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	0c1b      	lsrs	r3, r3, #16
 8002314:	b2db      	uxtb	r3, r3
 8002316:	2b01      	cmp	r3, #1
 8002318:	d10c      	bne.n	8002334 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	43da      	mvns	r2, r3
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	4013      	ands	r3, r2
 8002326:	b29b      	uxth	r3, r3
 8002328:	2b00      	cmp	r3, #0
 800232a:	bf14      	ite	ne
 800232c:	2301      	movne	r3, #1
 800232e:	2300      	moveq	r3, #0
 8002330:	b2db      	uxtb	r3, r3
 8002332:	e00b      	b.n	800234c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	43da      	mvns	r2, r3
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	4013      	ands	r3, r2
 8002340:	b29b      	uxth	r3, r3
 8002342:	2b00      	cmp	r3, #0
 8002344:	bf14      	ite	ne
 8002346:	2301      	movne	r3, #1
 8002348:	2300      	moveq	r3, #0
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b00      	cmp	r3, #0
 800234e:	f47f af6d 	bne.w	800222c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002368:	e034      	b.n	80023d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f000 f886 	bl	800247c <I2C_IsAcknowledgeFailed>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e034      	b.n	80023e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002380:	d028      	beq.n	80023d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002382:	f7ff f977 	bl	8001674 <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	68ba      	ldr	r2, [r7, #8]
 800238e:	429a      	cmp	r2, r3
 8002390:	d302      	bcc.n	8002398 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d11d      	bne.n	80023d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023a2:	2b80      	cmp	r3, #128	@ 0x80
 80023a4:	d016      	beq.n	80023d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2200      	movs	r2, #0
 80023aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2220      	movs	r2, #32
 80023b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c0:	f043 0220 	orr.w	r2, r3, #32
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e007      	b.n	80023e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	695b      	ldr	r3, [r3, #20]
 80023da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023de:	2b80      	cmp	r3, #128	@ 0x80
 80023e0:	d1c3      	bne.n	800236a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80023f8:	e034      	b.n	8002464 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	f000 f83e 	bl	800247c <I2C_IsAcknowledgeFailed>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e034      	b.n	8002474 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002410:	d028      	beq.n	8002464 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002412:	f7ff f92f 	bl	8001674 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	68ba      	ldr	r2, [r7, #8]
 800241e:	429a      	cmp	r2, r3
 8002420:	d302      	bcc.n	8002428 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d11d      	bne.n	8002464 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	f003 0304 	and.w	r3, r3, #4
 8002432:	2b04      	cmp	r3, #4
 8002434:	d016      	beq.n	8002464 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2200      	movs	r2, #0
 800243a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2220      	movs	r2, #32
 8002440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002450:	f043 0220 	orr.w	r2, r3, #32
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e007      	b.n	8002474 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	2b04      	cmp	r3, #4
 8002470:	d1c3      	bne.n	80023fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800248e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002492:	d11b      	bne.n	80024cc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800249c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2220      	movs	r2, #32
 80024a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b8:	f043 0204 	orr.w	r2, r3, #4
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e000      	b.n	80024ce <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr

080024d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e272      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	f000 8087 	beq.w	8002606 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024f8:	4b92      	ldr	r3, [pc, #584]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f003 030c 	and.w	r3, r3, #12
 8002500:	2b04      	cmp	r3, #4
 8002502:	d00c      	beq.n	800251e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002504:	4b8f      	ldr	r3, [pc, #572]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f003 030c 	and.w	r3, r3, #12
 800250c:	2b08      	cmp	r3, #8
 800250e:	d112      	bne.n	8002536 <HAL_RCC_OscConfig+0x5e>
 8002510:	4b8c      	ldr	r3, [pc, #560]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800251c:	d10b      	bne.n	8002536 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800251e:	4b89      	ldr	r3, [pc, #548]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d06c      	beq.n	8002604 <HAL_RCC_OscConfig+0x12c>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d168      	bne.n	8002604 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e24c      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800253e:	d106      	bne.n	800254e <HAL_RCC_OscConfig+0x76>
 8002540:	4b80      	ldr	r3, [pc, #512]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a7f      	ldr	r2, [pc, #508]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002546:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800254a:	6013      	str	r3, [r2, #0]
 800254c:	e02e      	b.n	80025ac <HAL_RCC_OscConfig+0xd4>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10c      	bne.n	8002570 <HAL_RCC_OscConfig+0x98>
 8002556:	4b7b      	ldr	r3, [pc, #492]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a7a      	ldr	r2, [pc, #488]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 800255c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	4b78      	ldr	r3, [pc, #480]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a77      	ldr	r2, [pc, #476]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002568:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	e01d      	b.n	80025ac <HAL_RCC_OscConfig+0xd4>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002578:	d10c      	bne.n	8002594 <HAL_RCC_OscConfig+0xbc>
 800257a:	4b72      	ldr	r3, [pc, #456]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a71      	ldr	r2, [pc, #452]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002580:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	4b6f      	ldr	r3, [pc, #444]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a6e      	ldr	r2, [pc, #440]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 800258c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002590:	6013      	str	r3, [r2, #0]
 8002592:	e00b      	b.n	80025ac <HAL_RCC_OscConfig+0xd4>
 8002594:	4b6b      	ldr	r3, [pc, #428]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a6a      	ldr	r2, [pc, #424]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 800259a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800259e:	6013      	str	r3, [r2, #0]
 80025a0:	4b68      	ldr	r3, [pc, #416]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a67      	ldr	r2, [pc, #412]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 80025a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d013      	beq.n	80025dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b4:	f7ff f85e 	bl	8001674 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025bc:	f7ff f85a 	bl	8001674 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b64      	cmp	r3, #100	@ 0x64
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e200      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ce:	4b5d      	ldr	r3, [pc, #372]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d0f0      	beq.n	80025bc <HAL_RCC_OscConfig+0xe4>
 80025da:	e014      	b.n	8002606 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025dc:	f7ff f84a 	bl	8001674 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025e4:	f7ff f846 	bl	8001674 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b64      	cmp	r3, #100	@ 0x64
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e1ec      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025f6:	4b53      	ldr	r3, [pc, #332]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f0      	bne.n	80025e4 <HAL_RCC_OscConfig+0x10c>
 8002602:	e000      	b.n	8002606 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002604:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d063      	beq.n	80026da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002612:	4b4c      	ldr	r3, [pc, #304]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f003 030c 	and.w	r3, r3, #12
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00b      	beq.n	8002636 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800261e:	4b49      	ldr	r3, [pc, #292]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f003 030c 	and.w	r3, r3, #12
 8002626:	2b08      	cmp	r3, #8
 8002628:	d11c      	bne.n	8002664 <HAL_RCC_OscConfig+0x18c>
 800262a:	4b46      	ldr	r3, [pc, #280]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d116      	bne.n	8002664 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002636:	4b43      	ldr	r3, [pc, #268]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d005      	beq.n	800264e <HAL_RCC_OscConfig+0x176>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d001      	beq.n	800264e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e1c0      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800264e:	4b3d      	ldr	r3, [pc, #244]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	4939      	ldr	r1, [pc, #228]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 800265e:	4313      	orrs	r3, r2
 8002660:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002662:	e03a      	b.n	80026da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d020      	beq.n	80026ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800266c:	4b36      	ldr	r3, [pc, #216]	@ (8002748 <HAL_RCC_OscConfig+0x270>)
 800266e:	2201      	movs	r2, #1
 8002670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002672:	f7fe ffff 	bl	8001674 <HAL_GetTick>
 8002676:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800267a:	f7fe fffb 	bl	8001674 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e1a1      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800268c:	4b2d      	ldr	r3, [pc, #180]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d0f0      	beq.n	800267a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002698:	4b2a      	ldr	r3, [pc, #168]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	00db      	lsls	r3, r3, #3
 80026a6:	4927      	ldr	r1, [pc, #156]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	600b      	str	r3, [r1, #0]
 80026ac:	e015      	b.n	80026da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ae:	4b26      	ldr	r3, [pc, #152]	@ (8002748 <HAL_RCC_OscConfig+0x270>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b4:	f7fe ffde 	bl	8001674 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026bc:	f7fe ffda 	bl	8001674 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e180      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f0      	bne.n	80026bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0308 	and.w	r3, r3, #8
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d03a      	beq.n	800275c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d019      	beq.n	8002722 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ee:	4b17      	ldr	r3, [pc, #92]	@ (800274c <HAL_RCC_OscConfig+0x274>)
 80026f0:	2201      	movs	r2, #1
 80026f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026f4:	f7fe ffbe 	bl	8001674 <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026fa:	e008      	b.n	800270e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026fc:	f7fe ffba 	bl	8001674 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b02      	cmp	r3, #2
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e160      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800270e:	4b0d      	ldr	r3, [pc, #52]	@ (8002744 <HAL_RCC_OscConfig+0x26c>)
 8002710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d0f0      	beq.n	80026fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800271a:	2001      	movs	r0, #1
 800271c:	f000 faba 	bl	8002c94 <RCC_Delay>
 8002720:	e01c      	b.n	800275c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002722:	4b0a      	ldr	r3, [pc, #40]	@ (800274c <HAL_RCC_OscConfig+0x274>)
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002728:	f7fe ffa4 	bl	8001674 <HAL_GetTick>
 800272c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800272e:	e00f      	b.n	8002750 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002730:	f7fe ffa0 	bl	8001674 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d908      	bls.n	8002750 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e146      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
 8002742:	bf00      	nop
 8002744:	40021000 	.word	0x40021000
 8002748:	42420000 	.word	0x42420000
 800274c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002750:	4b92      	ldr	r3, [pc, #584]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002754:	f003 0302 	and.w	r3, r3, #2
 8002758:	2b00      	cmp	r3, #0
 800275a:	d1e9      	bne.n	8002730 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0304 	and.w	r3, r3, #4
 8002764:	2b00      	cmp	r3, #0
 8002766:	f000 80a6 	beq.w	80028b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800276a:	2300      	movs	r3, #0
 800276c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800276e:	4b8b      	ldr	r3, [pc, #556]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d10d      	bne.n	8002796 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800277a:	4b88      	ldr	r3, [pc, #544]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 800277c:	69db      	ldr	r3, [r3, #28]
 800277e:	4a87      	ldr	r2, [pc, #540]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002784:	61d3      	str	r3, [r2, #28]
 8002786:	4b85      	ldr	r3, [pc, #532]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800278e:	60bb      	str	r3, [r7, #8]
 8002790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002792:	2301      	movs	r3, #1
 8002794:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002796:	4b82      	ldr	r3, [pc, #520]	@ (80029a0 <HAL_RCC_OscConfig+0x4c8>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d118      	bne.n	80027d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027a2:	4b7f      	ldr	r3, [pc, #508]	@ (80029a0 <HAL_RCC_OscConfig+0x4c8>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a7e      	ldr	r2, [pc, #504]	@ (80029a0 <HAL_RCC_OscConfig+0x4c8>)
 80027a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ae:	f7fe ff61 	bl	8001674 <HAL_GetTick>
 80027b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b4:	e008      	b.n	80027c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027b6:	f7fe ff5d 	bl	8001674 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b64      	cmp	r3, #100	@ 0x64
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e103      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c8:	4b75      	ldr	r3, [pc, #468]	@ (80029a0 <HAL_RCC_OscConfig+0x4c8>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0f0      	beq.n	80027b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d106      	bne.n	80027ea <HAL_RCC_OscConfig+0x312>
 80027dc:	4b6f      	ldr	r3, [pc, #444]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	4a6e      	ldr	r2, [pc, #440]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 80027e2:	f043 0301 	orr.w	r3, r3, #1
 80027e6:	6213      	str	r3, [r2, #32]
 80027e8:	e02d      	b.n	8002846 <HAL_RCC_OscConfig+0x36e>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d10c      	bne.n	800280c <HAL_RCC_OscConfig+0x334>
 80027f2:	4b6a      	ldr	r3, [pc, #424]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 80027f4:	6a1b      	ldr	r3, [r3, #32]
 80027f6:	4a69      	ldr	r2, [pc, #420]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 80027f8:	f023 0301 	bic.w	r3, r3, #1
 80027fc:	6213      	str	r3, [r2, #32]
 80027fe:	4b67      	ldr	r3, [pc, #412]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	4a66      	ldr	r2, [pc, #408]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002804:	f023 0304 	bic.w	r3, r3, #4
 8002808:	6213      	str	r3, [r2, #32]
 800280a:	e01c      	b.n	8002846 <HAL_RCC_OscConfig+0x36e>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	2b05      	cmp	r3, #5
 8002812:	d10c      	bne.n	800282e <HAL_RCC_OscConfig+0x356>
 8002814:	4b61      	ldr	r3, [pc, #388]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	4a60      	ldr	r2, [pc, #384]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 800281a:	f043 0304 	orr.w	r3, r3, #4
 800281e:	6213      	str	r3, [r2, #32]
 8002820:	4b5e      	ldr	r3, [pc, #376]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	4a5d      	ldr	r2, [pc, #372]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002826:	f043 0301 	orr.w	r3, r3, #1
 800282a:	6213      	str	r3, [r2, #32]
 800282c:	e00b      	b.n	8002846 <HAL_RCC_OscConfig+0x36e>
 800282e:	4b5b      	ldr	r3, [pc, #364]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	4a5a      	ldr	r2, [pc, #360]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002834:	f023 0301 	bic.w	r3, r3, #1
 8002838:	6213      	str	r3, [r2, #32]
 800283a:	4b58      	ldr	r3, [pc, #352]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 800283c:	6a1b      	ldr	r3, [r3, #32]
 800283e:	4a57      	ldr	r2, [pc, #348]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002840:	f023 0304 	bic.w	r3, r3, #4
 8002844:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d015      	beq.n	800287a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800284e:	f7fe ff11 	bl	8001674 <HAL_GetTick>
 8002852:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002854:	e00a      	b.n	800286c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002856:	f7fe ff0d 	bl	8001674 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002864:	4293      	cmp	r3, r2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e0b1      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800286c:	4b4b      	ldr	r3, [pc, #300]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 800286e:	6a1b      	ldr	r3, [r3, #32]
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d0ee      	beq.n	8002856 <HAL_RCC_OscConfig+0x37e>
 8002878:	e014      	b.n	80028a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800287a:	f7fe fefb 	bl	8001674 <HAL_GetTick>
 800287e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002880:	e00a      	b.n	8002898 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002882:	f7fe fef7 	bl	8001674 <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002890:	4293      	cmp	r3, r2
 8002892:	d901      	bls.n	8002898 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e09b      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002898:	4b40      	ldr	r3, [pc, #256]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1ee      	bne.n	8002882 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028a4:	7dfb      	ldrb	r3, [r7, #23]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d105      	bne.n	80028b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028aa:	4b3c      	ldr	r3, [pc, #240]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	4a3b      	ldr	r2, [pc, #236]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 80028b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f000 8087 	beq.w	80029ce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028c0:	4b36      	ldr	r3, [pc, #216]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f003 030c 	and.w	r3, r3, #12
 80028c8:	2b08      	cmp	r3, #8
 80028ca:	d061      	beq.n	8002990 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	69db      	ldr	r3, [r3, #28]
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d146      	bne.n	8002962 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d4:	4b33      	ldr	r3, [pc, #204]	@ (80029a4 <HAL_RCC_OscConfig+0x4cc>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028da:	f7fe fecb 	bl	8001674 <HAL_GetTick>
 80028de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028e0:	e008      	b.n	80028f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e2:	f7fe fec7 	bl	8001674 <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e06d      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028f4:	4b29      	ldr	r3, [pc, #164]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1f0      	bne.n	80028e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002908:	d108      	bne.n	800291c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800290a:	4b24      	ldr	r3, [pc, #144]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	4921      	ldr	r1, [pc, #132]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002918:	4313      	orrs	r3, r2
 800291a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800291c:	4b1f      	ldr	r3, [pc, #124]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a19      	ldr	r1, [r3, #32]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800292c:	430b      	orrs	r3, r1
 800292e:	491b      	ldr	r1, [pc, #108]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002930:	4313      	orrs	r3, r2
 8002932:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002934:	4b1b      	ldr	r3, [pc, #108]	@ (80029a4 <HAL_RCC_OscConfig+0x4cc>)
 8002936:	2201      	movs	r2, #1
 8002938:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293a:	f7fe fe9b 	bl	8001674 <HAL_GetTick>
 800293e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002940:	e008      	b.n	8002954 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002942:	f7fe fe97 	bl	8001674 <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	2b02      	cmp	r3, #2
 800294e:	d901      	bls.n	8002954 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e03d      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002954:	4b11      	ldr	r3, [pc, #68]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d0f0      	beq.n	8002942 <HAL_RCC_OscConfig+0x46a>
 8002960:	e035      	b.n	80029ce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002962:	4b10      	ldr	r3, [pc, #64]	@ (80029a4 <HAL_RCC_OscConfig+0x4cc>)
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002968:	f7fe fe84 	bl	8001674 <HAL_GetTick>
 800296c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800296e:	e008      	b.n	8002982 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002970:	f7fe fe80 	bl	8001674 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	2b02      	cmp	r3, #2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e026      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002982:	4b06      	ldr	r3, [pc, #24]	@ (800299c <HAL_RCC_OscConfig+0x4c4>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d1f0      	bne.n	8002970 <HAL_RCC_OscConfig+0x498>
 800298e:	e01e      	b.n	80029ce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	69db      	ldr	r3, [r3, #28]
 8002994:	2b01      	cmp	r3, #1
 8002996:	d107      	bne.n	80029a8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e019      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
 800299c:	40021000 	.word	0x40021000
 80029a0:	40007000 	.word	0x40007000
 80029a4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029a8:	4b0b      	ldr	r3, [pc, #44]	@ (80029d8 <HAL_RCC_OscConfig+0x500>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d106      	bne.n	80029ca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d001      	beq.n	80029ce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e000      	b.n	80029d0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3718      	adds	r7, #24
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40021000 	.word	0x40021000

080029dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d101      	bne.n	80029f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e0d0      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029f0:	4b6a      	ldr	r3, [pc, #424]	@ (8002b9c <HAL_RCC_ClockConfig+0x1c0>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	683a      	ldr	r2, [r7, #0]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d910      	bls.n	8002a20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029fe:	4b67      	ldr	r3, [pc, #412]	@ (8002b9c <HAL_RCC_ClockConfig+0x1c0>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f023 0207 	bic.w	r2, r3, #7
 8002a06:	4965      	ldr	r1, [pc, #404]	@ (8002b9c <HAL_RCC_ClockConfig+0x1c0>)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a0e:	4b63      	ldr	r3, [pc, #396]	@ (8002b9c <HAL_RCC_ClockConfig+0x1c0>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	683a      	ldr	r2, [r7, #0]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d001      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e0b8      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0302 	and.w	r3, r3, #2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d020      	beq.n	8002a6e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0304 	and.w	r3, r3, #4
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d005      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a38:	4b59      	ldr	r3, [pc, #356]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	4a58      	ldr	r2, [pc, #352]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002a42:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0308 	and.w	r3, r3, #8
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d005      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a50:	4b53      	ldr	r3, [pc, #332]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	4a52      	ldr	r2, [pc, #328]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a56:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002a5a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a5c:	4b50      	ldr	r3, [pc, #320]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	494d      	ldr	r1, [pc, #308]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d040      	beq.n	8002afc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d107      	bne.n	8002a92 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a82:	4b47      	ldr	r3, [pc, #284]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d115      	bne.n	8002aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e07f      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d107      	bne.n	8002aaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a9a:	4b41      	ldr	r3, [pc, #260]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d109      	bne.n	8002aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e073      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aaa:	4b3d      	ldr	r3, [pc, #244]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e06b      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002aba:	4b39      	ldr	r3, [pc, #228]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f023 0203 	bic.w	r2, r3, #3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	4936      	ldr	r1, [pc, #216]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002acc:	f7fe fdd2 	bl	8001674 <HAL_GetTick>
 8002ad0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ad2:	e00a      	b.n	8002aea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ad4:	f7fe fdce 	bl	8001674 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e053      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aea:	4b2d      	ldr	r3, [pc, #180]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f003 020c 	and.w	r2, r3, #12
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d1eb      	bne.n	8002ad4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002afc:	4b27      	ldr	r3, [pc, #156]	@ (8002b9c <HAL_RCC_ClockConfig+0x1c0>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0307 	and.w	r3, r3, #7
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d210      	bcs.n	8002b2c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b0a:	4b24      	ldr	r3, [pc, #144]	@ (8002b9c <HAL_RCC_ClockConfig+0x1c0>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f023 0207 	bic.w	r2, r3, #7
 8002b12:	4922      	ldr	r1, [pc, #136]	@ (8002b9c <HAL_RCC_ClockConfig+0x1c0>)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b1a:	4b20      	ldr	r3, [pc, #128]	@ (8002b9c <HAL_RCC_ClockConfig+0x1c0>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	683a      	ldr	r2, [r7, #0]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d001      	beq.n	8002b2c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e032      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0304 	and.w	r3, r3, #4
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d008      	beq.n	8002b4a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b38:	4b19      	ldr	r3, [pc, #100]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	4916      	ldr	r1, [pc, #88]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d009      	beq.n	8002b6a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b56:	4b12      	ldr	r3, [pc, #72]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	490e      	ldr	r1, [pc, #56]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b6a:	f000 f821 	bl	8002bb0 <HAL_RCC_GetSysClockFreq>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	091b      	lsrs	r3, r3, #4
 8002b76:	f003 030f 	and.w	r3, r3, #15
 8002b7a:	490a      	ldr	r1, [pc, #40]	@ (8002ba4 <HAL_RCC_ClockConfig+0x1c8>)
 8002b7c:	5ccb      	ldrb	r3, [r1, r3]
 8002b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b82:	4a09      	ldr	r2, [pc, #36]	@ (8002ba8 <HAL_RCC_ClockConfig+0x1cc>)
 8002b84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b86:	4b09      	ldr	r3, [pc, #36]	@ (8002bac <HAL_RCC_ClockConfig+0x1d0>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7fe fd30 	bl	80015f0 <HAL_InitTick>

  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40022000 	.word	0x40022000
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	08005a24 	.word	0x08005a24
 8002ba8:	20000000 	.word	0x20000000
 8002bac:	20000004 	.word	0x20000004

08002bb0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b087      	sub	sp, #28
 8002bb4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60fb      	str	r3, [r7, #12]
 8002bba:	2300      	movs	r3, #0
 8002bbc:	60bb      	str	r3, [r7, #8]
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	617b      	str	r3, [r7, #20]
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002bca:	4b1e      	ldr	r3, [pc, #120]	@ (8002c44 <HAL_RCC_GetSysClockFreq+0x94>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f003 030c 	and.w	r3, r3, #12
 8002bd6:	2b04      	cmp	r3, #4
 8002bd8:	d002      	beq.n	8002be0 <HAL_RCC_GetSysClockFreq+0x30>
 8002bda:	2b08      	cmp	r3, #8
 8002bdc:	d003      	beq.n	8002be6 <HAL_RCC_GetSysClockFreq+0x36>
 8002bde:	e027      	b.n	8002c30 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002be0:	4b19      	ldr	r3, [pc, #100]	@ (8002c48 <HAL_RCC_GetSysClockFreq+0x98>)
 8002be2:	613b      	str	r3, [r7, #16]
      break;
 8002be4:	e027      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	0c9b      	lsrs	r3, r3, #18
 8002bea:	f003 030f 	and.w	r3, r3, #15
 8002bee:	4a17      	ldr	r2, [pc, #92]	@ (8002c4c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002bf0:	5cd3      	ldrb	r3, [r2, r3]
 8002bf2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d010      	beq.n	8002c20 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bfe:	4b11      	ldr	r3, [pc, #68]	@ (8002c44 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	0c5b      	lsrs	r3, r3, #17
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	4a11      	ldr	r2, [pc, #68]	@ (8002c50 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c0a:	5cd3      	ldrb	r3, [r2, r3]
 8002c0c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a0d      	ldr	r2, [pc, #52]	@ (8002c48 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c12:	fb03 f202 	mul.w	r2, r3, r2
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c1c:	617b      	str	r3, [r7, #20]
 8002c1e:	e004      	b.n	8002c2a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a0c      	ldr	r2, [pc, #48]	@ (8002c54 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c24:	fb02 f303 	mul.w	r3, r2, r3
 8002c28:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	613b      	str	r3, [r7, #16]
      break;
 8002c2e:	e002      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c30:	4b05      	ldr	r3, [pc, #20]	@ (8002c48 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c32:	613b      	str	r3, [r7, #16]
      break;
 8002c34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c36:	693b      	ldr	r3, [r7, #16]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	371c      	adds	r7, #28
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bc80      	pop	{r7}
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	40021000 	.word	0x40021000
 8002c48:	007a1200 	.word	0x007a1200
 8002c4c:	08005a3c 	.word	0x08005a3c
 8002c50:	08005a4c 	.word	0x08005a4c
 8002c54:	003d0900 	.word	0x003d0900

08002c58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c5c:	4b02      	ldr	r3, [pc, #8]	@ (8002c68 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr
 8002c68:	20000000 	.word	0x20000000

08002c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c70:	f7ff fff2 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8002c74:	4602      	mov	r2, r0
 8002c76:	4b05      	ldr	r3, [pc, #20]	@ (8002c8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	0a1b      	lsrs	r3, r3, #8
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	4903      	ldr	r1, [pc, #12]	@ (8002c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c82:	5ccb      	ldrb	r3, [r1, r3]
 8002c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	08005a34 	.word	0x08005a34

08002c94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b085      	sub	sp, #20
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc8 <RCC_Delay+0x34>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8002ccc <RCC_Delay+0x38>)
 8002ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca6:	0a5b      	lsrs	r3, r3, #9
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	fb02 f303 	mul.w	r3, r2, r3
 8002cae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002cb0:	bf00      	nop
  }
  while (Delay --);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	1e5a      	subs	r2, r3, #1
 8002cb6:	60fa      	str	r2, [r7, #12]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d1f9      	bne.n	8002cb0 <RCC_Delay+0x1c>
}
 8002cbc:	bf00      	nop
 8002cbe:	bf00      	nop
 8002cc0:	3714      	adds	r7, #20
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr
 8002cc8:	20000000 	.word	0x20000000
 8002ccc:	10624dd3 	.word	0x10624dd3

08002cd0 <__cvt>:
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cd6:	461d      	mov	r5, r3
 8002cd8:	bfbb      	ittet	lt
 8002cda:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8002cde:	461d      	movlt	r5, r3
 8002ce0:	2300      	movge	r3, #0
 8002ce2:	232d      	movlt	r3, #45	@ 0x2d
 8002ce4:	b088      	sub	sp, #32
 8002ce6:	4614      	mov	r4, r2
 8002ce8:	bfb8      	it	lt
 8002cea:	4614      	movlt	r4, r2
 8002cec:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8002cee:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8002cf0:	7013      	strb	r3, [r2, #0]
 8002cf2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002cf4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8002cf8:	f023 0820 	bic.w	r8, r3, #32
 8002cfc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002d00:	d005      	beq.n	8002d0e <__cvt+0x3e>
 8002d02:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002d06:	d100      	bne.n	8002d0a <__cvt+0x3a>
 8002d08:	3601      	adds	r6, #1
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	e000      	b.n	8002d10 <__cvt+0x40>
 8002d0e:	2303      	movs	r3, #3
 8002d10:	aa07      	add	r2, sp, #28
 8002d12:	9204      	str	r2, [sp, #16]
 8002d14:	aa06      	add	r2, sp, #24
 8002d16:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002d1a:	e9cd 3600 	strd	r3, r6, [sp]
 8002d1e:	4622      	mov	r2, r4
 8002d20:	462b      	mov	r3, r5
 8002d22:	f000 fe6d 	bl	8003a00 <_dtoa_r>
 8002d26:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002d2a:	4607      	mov	r7, r0
 8002d2c:	d119      	bne.n	8002d62 <__cvt+0x92>
 8002d2e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002d30:	07db      	lsls	r3, r3, #31
 8002d32:	d50e      	bpl.n	8002d52 <__cvt+0x82>
 8002d34:	eb00 0906 	add.w	r9, r0, r6
 8002d38:	2200      	movs	r2, #0
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	4620      	mov	r0, r4
 8002d3e:	4629      	mov	r1, r5
 8002d40:	f7fd fe32 	bl	80009a8 <__aeabi_dcmpeq>
 8002d44:	b108      	cbz	r0, 8002d4a <__cvt+0x7a>
 8002d46:	f8cd 901c 	str.w	r9, [sp, #28]
 8002d4a:	2230      	movs	r2, #48	@ 0x30
 8002d4c:	9b07      	ldr	r3, [sp, #28]
 8002d4e:	454b      	cmp	r3, r9
 8002d50:	d31e      	bcc.n	8002d90 <__cvt+0xc0>
 8002d52:	4638      	mov	r0, r7
 8002d54:	9b07      	ldr	r3, [sp, #28]
 8002d56:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8002d58:	1bdb      	subs	r3, r3, r7
 8002d5a:	6013      	str	r3, [r2, #0]
 8002d5c:	b008      	add	sp, #32
 8002d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d62:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002d66:	eb00 0906 	add.w	r9, r0, r6
 8002d6a:	d1e5      	bne.n	8002d38 <__cvt+0x68>
 8002d6c:	7803      	ldrb	r3, [r0, #0]
 8002d6e:	2b30      	cmp	r3, #48	@ 0x30
 8002d70:	d10a      	bne.n	8002d88 <__cvt+0xb8>
 8002d72:	2200      	movs	r2, #0
 8002d74:	2300      	movs	r3, #0
 8002d76:	4620      	mov	r0, r4
 8002d78:	4629      	mov	r1, r5
 8002d7a:	f7fd fe15 	bl	80009a8 <__aeabi_dcmpeq>
 8002d7e:	b918      	cbnz	r0, 8002d88 <__cvt+0xb8>
 8002d80:	f1c6 0601 	rsb	r6, r6, #1
 8002d84:	f8ca 6000 	str.w	r6, [sl]
 8002d88:	f8da 3000 	ldr.w	r3, [sl]
 8002d8c:	4499      	add	r9, r3
 8002d8e:	e7d3      	b.n	8002d38 <__cvt+0x68>
 8002d90:	1c59      	adds	r1, r3, #1
 8002d92:	9107      	str	r1, [sp, #28]
 8002d94:	701a      	strb	r2, [r3, #0]
 8002d96:	e7d9      	b.n	8002d4c <__cvt+0x7c>

08002d98 <__exponent>:
 8002d98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d9a:	2900      	cmp	r1, #0
 8002d9c:	bfb6      	itet	lt
 8002d9e:	232d      	movlt	r3, #45	@ 0x2d
 8002da0:	232b      	movge	r3, #43	@ 0x2b
 8002da2:	4249      	neglt	r1, r1
 8002da4:	2909      	cmp	r1, #9
 8002da6:	7002      	strb	r2, [r0, #0]
 8002da8:	7043      	strb	r3, [r0, #1]
 8002daa:	dd29      	ble.n	8002e00 <__exponent+0x68>
 8002dac:	f10d 0307 	add.w	r3, sp, #7
 8002db0:	461d      	mov	r5, r3
 8002db2:	270a      	movs	r7, #10
 8002db4:	fbb1 f6f7 	udiv	r6, r1, r7
 8002db8:	461a      	mov	r2, r3
 8002dba:	fb07 1416 	mls	r4, r7, r6, r1
 8002dbe:	3430      	adds	r4, #48	@ 0x30
 8002dc0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002dc4:	460c      	mov	r4, r1
 8002dc6:	2c63      	cmp	r4, #99	@ 0x63
 8002dc8:	4631      	mov	r1, r6
 8002dca:	f103 33ff 	add.w	r3, r3, #4294967295
 8002dce:	dcf1      	bgt.n	8002db4 <__exponent+0x1c>
 8002dd0:	3130      	adds	r1, #48	@ 0x30
 8002dd2:	1e94      	subs	r4, r2, #2
 8002dd4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002dd8:	4623      	mov	r3, r4
 8002dda:	1c41      	adds	r1, r0, #1
 8002ddc:	42ab      	cmp	r3, r5
 8002dde:	d30a      	bcc.n	8002df6 <__exponent+0x5e>
 8002de0:	f10d 0309 	add.w	r3, sp, #9
 8002de4:	1a9b      	subs	r3, r3, r2
 8002de6:	42ac      	cmp	r4, r5
 8002de8:	bf88      	it	hi
 8002dea:	2300      	movhi	r3, #0
 8002dec:	3302      	adds	r3, #2
 8002dee:	4403      	add	r3, r0
 8002df0:	1a18      	subs	r0, r3, r0
 8002df2:	b003      	add	sp, #12
 8002df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002df6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002dfa:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002dfe:	e7ed      	b.n	8002ddc <__exponent+0x44>
 8002e00:	2330      	movs	r3, #48	@ 0x30
 8002e02:	3130      	adds	r1, #48	@ 0x30
 8002e04:	7083      	strb	r3, [r0, #2]
 8002e06:	70c1      	strb	r1, [r0, #3]
 8002e08:	1d03      	adds	r3, r0, #4
 8002e0a:	e7f1      	b.n	8002df0 <__exponent+0x58>

08002e0c <_printf_float>:
 8002e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e10:	b091      	sub	sp, #68	@ 0x44
 8002e12:	460c      	mov	r4, r1
 8002e14:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8002e18:	4616      	mov	r6, r2
 8002e1a:	461f      	mov	r7, r3
 8002e1c:	4605      	mov	r5, r0
 8002e1e:	f000 fce1 	bl	80037e4 <_localeconv_r>
 8002e22:	6803      	ldr	r3, [r0, #0]
 8002e24:	4618      	mov	r0, r3
 8002e26:	9308      	str	r3, [sp, #32]
 8002e28:	f7fd f992 	bl	8000150 <strlen>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	930e      	str	r3, [sp, #56]	@ 0x38
 8002e30:	f8d8 3000 	ldr.w	r3, [r8]
 8002e34:	9009      	str	r0, [sp, #36]	@ 0x24
 8002e36:	3307      	adds	r3, #7
 8002e38:	f023 0307 	bic.w	r3, r3, #7
 8002e3c:	f103 0208 	add.w	r2, r3, #8
 8002e40:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002e44:	f8d4 b000 	ldr.w	fp, [r4]
 8002e48:	f8c8 2000 	str.w	r2, [r8]
 8002e4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002e50:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002e54:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002e56:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8002e5a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002e62:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002e66:	4b9c      	ldr	r3, [pc, #624]	@ (80030d8 <_printf_float+0x2cc>)
 8002e68:	f7fd fdd0 	bl	8000a0c <__aeabi_dcmpun>
 8002e6c:	bb70      	cbnz	r0, 8002ecc <_printf_float+0xc0>
 8002e6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002e72:	f04f 32ff 	mov.w	r2, #4294967295
 8002e76:	4b98      	ldr	r3, [pc, #608]	@ (80030d8 <_printf_float+0x2cc>)
 8002e78:	f7fd fdaa 	bl	80009d0 <__aeabi_dcmple>
 8002e7c:	bb30      	cbnz	r0, 8002ecc <_printf_float+0xc0>
 8002e7e:	2200      	movs	r2, #0
 8002e80:	2300      	movs	r3, #0
 8002e82:	4640      	mov	r0, r8
 8002e84:	4649      	mov	r1, r9
 8002e86:	f7fd fd99 	bl	80009bc <__aeabi_dcmplt>
 8002e8a:	b110      	cbz	r0, 8002e92 <_printf_float+0x86>
 8002e8c:	232d      	movs	r3, #45	@ 0x2d
 8002e8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e92:	4a92      	ldr	r2, [pc, #584]	@ (80030dc <_printf_float+0x2d0>)
 8002e94:	4b92      	ldr	r3, [pc, #584]	@ (80030e0 <_printf_float+0x2d4>)
 8002e96:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002e9a:	bf8c      	ite	hi
 8002e9c:	4690      	movhi	r8, r2
 8002e9e:	4698      	movls	r8, r3
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	f04f 0900 	mov.w	r9, #0
 8002ea6:	6123      	str	r3, [r4, #16]
 8002ea8:	f02b 0304 	bic.w	r3, fp, #4
 8002eac:	6023      	str	r3, [r4, #0]
 8002eae:	4633      	mov	r3, r6
 8002eb0:	4621      	mov	r1, r4
 8002eb2:	4628      	mov	r0, r5
 8002eb4:	9700      	str	r7, [sp, #0]
 8002eb6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8002eb8:	f000 f9d4 	bl	8003264 <_printf_common>
 8002ebc:	3001      	adds	r0, #1
 8002ebe:	f040 8090 	bne.w	8002fe2 <_printf_float+0x1d6>
 8002ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec6:	b011      	add	sp, #68	@ 0x44
 8002ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ecc:	4642      	mov	r2, r8
 8002ece:	464b      	mov	r3, r9
 8002ed0:	4640      	mov	r0, r8
 8002ed2:	4649      	mov	r1, r9
 8002ed4:	f7fd fd9a 	bl	8000a0c <__aeabi_dcmpun>
 8002ed8:	b148      	cbz	r0, 8002eee <_printf_float+0xe2>
 8002eda:	464b      	mov	r3, r9
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	bfb8      	it	lt
 8002ee0:	232d      	movlt	r3, #45	@ 0x2d
 8002ee2:	4a80      	ldr	r2, [pc, #512]	@ (80030e4 <_printf_float+0x2d8>)
 8002ee4:	bfb8      	it	lt
 8002ee6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002eea:	4b7f      	ldr	r3, [pc, #508]	@ (80030e8 <_printf_float+0x2dc>)
 8002eec:	e7d3      	b.n	8002e96 <_printf_float+0x8a>
 8002eee:	6863      	ldr	r3, [r4, #4]
 8002ef0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8002ef4:	1c5a      	adds	r2, r3, #1
 8002ef6:	d13f      	bne.n	8002f78 <_printf_float+0x16c>
 8002ef8:	2306      	movs	r3, #6
 8002efa:	6063      	str	r3, [r4, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8002f02:	6023      	str	r3, [r4, #0]
 8002f04:	9206      	str	r2, [sp, #24]
 8002f06:	aa0e      	add	r2, sp, #56	@ 0x38
 8002f08:	e9cd a204 	strd	sl, r2, [sp, #16]
 8002f0c:	aa0d      	add	r2, sp, #52	@ 0x34
 8002f0e:	9203      	str	r2, [sp, #12]
 8002f10:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002f14:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002f18:	6863      	ldr	r3, [r4, #4]
 8002f1a:	4642      	mov	r2, r8
 8002f1c:	9300      	str	r3, [sp, #0]
 8002f1e:	4628      	mov	r0, r5
 8002f20:	464b      	mov	r3, r9
 8002f22:	910a      	str	r1, [sp, #40]	@ 0x28
 8002f24:	f7ff fed4 	bl	8002cd0 <__cvt>
 8002f28:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002f2a:	4680      	mov	r8, r0
 8002f2c:	2947      	cmp	r1, #71	@ 0x47
 8002f2e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002f30:	d128      	bne.n	8002f84 <_printf_float+0x178>
 8002f32:	1cc8      	adds	r0, r1, #3
 8002f34:	db02      	blt.n	8002f3c <_printf_float+0x130>
 8002f36:	6863      	ldr	r3, [r4, #4]
 8002f38:	4299      	cmp	r1, r3
 8002f3a:	dd40      	ble.n	8002fbe <_printf_float+0x1b2>
 8002f3c:	f1aa 0a02 	sub.w	sl, sl, #2
 8002f40:	fa5f fa8a 	uxtb.w	sl, sl
 8002f44:	4652      	mov	r2, sl
 8002f46:	3901      	subs	r1, #1
 8002f48:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002f4c:	910d      	str	r1, [sp, #52]	@ 0x34
 8002f4e:	f7ff ff23 	bl	8002d98 <__exponent>
 8002f52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002f54:	4681      	mov	r9, r0
 8002f56:	1813      	adds	r3, r2, r0
 8002f58:	2a01      	cmp	r2, #1
 8002f5a:	6123      	str	r3, [r4, #16]
 8002f5c:	dc02      	bgt.n	8002f64 <_printf_float+0x158>
 8002f5e:	6822      	ldr	r2, [r4, #0]
 8002f60:	07d2      	lsls	r2, r2, #31
 8002f62:	d501      	bpl.n	8002f68 <_printf_float+0x15c>
 8002f64:	3301      	adds	r3, #1
 8002f66:	6123      	str	r3, [r4, #16]
 8002f68:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d09e      	beq.n	8002eae <_printf_float+0xa2>
 8002f70:	232d      	movs	r3, #45	@ 0x2d
 8002f72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f76:	e79a      	b.n	8002eae <_printf_float+0xa2>
 8002f78:	2947      	cmp	r1, #71	@ 0x47
 8002f7a:	d1bf      	bne.n	8002efc <_printf_float+0xf0>
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1bd      	bne.n	8002efc <_printf_float+0xf0>
 8002f80:	2301      	movs	r3, #1
 8002f82:	e7ba      	b.n	8002efa <_printf_float+0xee>
 8002f84:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002f88:	d9dc      	bls.n	8002f44 <_printf_float+0x138>
 8002f8a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002f8e:	d118      	bne.n	8002fc2 <_printf_float+0x1b6>
 8002f90:	2900      	cmp	r1, #0
 8002f92:	6863      	ldr	r3, [r4, #4]
 8002f94:	dd0b      	ble.n	8002fae <_printf_float+0x1a2>
 8002f96:	6121      	str	r1, [r4, #16]
 8002f98:	b913      	cbnz	r3, 8002fa0 <_printf_float+0x194>
 8002f9a:	6822      	ldr	r2, [r4, #0]
 8002f9c:	07d0      	lsls	r0, r2, #31
 8002f9e:	d502      	bpl.n	8002fa6 <_printf_float+0x19a>
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	440b      	add	r3, r1
 8002fa4:	6123      	str	r3, [r4, #16]
 8002fa6:	f04f 0900 	mov.w	r9, #0
 8002faa:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002fac:	e7dc      	b.n	8002f68 <_printf_float+0x15c>
 8002fae:	b913      	cbnz	r3, 8002fb6 <_printf_float+0x1aa>
 8002fb0:	6822      	ldr	r2, [r4, #0]
 8002fb2:	07d2      	lsls	r2, r2, #31
 8002fb4:	d501      	bpl.n	8002fba <_printf_float+0x1ae>
 8002fb6:	3302      	adds	r3, #2
 8002fb8:	e7f4      	b.n	8002fa4 <_printf_float+0x198>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e7f2      	b.n	8002fa4 <_printf_float+0x198>
 8002fbe:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002fc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002fc4:	4299      	cmp	r1, r3
 8002fc6:	db05      	blt.n	8002fd4 <_printf_float+0x1c8>
 8002fc8:	6823      	ldr	r3, [r4, #0]
 8002fca:	6121      	str	r1, [r4, #16]
 8002fcc:	07d8      	lsls	r0, r3, #31
 8002fce:	d5ea      	bpl.n	8002fa6 <_printf_float+0x19a>
 8002fd0:	1c4b      	adds	r3, r1, #1
 8002fd2:	e7e7      	b.n	8002fa4 <_printf_float+0x198>
 8002fd4:	2900      	cmp	r1, #0
 8002fd6:	bfcc      	ite	gt
 8002fd8:	2201      	movgt	r2, #1
 8002fda:	f1c1 0202 	rsble	r2, r1, #2
 8002fde:	4413      	add	r3, r2
 8002fe0:	e7e0      	b.n	8002fa4 <_printf_float+0x198>
 8002fe2:	6823      	ldr	r3, [r4, #0]
 8002fe4:	055a      	lsls	r2, r3, #21
 8002fe6:	d407      	bmi.n	8002ff8 <_printf_float+0x1ec>
 8002fe8:	6923      	ldr	r3, [r4, #16]
 8002fea:	4642      	mov	r2, r8
 8002fec:	4631      	mov	r1, r6
 8002fee:	4628      	mov	r0, r5
 8002ff0:	47b8      	blx	r7
 8002ff2:	3001      	adds	r0, #1
 8002ff4:	d12b      	bne.n	800304e <_printf_float+0x242>
 8002ff6:	e764      	b.n	8002ec2 <_printf_float+0xb6>
 8002ff8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002ffc:	f240 80dc 	bls.w	80031b8 <_printf_float+0x3ac>
 8003000:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003004:	2200      	movs	r2, #0
 8003006:	2300      	movs	r3, #0
 8003008:	f7fd fcce 	bl	80009a8 <__aeabi_dcmpeq>
 800300c:	2800      	cmp	r0, #0
 800300e:	d033      	beq.n	8003078 <_printf_float+0x26c>
 8003010:	2301      	movs	r3, #1
 8003012:	4631      	mov	r1, r6
 8003014:	4628      	mov	r0, r5
 8003016:	4a35      	ldr	r2, [pc, #212]	@ (80030ec <_printf_float+0x2e0>)
 8003018:	47b8      	blx	r7
 800301a:	3001      	adds	r0, #1
 800301c:	f43f af51 	beq.w	8002ec2 <_printf_float+0xb6>
 8003020:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003024:	4543      	cmp	r3, r8
 8003026:	db02      	blt.n	800302e <_printf_float+0x222>
 8003028:	6823      	ldr	r3, [r4, #0]
 800302a:	07d8      	lsls	r0, r3, #31
 800302c:	d50f      	bpl.n	800304e <_printf_float+0x242>
 800302e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003032:	4631      	mov	r1, r6
 8003034:	4628      	mov	r0, r5
 8003036:	47b8      	blx	r7
 8003038:	3001      	adds	r0, #1
 800303a:	f43f af42 	beq.w	8002ec2 <_printf_float+0xb6>
 800303e:	f04f 0900 	mov.w	r9, #0
 8003042:	f108 38ff 	add.w	r8, r8, #4294967295
 8003046:	f104 0a1a 	add.w	sl, r4, #26
 800304a:	45c8      	cmp	r8, r9
 800304c:	dc09      	bgt.n	8003062 <_printf_float+0x256>
 800304e:	6823      	ldr	r3, [r4, #0]
 8003050:	079b      	lsls	r3, r3, #30
 8003052:	f100 8102 	bmi.w	800325a <_printf_float+0x44e>
 8003056:	68e0      	ldr	r0, [r4, #12]
 8003058:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800305a:	4298      	cmp	r0, r3
 800305c:	bfb8      	it	lt
 800305e:	4618      	movlt	r0, r3
 8003060:	e731      	b.n	8002ec6 <_printf_float+0xba>
 8003062:	2301      	movs	r3, #1
 8003064:	4652      	mov	r2, sl
 8003066:	4631      	mov	r1, r6
 8003068:	4628      	mov	r0, r5
 800306a:	47b8      	blx	r7
 800306c:	3001      	adds	r0, #1
 800306e:	f43f af28 	beq.w	8002ec2 <_printf_float+0xb6>
 8003072:	f109 0901 	add.w	r9, r9, #1
 8003076:	e7e8      	b.n	800304a <_printf_float+0x23e>
 8003078:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800307a:	2b00      	cmp	r3, #0
 800307c:	dc38      	bgt.n	80030f0 <_printf_float+0x2e4>
 800307e:	2301      	movs	r3, #1
 8003080:	4631      	mov	r1, r6
 8003082:	4628      	mov	r0, r5
 8003084:	4a19      	ldr	r2, [pc, #100]	@ (80030ec <_printf_float+0x2e0>)
 8003086:	47b8      	blx	r7
 8003088:	3001      	adds	r0, #1
 800308a:	f43f af1a 	beq.w	8002ec2 <_printf_float+0xb6>
 800308e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003092:	ea59 0303 	orrs.w	r3, r9, r3
 8003096:	d102      	bne.n	800309e <_printf_float+0x292>
 8003098:	6823      	ldr	r3, [r4, #0]
 800309a:	07d9      	lsls	r1, r3, #31
 800309c:	d5d7      	bpl.n	800304e <_printf_float+0x242>
 800309e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80030a2:	4631      	mov	r1, r6
 80030a4:	4628      	mov	r0, r5
 80030a6:	47b8      	blx	r7
 80030a8:	3001      	adds	r0, #1
 80030aa:	f43f af0a 	beq.w	8002ec2 <_printf_float+0xb6>
 80030ae:	f04f 0a00 	mov.w	sl, #0
 80030b2:	f104 0b1a 	add.w	fp, r4, #26
 80030b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80030b8:	425b      	negs	r3, r3
 80030ba:	4553      	cmp	r3, sl
 80030bc:	dc01      	bgt.n	80030c2 <_printf_float+0x2b6>
 80030be:	464b      	mov	r3, r9
 80030c0:	e793      	b.n	8002fea <_printf_float+0x1de>
 80030c2:	2301      	movs	r3, #1
 80030c4:	465a      	mov	r2, fp
 80030c6:	4631      	mov	r1, r6
 80030c8:	4628      	mov	r0, r5
 80030ca:	47b8      	blx	r7
 80030cc:	3001      	adds	r0, #1
 80030ce:	f43f aef8 	beq.w	8002ec2 <_printf_float+0xb6>
 80030d2:	f10a 0a01 	add.w	sl, sl, #1
 80030d6:	e7ee      	b.n	80030b6 <_printf_float+0x2aa>
 80030d8:	7fefffff 	.word	0x7fefffff
 80030dc:	08005a52 	.word	0x08005a52
 80030e0:	08005a4e 	.word	0x08005a4e
 80030e4:	08005a5a 	.word	0x08005a5a
 80030e8:	08005a56 	.word	0x08005a56
 80030ec:	08005a5e 	.word	0x08005a5e
 80030f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80030f2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80030f6:	4553      	cmp	r3, sl
 80030f8:	bfa8      	it	ge
 80030fa:	4653      	movge	r3, sl
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	4699      	mov	r9, r3
 8003100:	dc36      	bgt.n	8003170 <_printf_float+0x364>
 8003102:	f04f 0b00 	mov.w	fp, #0
 8003106:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800310a:	f104 021a 	add.w	r2, r4, #26
 800310e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003110:	930a      	str	r3, [sp, #40]	@ 0x28
 8003112:	eba3 0309 	sub.w	r3, r3, r9
 8003116:	455b      	cmp	r3, fp
 8003118:	dc31      	bgt.n	800317e <_printf_float+0x372>
 800311a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800311c:	459a      	cmp	sl, r3
 800311e:	dc3a      	bgt.n	8003196 <_printf_float+0x38a>
 8003120:	6823      	ldr	r3, [r4, #0]
 8003122:	07da      	lsls	r2, r3, #31
 8003124:	d437      	bmi.n	8003196 <_printf_float+0x38a>
 8003126:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003128:	ebaa 0903 	sub.w	r9, sl, r3
 800312c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800312e:	ebaa 0303 	sub.w	r3, sl, r3
 8003132:	4599      	cmp	r9, r3
 8003134:	bfa8      	it	ge
 8003136:	4699      	movge	r9, r3
 8003138:	f1b9 0f00 	cmp.w	r9, #0
 800313c:	dc33      	bgt.n	80031a6 <_printf_float+0x39a>
 800313e:	f04f 0800 	mov.w	r8, #0
 8003142:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003146:	f104 0b1a 	add.w	fp, r4, #26
 800314a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800314c:	ebaa 0303 	sub.w	r3, sl, r3
 8003150:	eba3 0309 	sub.w	r3, r3, r9
 8003154:	4543      	cmp	r3, r8
 8003156:	f77f af7a 	ble.w	800304e <_printf_float+0x242>
 800315a:	2301      	movs	r3, #1
 800315c:	465a      	mov	r2, fp
 800315e:	4631      	mov	r1, r6
 8003160:	4628      	mov	r0, r5
 8003162:	47b8      	blx	r7
 8003164:	3001      	adds	r0, #1
 8003166:	f43f aeac 	beq.w	8002ec2 <_printf_float+0xb6>
 800316a:	f108 0801 	add.w	r8, r8, #1
 800316e:	e7ec      	b.n	800314a <_printf_float+0x33e>
 8003170:	4642      	mov	r2, r8
 8003172:	4631      	mov	r1, r6
 8003174:	4628      	mov	r0, r5
 8003176:	47b8      	blx	r7
 8003178:	3001      	adds	r0, #1
 800317a:	d1c2      	bne.n	8003102 <_printf_float+0x2f6>
 800317c:	e6a1      	b.n	8002ec2 <_printf_float+0xb6>
 800317e:	2301      	movs	r3, #1
 8003180:	4631      	mov	r1, r6
 8003182:	4628      	mov	r0, r5
 8003184:	920a      	str	r2, [sp, #40]	@ 0x28
 8003186:	47b8      	blx	r7
 8003188:	3001      	adds	r0, #1
 800318a:	f43f ae9a 	beq.w	8002ec2 <_printf_float+0xb6>
 800318e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003190:	f10b 0b01 	add.w	fp, fp, #1
 8003194:	e7bb      	b.n	800310e <_printf_float+0x302>
 8003196:	4631      	mov	r1, r6
 8003198:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800319c:	4628      	mov	r0, r5
 800319e:	47b8      	blx	r7
 80031a0:	3001      	adds	r0, #1
 80031a2:	d1c0      	bne.n	8003126 <_printf_float+0x31a>
 80031a4:	e68d      	b.n	8002ec2 <_printf_float+0xb6>
 80031a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80031a8:	464b      	mov	r3, r9
 80031aa:	4631      	mov	r1, r6
 80031ac:	4628      	mov	r0, r5
 80031ae:	4442      	add	r2, r8
 80031b0:	47b8      	blx	r7
 80031b2:	3001      	adds	r0, #1
 80031b4:	d1c3      	bne.n	800313e <_printf_float+0x332>
 80031b6:	e684      	b.n	8002ec2 <_printf_float+0xb6>
 80031b8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80031bc:	f1ba 0f01 	cmp.w	sl, #1
 80031c0:	dc01      	bgt.n	80031c6 <_printf_float+0x3ba>
 80031c2:	07db      	lsls	r3, r3, #31
 80031c4:	d536      	bpl.n	8003234 <_printf_float+0x428>
 80031c6:	2301      	movs	r3, #1
 80031c8:	4642      	mov	r2, r8
 80031ca:	4631      	mov	r1, r6
 80031cc:	4628      	mov	r0, r5
 80031ce:	47b8      	blx	r7
 80031d0:	3001      	adds	r0, #1
 80031d2:	f43f ae76 	beq.w	8002ec2 <_printf_float+0xb6>
 80031d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80031da:	4631      	mov	r1, r6
 80031dc:	4628      	mov	r0, r5
 80031de:	47b8      	blx	r7
 80031e0:	3001      	adds	r0, #1
 80031e2:	f43f ae6e 	beq.w	8002ec2 <_printf_float+0xb6>
 80031e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80031ea:	2200      	movs	r2, #0
 80031ec:	2300      	movs	r3, #0
 80031ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80031f2:	f7fd fbd9 	bl	80009a8 <__aeabi_dcmpeq>
 80031f6:	b9c0      	cbnz	r0, 800322a <_printf_float+0x41e>
 80031f8:	4653      	mov	r3, sl
 80031fa:	f108 0201 	add.w	r2, r8, #1
 80031fe:	4631      	mov	r1, r6
 8003200:	4628      	mov	r0, r5
 8003202:	47b8      	blx	r7
 8003204:	3001      	adds	r0, #1
 8003206:	d10c      	bne.n	8003222 <_printf_float+0x416>
 8003208:	e65b      	b.n	8002ec2 <_printf_float+0xb6>
 800320a:	2301      	movs	r3, #1
 800320c:	465a      	mov	r2, fp
 800320e:	4631      	mov	r1, r6
 8003210:	4628      	mov	r0, r5
 8003212:	47b8      	blx	r7
 8003214:	3001      	adds	r0, #1
 8003216:	f43f ae54 	beq.w	8002ec2 <_printf_float+0xb6>
 800321a:	f108 0801 	add.w	r8, r8, #1
 800321e:	45d0      	cmp	r8, sl
 8003220:	dbf3      	blt.n	800320a <_printf_float+0x3fe>
 8003222:	464b      	mov	r3, r9
 8003224:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003228:	e6e0      	b.n	8002fec <_printf_float+0x1e0>
 800322a:	f04f 0800 	mov.w	r8, #0
 800322e:	f104 0b1a 	add.w	fp, r4, #26
 8003232:	e7f4      	b.n	800321e <_printf_float+0x412>
 8003234:	2301      	movs	r3, #1
 8003236:	4642      	mov	r2, r8
 8003238:	e7e1      	b.n	80031fe <_printf_float+0x3f2>
 800323a:	2301      	movs	r3, #1
 800323c:	464a      	mov	r2, r9
 800323e:	4631      	mov	r1, r6
 8003240:	4628      	mov	r0, r5
 8003242:	47b8      	blx	r7
 8003244:	3001      	adds	r0, #1
 8003246:	f43f ae3c 	beq.w	8002ec2 <_printf_float+0xb6>
 800324a:	f108 0801 	add.w	r8, r8, #1
 800324e:	68e3      	ldr	r3, [r4, #12]
 8003250:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003252:	1a5b      	subs	r3, r3, r1
 8003254:	4543      	cmp	r3, r8
 8003256:	dcf0      	bgt.n	800323a <_printf_float+0x42e>
 8003258:	e6fd      	b.n	8003056 <_printf_float+0x24a>
 800325a:	f04f 0800 	mov.w	r8, #0
 800325e:	f104 0919 	add.w	r9, r4, #25
 8003262:	e7f4      	b.n	800324e <_printf_float+0x442>

08003264 <_printf_common>:
 8003264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003268:	4616      	mov	r6, r2
 800326a:	4698      	mov	r8, r3
 800326c:	688a      	ldr	r2, [r1, #8]
 800326e:	690b      	ldr	r3, [r1, #16]
 8003270:	4607      	mov	r7, r0
 8003272:	4293      	cmp	r3, r2
 8003274:	bfb8      	it	lt
 8003276:	4613      	movlt	r3, r2
 8003278:	6033      	str	r3, [r6, #0]
 800327a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800327e:	460c      	mov	r4, r1
 8003280:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003284:	b10a      	cbz	r2, 800328a <_printf_common+0x26>
 8003286:	3301      	adds	r3, #1
 8003288:	6033      	str	r3, [r6, #0]
 800328a:	6823      	ldr	r3, [r4, #0]
 800328c:	0699      	lsls	r1, r3, #26
 800328e:	bf42      	ittt	mi
 8003290:	6833      	ldrmi	r3, [r6, #0]
 8003292:	3302      	addmi	r3, #2
 8003294:	6033      	strmi	r3, [r6, #0]
 8003296:	6825      	ldr	r5, [r4, #0]
 8003298:	f015 0506 	ands.w	r5, r5, #6
 800329c:	d106      	bne.n	80032ac <_printf_common+0x48>
 800329e:	f104 0a19 	add.w	sl, r4, #25
 80032a2:	68e3      	ldr	r3, [r4, #12]
 80032a4:	6832      	ldr	r2, [r6, #0]
 80032a6:	1a9b      	subs	r3, r3, r2
 80032a8:	42ab      	cmp	r3, r5
 80032aa:	dc2b      	bgt.n	8003304 <_printf_common+0xa0>
 80032ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80032b0:	6822      	ldr	r2, [r4, #0]
 80032b2:	3b00      	subs	r3, #0
 80032b4:	bf18      	it	ne
 80032b6:	2301      	movne	r3, #1
 80032b8:	0692      	lsls	r2, r2, #26
 80032ba:	d430      	bmi.n	800331e <_printf_common+0xba>
 80032bc:	4641      	mov	r1, r8
 80032be:	4638      	mov	r0, r7
 80032c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80032c4:	47c8      	blx	r9
 80032c6:	3001      	adds	r0, #1
 80032c8:	d023      	beq.n	8003312 <_printf_common+0xae>
 80032ca:	6823      	ldr	r3, [r4, #0]
 80032cc:	6922      	ldr	r2, [r4, #16]
 80032ce:	f003 0306 	and.w	r3, r3, #6
 80032d2:	2b04      	cmp	r3, #4
 80032d4:	bf14      	ite	ne
 80032d6:	2500      	movne	r5, #0
 80032d8:	6833      	ldreq	r3, [r6, #0]
 80032da:	f04f 0600 	mov.w	r6, #0
 80032de:	bf08      	it	eq
 80032e0:	68e5      	ldreq	r5, [r4, #12]
 80032e2:	f104 041a 	add.w	r4, r4, #26
 80032e6:	bf08      	it	eq
 80032e8:	1aed      	subeq	r5, r5, r3
 80032ea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80032ee:	bf08      	it	eq
 80032f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032f4:	4293      	cmp	r3, r2
 80032f6:	bfc4      	itt	gt
 80032f8:	1a9b      	subgt	r3, r3, r2
 80032fa:	18ed      	addgt	r5, r5, r3
 80032fc:	42b5      	cmp	r5, r6
 80032fe:	d11a      	bne.n	8003336 <_printf_common+0xd2>
 8003300:	2000      	movs	r0, #0
 8003302:	e008      	b.n	8003316 <_printf_common+0xb2>
 8003304:	2301      	movs	r3, #1
 8003306:	4652      	mov	r2, sl
 8003308:	4641      	mov	r1, r8
 800330a:	4638      	mov	r0, r7
 800330c:	47c8      	blx	r9
 800330e:	3001      	adds	r0, #1
 8003310:	d103      	bne.n	800331a <_printf_common+0xb6>
 8003312:	f04f 30ff 	mov.w	r0, #4294967295
 8003316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800331a:	3501      	adds	r5, #1
 800331c:	e7c1      	b.n	80032a2 <_printf_common+0x3e>
 800331e:	2030      	movs	r0, #48	@ 0x30
 8003320:	18e1      	adds	r1, r4, r3
 8003322:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003326:	1c5a      	adds	r2, r3, #1
 8003328:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800332c:	4422      	add	r2, r4
 800332e:	3302      	adds	r3, #2
 8003330:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003334:	e7c2      	b.n	80032bc <_printf_common+0x58>
 8003336:	2301      	movs	r3, #1
 8003338:	4622      	mov	r2, r4
 800333a:	4641      	mov	r1, r8
 800333c:	4638      	mov	r0, r7
 800333e:	47c8      	blx	r9
 8003340:	3001      	adds	r0, #1
 8003342:	d0e6      	beq.n	8003312 <_printf_common+0xae>
 8003344:	3601      	adds	r6, #1
 8003346:	e7d9      	b.n	80032fc <_printf_common+0x98>

08003348 <_printf_i>:
 8003348:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800334c:	7e0f      	ldrb	r7, [r1, #24]
 800334e:	4691      	mov	r9, r2
 8003350:	2f78      	cmp	r7, #120	@ 0x78
 8003352:	4680      	mov	r8, r0
 8003354:	460c      	mov	r4, r1
 8003356:	469a      	mov	sl, r3
 8003358:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800335a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800335e:	d807      	bhi.n	8003370 <_printf_i+0x28>
 8003360:	2f62      	cmp	r7, #98	@ 0x62
 8003362:	d80a      	bhi.n	800337a <_printf_i+0x32>
 8003364:	2f00      	cmp	r7, #0
 8003366:	f000 80d1 	beq.w	800350c <_printf_i+0x1c4>
 800336a:	2f58      	cmp	r7, #88	@ 0x58
 800336c:	f000 80b8 	beq.w	80034e0 <_printf_i+0x198>
 8003370:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003374:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003378:	e03a      	b.n	80033f0 <_printf_i+0xa8>
 800337a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800337e:	2b15      	cmp	r3, #21
 8003380:	d8f6      	bhi.n	8003370 <_printf_i+0x28>
 8003382:	a101      	add	r1, pc, #4	@ (adr r1, 8003388 <_printf_i+0x40>)
 8003384:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003388:	080033e1 	.word	0x080033e1
 800338c:	080033f5 	.word	0x080033f5
 8003390:	08003371 	.word	0x08003371
 8003394:	08003371 	.word	0x08003371
 8003398:	08003371 	.word	0x08003371
 800339c:	08003371 	.word	0x08003371
 80033a0:	080033f5 	.word	0x080033f5
 80033a4:	08003371 	.word	0x08003371
 80033a8:	08003371 	.word	0x08003371
 80033ac:	08003371 	.word	0x08003371
 80033b0:	08003371 	.word	0x08003371
 80033b4:	080034f3 	.word	0x080034f3
 80033b8:	0800341f 	.word	0x0800341f
 80033bc:	080034ad 	.word	0x080034ad
 80033c0:	08003371 	.word	0x08003371
 80033c4:	08003371 	.word	0x08003371
 80033c8:	08003515 	.word	0x08003515
 80033cc:	08003371 	.word	0x08003371
 80033d0:	0800341f 	.word	0x0800341f
 80033d4:	08003371 	.word	0x08003371
 80033d8:	08003371 	.word	0x08003371
 80033dc:	080034b5 	.word	0x080034b5
 80033e0:	6833      	ldr	r3, [r6, #0]
 80033e2:	1d1a      	adds	r2, r3, #4
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	6032      	str	r2, [r6, #0]
 80033e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80033ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80033f0:	2301      	movs	r3, #1
 80033f2:	e09c      	b.n	800352e <_printf_i+0x1e6>
 80033f4:	6833      	ldr	r3, [r6, #0]
 80033f6:	6820      	ldr	r0, [r4, #0]
 80033f8:	1d19      	adds	r1, r3, #4
 80033fa:	6031      	str	r1, [r6, #0]
 80033fc:	0606      	lsls	r6, r0, #24
 80033fe:	d501      	bpl.n	8003404 <_printf_i+0xbc>
 8003400:	681d      	ldr	r5, [r3, #0]
 8003402:	e003      	b.n	800340c <_printf_i+0xc4>
 8003404:	0645      	lsls	r5, r0, #25
 8003406:	d5fb      	bpl.n	8003400 <_printf_i+0xb8>
 8003408:	f9b3 5000 	ldrsh.w	r5, [r3]
 800340c:	2d00      	cmp	r5, #0
 800340e:	da03      	bge.n	8003418 <_printf_i+0xd0>
 8003410:	232d      	movs	r3, #45	@ 0x2d
 8003412:	426d      	negs	r5, r5
 8003414:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003418:	230a      	movs	r3, #10
 800341a:	4858      	ldr	r0, [pc, #352]	@ (800357c <_printf_i+0x234>)
 800341c:	e011      	b.n	8003442 <_printf_i+0xfa>
 800341e:	6821      	ldr	r1, [r4, #0]
 8003420:	6833      	ldr	r3, [r6, #0]
 8003422:	0608      	lsls	r0, r1, #24
 8003424:	f853 5b04 	ldr.w	r5, [r3], #4
 8003428:	d402      	bmi.n	8003430 <_printf_i+0xe8>
 800342a:	0649      	lsls	r1, r1, #25
 800342c:	bf48      	it	mi
 800342e:	b2ad      	uxthmi	r5, r5
 8003430:	2f6f      	cmp	r7, #111	@ 0x6f
 8003432:	6033      	str	r3, [r6, #0]
 8003434:	bf14      	ite	ne
 8003436:	230a      	movne	r3, #10
 8003438:	2308      	moveq	r3, #8
 800343a:	4850      	ldr	r0, [pc, #320]	@ (800357c <_printf_i+0x234>)
 800343c:	2100      	movs	r1, #0
 800343e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003442:	6866      	ldr	r6, [r4, #4]
 8003444:	2e00      	cmp	r6, #0
 8003446:	60a6      	str	r6, [r4, #8]
 8003448:	db05      	blt.n	8003456 <_printf_i+0x10e>
 800344a:	6821      	ldr	r1, [r4, #0]
 800344c:	432e      	orrs	r6, r5
 800344e:	f021 0104 	bic.w	r1, r1, #4
 8003452:	6021      	str	r1, [r4, #0]
 8003454:	d04b      	beq.n	80034ee <_printf_i+0x1a6>
 8003456:	4616      	mov	r6, r2
 8003458:	fbb5 f1f3 	udiv	r1, r5, r3
 800345c:	fb03 5711 	mls	r7, r3, r1, r5
 8003460:	5dc7      	ldrb	r7, [r0, r7]
 8003462:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003466:	462f      	mov	r7, r5
 8003468:	42bb      	cmp	r3, r7
 800346a:	460d      	mov	r5, r1
 800346c:	d9f4      	bls.n	8003458 <_printf_i+0x110>
 800346e:	2b08      	cmp	r3, #8
 8003470:	d10b      	bne.n	800348a <_printf_i+0x142>
 8003472:	6823      	ldr	r3, [r4, #0]
 8003474:	07df      	lsls	r7, r3, #31
 8003476:	d508      	bpl.n	800348a <_printf_i+0x142>
 8003478:	6923      	ldr	r3, [r4, #16]
 800347a:	6861      	ldr	r1, [r4, #4]
 800347c:	4299      	cmp	r1, r3
 800347e:	bfde      	ittt	le
 8003480:	2330      	movle	r3, #48	@ 0x30
 8003482:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003486:	f106 36ff 	addle.w	r6, r6, #4294967295
 800348a:	1b92      	subs	r2, r2, r6
 800348c:	6122      	str	r2, [r4, #16]
 800348e:	464b      	mov	r3, r9
 8003490:	4621      	mov	r1, r4
 8003492:	4640      	mov	r0, r8
 8003494:	f8cd a000 	str.w	sl, [sp]
 8003498:	aa03      	add	r2, sp, #12
 800349a:	f7ff fee3 	bl	8003264 <_printf_common>
 800349e:	3001      	adds	r0, #1
 80034a0:	d14a      	bne.n	8003538 <_printf_i+0x1f0>
 80034a2:	f04f 30ff 	mov.w	r0, #4294967295
 80034a6:	b004      	add	sp, #16
 80034a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034ac:	6823      	ldr	r3, [r4, #0]
 80034ae:	f043 0320 	orr.w	r3, r3, #32
 80034b2:	6023      	str	r3, [r4, #0]
 80034b4:	2778      	movs	r7, #120	@ 0x78
 80034b6:	4832      	ldr	r0, [pc, #200]	@ (8003580 <_printf_i+0x238>)
 80034b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80034bc:	6823      	ldr	r3, [r4, #0]
 80034be:	6831      	ldr	r1, [r6, #0]
 80034c0:	061f      	lsls	r7, r3, #24
 80034c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80034c6:	d402      	bmi.n	80034ce <_printf_i+0x186>
 80034c8:	065f      	lsls	r7, r3, #25
 80034ca:	bf48      	it	mi
 80034cc:	b2ad      	uxthmi	r5, r5
 80034ce:	6031      	str	r1, [r6, #0]
 80034d0:	07d9      	lsls	r1, r3, #31
 80034d2:	bf44      	itt	mi
 80034d4:	f043 0320 	orrmi.w	r3, r3, #32
 80034d8:	6023      	strmi	r3, [r4, #0]
 80034da:	b11d      	cbz	r5, 80034e4 <_printf_i+0x19c>
 80034dc:	2310      	movs	r3, #16
 80034de:	e7ad      	b.n	800343c <_printf_i+0xf4>
 80034e0:	4826      	ldr	r0, [pc, #152]	@ (800357c <_printf_i+0x234>)
 80034e2:	e7e9      	b.n	80034b8 <_printf_i+0x170>
 80034e4:	6823      	ldr	r3, [r4, #0]
 80034e6:	f023 0320 	bic.w	r3, r3, #32
 80034ea:	6023      	str	r3, [r4, #0]
 80034ec:	e7f6      	b.n	80034dc <_printf_i+0x194>
 80034ee:	4616      	mov	r6, r2
 80034f0:	e7bd      	b.n	800346e <_printf_i+0x126>
 80034f2:	6833      	ldr	r3, [r6, #0]
 80034f4:	6825      	ldr	r5, [r4, #0]
 80034f6:	1d18      	adds	r0, r3, #4
 80034f8:	6961      	ldr	r1, [r4, #20]
 80034fa:	6030      	str	r0, [r6, #0]
 80034fc:	062e      	lsls	r6, r5, #24
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	d501      	bpl.n	8003506 <_printf_i+0x1be>
 8003502:	6019      	str	r1, [r3, #0]
 8003504:	e002      	b.n	800350c <_printf_i+0x1c4>
 8003506:	0668      	lsls	r0, r5, #25
 8003508:	d5fb      	bpl.n	8003502 <_printf_i+0x1ba>
 800350a:	8019      	strh	r1, [r3, #0]
 800350c:	2300      	movs	r3, #0
 800350e:	4616      	mov	r6, r2
 8003510:	6123      	str	r3, [r4, #16]
 8003512:	e7bc      	b.n	800348e <_printf_i+0x146>
 8003514:	6833      	ldr	r3, [r6, #0]
 8003516:	2100      	movs	r1, #0
 8003518:	1d1a      	adds	r2, r3, #4
 800351a:	6032      	str	r2, [r6, #0]
 800351c:	681e      	ldr	r6, [r3, #0]
 800351e:	6862      	ldr	r2, [r4, #4]
 8003520:	4630      	mov	r0, r6
 8003522:	f000 f9d6 	bl	80038d2 <memchr>
 8003526:	b108      	cbz	r0, 800352c <_printf_i+0x1e4>
 8003528:	1b80      	subs	r0, r0, r6
 800352a:	6060      	str	r0, [r4, #4]
 800352c:	6863      	ldr	r3, [r4, #4]
 800352e:	6123      	str	r3, [r4, #16]
 8003530:	2300      	movs	r3, #0
 8003532:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003536:	e7aa      	b.n	800348e <_printf_i+0x146>
 8003538:	4632      	mov	r2, r6
 800353a:	4649      	mov	r1, r9
 800353c:	4640      	mov	r0, r8
 800353e:	6923      	ldr	r3, [r4, #16]
 8003540:	47d0      	blx	sl
 8003542:	3001      	adds	r0, #1
 8003544:	d0ad      	beq.n	80034a2 <_printf_i+0x15a>
 8003546:	6823      	ldr	r3, [r4, #0]
 8003548:	079b      	lsls	r3, r3, #30
 800354a:	d413      	bmi.n	8003574 <_printf_i+0x22c>
 800354c:	68e0      	ldr	r0, [r4, #12]
 800354e:	9b03      	ldr	r3, [sp, #12]
 8003550:	4298      	cmp	r0, r3
 8003552:	bfb8      	it	lt
 8003554:	4618      	movlt	r0, r3
 8003556:	e7a6      	b.n	80034a6 <_printf_i+0x15e>
 8003558:	2301      	movs	r3, #1
 800355a:	4632      	mov	r2, r6
 800355c:	4649      	mov	r1, r9
 800355e:	4640      	mov	r0, r8
 8003560:	47d0      	blx	sl
 8003562:	3001      	adds	r0, #1
 8003564:	d09d      	beq.n	80034a2 <_printf_i+0x15a>
 8003566:	3501      	adds	r5, #1
 8003568:	68e3      	ldr	r3, [r4, #12]
 800356a:	9903      	ldr	r1, [sp, #12]
 800356c:	1a5b      	subs	r3, r3, r1
 800356e:	42ab      	cmp	r3, r5
 8003570:	dcf2      	bgt.n	8003558 <_printf_i+0x210>
 8003572:	e7eb      	b.n	800354c <_printf_i+0x204>
 8003574:	2500      	movs	r5, #0
 8003576:	f104 0619 	add.w	r6, r4, #25
 800357a:	e7f5      	b.n	8003568 <_printf_i+0x220>
 800357c:	08005a60 	.word	0x08005a60
 8003580:	08005a71 	.word	0x08005a71

08003584 <std>:
 8003584:	2300      	movs	r3, #0
 8003586:	b510      	push	{r4, lr}
 8003588:	4604      	mov	r4, r0
 800358a:	e9c0 3300 	strd	r3, r3, [r0]
 800358e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003592:	6083      	str	r3, [r0, #8]
 8003594:	8181      	strh	r1, [r0, #12]
 8003596:	6643      	str	r3, [r0, #100]	@ 0x64
 8003598:	81c2      	strh	r2, [r0, #14]
 800359a:	6183      	str	r3, [r0, #24]
 800359c:	4619      	mov	r1, r3
 800359e:	2208      	movs	r2, #8
 80035a0:	305c      	adds	r0, #92	@ 0x5c
 80035a2:	f000 f916 	bl	80037d2 <memset>
 80035a6:	4b0d      	ldr	r3, [pc, #52]	@ (80035dc <std+0x58>)
 80035a8:	6224      	str	r4, [r4, #32]
 80035aa:	6263      	str	r3, [r4, #36]	@ 0x24
 80035ac:	4b0c      	ldr	r3, [pc, #48]	@ (80035e0 <std+0x5c>)
 80035ae:	62a3      	str	r3, [r4, #40]	@ 0x28
 80035b0:	4b0c      	ldr	r3, [pc, #48]	@ (80035e4 <std+0x60>)
 80035b2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80035b4:	4b0c      	ldr	r3, [pc, #48]	@ (80035e8 <std+0x64>)
 80035b6:	6323      	str	r3, [r4, #48]	@ 0x30
 80035b8:	4b0c      	ldr	r3, [pc, #48]	@ (80035ec <std+0x68>)
 80035ba:	429c      	cmp	r4, r3
 80035bc:	d006      	beq.n	80035cc <std+0x48>
 80035be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80035c2:	4294      	cmp	r4, r2
 80035c4:	d002      	beq.n	80035cc <std+0x48>
 80035c6:	33d0      	adds	r3, #208	@ 0xd0
 80035c8:	429c      	cmp	r4, r3
 80035ca:	d105      	bne.n	80035d8 <std+0x54>
 80035cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80035d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035d4:	f000 b97a 	b.w	80038cc <__retarget_lock_init_recursive>
 80035d8:	bd10      	pop	{r4, pc}
 80035da:	bf00      	nop
 80035dc:	0800374d 	.word	0x0800374d
 80035e0:	0800376f 	.word	0x0800376f
 80035e4:	080037a7 	.word	0x080037a7
 80035e8:	080037cb 	.word	0x080037cb
 80035ec:	20000264 	.word	0x20000264

080035f0 <stdio_exit_handler>:
 80035f0:	4a02      	ldr	r2, [pc, #8]	@ (80035fc <stdio_exit_handler+0xc>)
 80035f2:	4903      	ldr	r1, [pc, #12]	@ (8003600 <stdio_exit_handler+0x10>)
 80035f4:	4803      	ldr	r0, [pc, #12]	@ (8003604 <stdio_exit_handler+0x14>)
 80035f6:	f000 b869 	b.w	80036cc <_fwalk_sglue>
 80035fa:	bf00      	nop
 80035fc:	2000000c 	.word	0x2000000c
 8003600:	08005249 	.word	0x08005249
 8003604:	2000001c 	.word	0x2000001c

08003608 <cleanup_stdio>:
 8003608:	6841      	ldr	r1, [r0, #4]
 800360a:	4b0c      	ldr	r3, [pc, #48]	@ (800363c <cleanup_stdio+0x34>)
 800360c:	b510      	push	{r4, lr}
 800360e:	4299      	cmp	r1, r3
 8003610:	4604      	mov	r4, r0
 8003612:	d001      	beq.n	8003618 <cleanup_stdio+0x10>
 8003614:	f001 fe18 	bl	8005248 <_fflush_r>
 8003618:	68a1      	ldr	r1, [r4, #8]
 800361a:	4b09      	ldr	r3, [pc, #36]	@ (8003640 <cleanup_stdio+0x38>)
 800361c:	4299      	cmp	r1, r3
 800361e:	d002      	beq.n	8003626 <cleanup_stdio+0x1e>
 8003620:	4620      	mov	r0, r4
 8003622:	f001 fe11 	bl	8005248 <_fflush_r>
 8003626:	68e1      	ldr	r1, [r4, #12]
 8003628:	4b06      	ldr	r3, [pc, #24]	@ (8003644 <cleanup_stdio+0x3c>)
 800362a:	4299      	cmp	r1, r3
 800362c:	d004      	beq.n	8003638 <cleanup_stdio+0x30>
 800362e:	4620      	mov	r0, r4
 8003630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003634:	f001 be08 	b.w	8005248 <_fflush_r>
 8003638:	bd10      	pop	{r4, pc}
 800363a:	bf00      	nop
 800363c:	20000264 	.word	0x20000264
 8003640:	200002cc 	.word	0x200002cc
 8003644:	20000334 	.word	0x20000334

08003648 <global_stdio_init.part.0>:
 8003648:	b510      	push	{r4, lr}
 800364a:	4b0b      	ldr	r3, [pc, #44]	@ (8003678 <global_stdio_init.part.0+0x30>)
 800364c:	4c0b      	ldr	r4, [pc, #44]	@ (800367c <global_stdio_init.part.0+0x34>)
 800364e:	4a0c      	ldr	r2, [pc, #48]	@ (8003680 <global_stdio_init.part.0+0x38>)
 8003650:	4620      	mov	r0, r4
 8003652:	601a      	str	r2, [r3, #0]
 8003654:	2104      	movs	r1, #4
 8003656:	2200      	movs	r2, #0
 8003658:	f7ff ff94 	bl	8003584 <std>
 800365c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003660:	2201      	movs	r2, #1
 8003662:	2109      	movs	r1, #9
 8003664:	f7ff ff8e 	bl	8003584 <std>
 8003668:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800366c:	2202      	movs	r2, #2
 800366e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003672:	2112      	movs	r1, #18
 8003674:	f7ff bf86 	b.w	8003584 <std>
 8003678:	2000039c 	.word	0x2000039c
 800367c:	20000264 	.word	0x20000264
 8003680:	080035f1 	.word	0x080035f1

08003684 <__sfp_lock_acquire>:
 8003684:	4801      	ldr	r0, [pc, #4]	@ (800368c <__sfp_lock_acquire+0x8>)
 8003686:	f000 b922 	b.w	80038ce <__retarget_lock_acquire_recursive>
 800368a:	bf00      	nop
 800368c:	200003a5 	.word	0x200003a5

08003690 <__sfp_lock_release>:
 8003690:	4801      	ldr	r0, [pc, #4]	@ (8003698 <__sfp_lock_release+0x8>)
 8003692:	f000 b91d 	b.w	80038d0 <__retarget_lock_release_recursive>
 8003696:	bf00      	nop
 8003698:	200003a5 	.word	0x200003a5

0800369c <__sinit>:
 800369c:	b510      	push	{r4, lr}
 800369e:	4604      	mov	r4, r0
 80036a0:	f7ff fff0 	bl	8003684 <__sfp_lock_acquire>
 80036a4:	6a23      	ldr	r3, [r4, #32]
 80036a6:	b11b      	cbz	r3, 80036b0 <__sinit+0x14>
 80036a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036ac:	f7ff bff0 	b.w	8003690 <__sfp_lock_release>
 80036b0:	4b04      	ldr	r3, [pc, #16]	@ (80036c4 <__sinit+0x28>)
 80036b2:	6223      	str	r3, [r4, #32]
 80036b4:	4b04      	ldr	r3, [pc, #16]	@ (80036c8 <__sinit+0x2c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1f5      	bne.n	80036a8 <__sinit+0xc>
 80036bc:	f7ff ffc4 	bl	8003648 <global_stdio_init.part.0>
 80036c0:	e7f2      	b.n	80036a8 <__sinit+0xc>
 80036c2:	bf00      	nop
 80036c4:	08003609 	.word	0x08003609
 80036c8:	2000039c 	.word	0x2000039c

080036cc <_fwalk_sglue>:
 80036cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036d0:	4607      	mov	r7, r0
 80036d2:	4688      	mov	r8, r1
 80036d4:	4614      	mov	r4, r2
 80036d6:	2600      	movs	r6, #0
 80036d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80036dc:	f1b9 0901 	subs.w	r9, r9, #1
 80036e0:	d505      	bpl.n	80036ee <_fwalk_sglue+0x22>
 80036e2:	6824      	ldr	r4, [r4, #0]
 80036e4:	2c00      	cmp	r4, #0
 80036e6:	d1f7      	bne.n	80036d8 <_fwalk_sglue+0xc>
 80036e8:	4630      	mov	r0, r6
 80036ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036ee:	89ab      	ldrh	r3, [r5, #12]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d907      	bls.n	8003704 <_fwalk_sglue+0x38>
 80036f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80036f8:	3301      	adds	r3, #1
 80036fa:	d003      	beq.n	8003704 <_fwalk_sglue+0x38>
 80036fc:	4629      	mov	r1, r5
 80036fe:	4638      	mov	r0, r7
 8003700:	47c0      	blx	r8
 8003702:	4306      	orrs	r6, r0
 8003704:	3568      	adds	r5, #104	@ 0x68
 8003706:	e7e9      	b.n	80036dc <_fwalk_sglue+0x10>

08003708 <siprintf>:
 8003708:	b40e      	push	{r1, r2, r3}
 800370a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800370e:	b510      	push	{r4, lr}
 8003710:	2400      	movs	r4, #0
 8003712:	b09d      	sub	sp, #116	@ 0x74
 8003714:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003716:	9002      	str	r0, [sp, #8]
 8003718:	9006      	str	r0, [sp, #24]
 800371a:	9107      	str	r1, [sp, #28]
 800371c:	9104      	str	r1, [sp, #16]
 800371e:	4809      	ldr	r0, [pc, #36]	@ (8003744 <siprintf+0x3c>)
 8003720:	4909      	ldr	r1, [pc, #36]	@ (8003748 <siprintf+0x40>)
 8003722:	f853 2b04 	ldr.w	r2, [r3], #4
 8003726:	9105      	str	r1, [sp, #20]
 8003728:	6800      	ldr	r0, [r0, #0]
 800372a:	a902      	add	r1, sp, #8
 800372c:	9301      	str	r3, [sp, #4]
 800372e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003730:	f001 fc0e 	bl	8004f50 <_svfiprintf_r>
 8003734:	9b02      	ldr	r3, [sp, #8]
 8003736:	701c      	strb	r4, [r3, #0]
 8003738:	b01d      	add	sp, #116	@ 0x74
 800373a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800373e:	b003      	add	sp, #12
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	20000018 	.word	0x20000018
 8003748:	ffff0208 	.word	0xffff0208

0800374c <__sread>:
 800374c:	b510      	push	{r4, lr}
 800374e:	460c      	mov	r4, r1
 8003750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003754:	f000 f86c 	bl	8003830 <_read_r>
 8003758:	2800      	cmp	r0, #0
 800375a:	bfab      	itete	ge
 800375c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800375e:	89a3      	ldrhlt	r3, [r4, #12]
 8003760:	181b      	addge	r3, r3, r0
 8003762:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003766:	bfac      	ite	ge
 8003768:	6563      	strge	r3, [r4, #84]	@ 0x54
 800376a:	81a3      	strhlt	r3, [r4, #12]
 800376c:	bd10      	pop	{r4, pc}

0800376e <__swrite>:
 800376e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003772:	461f      	mov	r7, r3
 8003774:	898b      	ldrh	r3, [r1, #12]
 8003776:	4605      	mov	r5, r0
 8003778:	05db      	lsls	r3, r3, #23
 800377a:	460c      	mov	r4, r1
 800377c:	4616      	mov	r6, r2
 800377e:	d505      	bpl.n	800378c <__swrite+0x1e>
 8003780:	2302      	movs	r3, #2
 8003782:	2200      	movs	r2, #0
 8003784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003788:	f000 f840 	bl	800380c <_lseek_r>
 800378c:	89a3      	ldrh	r3, [r4, #12]
 800378e:	4632      	mov	r2, r6
 8003790:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003794:	81a3      	strh	r3, [r4, #12]
 8003796:	4628      	mov	r0, r5
 8003798:	463b      	mov	r3, r7
 800379a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800379e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037a2:	f000 b857 	b.w	8003854 <_write_r>

080037a6 <__sseek>:
 80037a6:	b510      	push	{r4, lr}
 80037a8:	460c      	mov	r4, r1
 80037aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037ae:	f000 f82d 	bl	800380c <_lseek_r>
 80037b2:	1c43      	adds	r3, r0, #1
 80037b4:	89a3      	ldrh	r3, [r4, #12]
 80037b6:	bf15      	itete	ne
 80037b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80037ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80037be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80037c2:	81a3      	strheq	r3, [r4, #12]
 80037c4:	bf18      	it	ne
 80037c6:	81a3      	strhne	r3, [r4, #12]
 80037c8:	bd10      	pop	{r4, pc}

080037ca <__sclose>:
 80037ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037ce:	f000 b80d 	b.w	80037ec <_close_r>

080037d2 <memset>:
 80037d2:	4603      	mov	r3, r0
 80037d4:	4402      	add	r2, r0
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d100      	bne.n	80037dc <memset+0xa>
 80037da:	4770      	bx	lr
 80037dc:	f803 1b01 	strb.w	r1, [r3], #1
 80037e0:	e7f9      	b.n	80037d6 <memset+0x4>
	...

080037e4 <_localeconv_r>:
 80037e4:	4800      	ldr	r0, [pc, #0]	@ (80037e8 <_localeconv_r+0x4>)
 80037e6:	4770      	bx	lr
 80037e8:	20000158 	.word	0x20000158

080037ec <_close_r>:
 80037ec:	b538      	push	{r3, r4, r5, lr}
 80037ee:	2300      	movs	r3, #0
 80037f0:	4d05      	ldr	r5, [pc, #20]	@ (8003808 <_close_r+0x1c>)
 80037f2:	4604      	mov	r4, r0
 80037f4:	4608      	mov	r0, r1
 80037f6:	602b      	str	r3, [r5, #0]
 80037f8:	f7fd fe51 	bl	800149e <_close>
 80037fc:	1c43      	adds	r3, r0, #1
 80037fe:	d102      	bne.n	8003806 <_close_r+0x1a>
 8003800:	682b      	ldr	r3, [r5, #0]
 8003802:	b103      	cbz	r3, 8003806 <_close_r+0x1a>
 8003804:	6023      	str	r3, [r4, #0]
 8003806:	bd38      	pop	{r3, r4, r5, pc}
 8003808:	200003a0 	.word	0x200003a0

0800380c <_lseek_r>:
 800380c:	b538      	push	{r3, r4, r5, lr}
 800380e:	4604      	mov	r4, r0
 8003810:	4608      	mov	r0, r1
 8003812:	4611      	mov	r1, r2
 8003814:	2200      	movs	r2, #0
 8003816:	4d05      	ldr	r5, [pc, #20]	@ (800382c <_lseek_r+0x20>)
 8003818:	602a      	str	r2, [r5, #0]
 800381a:	461a      	mov	r2, r3
 800381c:	f7fd fe63 	bl	80014e6 <_lseek>
 8003820:	1c43      	adds	r3, r0, #1
 8003822:	d102      	bne.n	800382a <_lseek_r+0x1e>
 8003824:	682b      	ldr	r3, [r5, #0]
 8003826:	b103      	cbz	r3, 800382a <_lseek_r+0x1e>
 8003828:	6023      	str	r3, [r4, #0]
 800382a:	bd38      	pop	{r3, r4, r5, pc}
 800382c:	200003a0 	.word	0x200003a0

08003830 <_read_r>:
 8003830:	b538      	push	{r3, r4, r5, lr}
 8003832:	4604      	mov	r4, r0
 8003834:	4608      	mov	r0, r1
 8003836:	4611      	mov	r1, r2
 8003838:	2200      	movs	r2, #0
 800383a:	4d05      	ldr	r5, [pc, #20]	@ (8003850 <_read_r+0x20>)
 800383c:	602a      	str	r2, [r5, #0]
 800383e:	461a      	mov	r2, r3
 8003840:	f7fd fdf4 	bl	800142c <_read>
 8003844:	1c43      	adds	r3, r0, #1
 8003846:	d102      	bne.n	800384e <_read_r+0x1e>
 8003848:	682b      	ldr	r3, [r5, #0]
 800384a:	b103      	cbz	r3, 800384e <_read_r+0x1e>
 800384c:	6023      	str	r3, [r4, #0]
 800384e:	bd38      	pop	{r3, r4, r5, pc}
 8003850:	200003a0 	.word	0x200003a0

08003854 <_write_r>:
 8003854:	b538      	push	{r3, r4, r5, lr}
 8003856:	4604      	mov	r4, r0
 8003858:	4608      	mov	r0, r1
 800385a:	4611      	mov	r1, r2
 800385c:	2200      	movs	r2, #0
 800385e:	4d05      	ldr	r5, [pc, #20]	@ (8003874 <_write_r+0x20>)
 8003860:	602a      	str	r2, [r5, #0]
 8003862:	461a      	mov	r2, r3
 8003864:	f7fd fdff 	bl	8001466 <_write>
 8003868:	1c43      	adds	r3, r0, #1
 800386a:	d102      	bne.n	8003872 <_write_r+0x1e>
 800386c:	682b      	ldr	r3, [r5, #0]
 800386e:	b103      	cbz	r3, 8003872 <_write_r+0x1e>
 8003870:	6023      	str	r3, [r4, #0]
 8003872:	bd38      	pop	{r3, r4, r5, pc}
 8003874:	200003a0 	.word	0x200003a0

08003878 <__errno>:
 8003878:	4b01      	ldr	r3, [pc, #4]	@ (8003880 <__errno+0x8>)
 800387a:	6818      	ldr	r0, [r3, #0]
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	20000018 	.word	0x20000018

08003884 <__libc_init_array>:
 8003884:	b570      	push	{r4, r5, r6, lr}
 8003886:	2600      	movs	r6, #0
 8003888:	4d0c      	ldr	r5, [pc, #48]	@ (80038bc <__libc_init_array+0x38>)
 800388a:	4c0d      	ldr	r4, [pc, #52]	@ (80038c0 <__libc_init_array+0x3c>)
 800388c:	1b64      	subs	r4, r4, r5
 800388e:	10a4      	asrs	r4, r4, #2
 8003890:	42a6      	cmp	r6, r4
 8003892:	d109      	bne.n	80038a8 <__libc_init_array+0x24>
 8003894:	f002 f874 	bl	8005980 <_init>
 8003898:	2600      	movs	r6, #0
 800389a:	4d0a      	ldr	r5, [pc, #40]	@ (80038c4 <__libc_init_array+0x40>)
 800389c:	4c0a      	ldr	r4, [pc, #40]	@ (80038c8 <__libc_init_array+0x44>)
 800389e:	1b64      	subs	r4, r4, r5
 80038a0:	10a4      	asrs	r4, r4, #2
 80038a2:	42a6      	cmp	r6, r4
 80038a4:	d105      	bne.n	80038b2 <__libc_init_array+0x2e>
 80038a6:	bd70      	pop	{r4, r5, r6, pc}
 80038a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80038ac:	4798      	blx	r3
 80038ae:	3601      	adds	r6, #1
 80038b0:	e7ee      	b.n	8003890 <__libc_init_array+0xc>
 80038b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80038b6:	4798      	blx	r3
 80038b8:	3601      	adds	r6, #1
 80038ba:	e7f2      	b.n	80038a2 <__libc_init_array+0x1e>
 80038bc:	08005dcc 	.word	0x08005dcc
 80038c0:	08005dcc 	.word	0x08005dcc
 80038c4:	08005dcc 	.word	0x08005dcc
 80038c8:	08005dd0 	.word	0x08005dd0

080038cc <__retarget_lock_init_recursive>:
 80038cc:	4770      	bx	lr

080038ce <__retarget_lock_acquire_recursive>:
 80038ce:	4770      	bx	lr

080038d0 <__retarget_lock_release_recursive>:
 80038d0:	4770      	bx	lr

080038d2 <memchr>:
 80038d2:	4603      	mov	r3, r0
 80038d4:	b510      	push	{r4, lr}
 80038d6:	b2c9      	uxtb	r1, r1
 80038d8:	4402      	add	r2, r0
 80038da:	4293      	cmp	r3, r2
 80038dc:	4618      	mov	r0, r3
 80038de:	d101      	bne.n	80038e4 <memchr+0x12>
 80038e0:	2000      	movs	r0, #0
 80038e2:	e003      	b.n	80038ec <memchr+0x1a>
 80038e4:	7804      	ldrb	r4, [r0, #0]
 80038e6:	3301      	adds	r3, #1
 80038e8:	428c      	cmp	r4, r1
 80038ea:	d1f6      	bne.n	80038da <memchr+0x8>
 80038ec:	bd10      	pop	{r4, pc}

080038ee <quorem>:
 80038ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038f2:	6903      	ldr	r3, [r0, #16]
 80038f4:	690c      	ldr	r4, [r1, #16]
 80038f6:	4607      	mov	r7, r0
 80038f8:	42a3      	cmp	r3, r4
 80038fa:	db7e      	blt.n	80039fa <quorem+0x10c>
 80038fc:	3c01      	subs	r4, #1
 80038fe:	00a3      	lsls	r3, r4, #2
 8003900:	f100 0514 	add.w	r5, r0, #20
 8003904:	f101 0814 	add.w	r8, r1, #20
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800390e:	9301      	str	r3, [sp, #4]
 8003910:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003914:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003918:	3301      	adds	r3, #1
 800391a:	429a      	cmp	r2, r3
 800391c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003920:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003924:	d32e      	bcc.n	8003984 <quorem+0x96>
 8003926:	f04f 0a00 	mov.w	sl, #0
 800392a:	46c4      	mov	ip, r8
 800392c:	46ae      	mov	lr, r5
 800392e:	46d3      	mov	fp, sl
 8003930:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003934:	b298      	uxth	r0, r3
 8003936:	fb06 a000 	mla	r0, r6, r0, sl
 800393a:	0c1b      	lsrs	r3, r3, #16
 800393c:	0c02      	lsrs	r2, r0, #16
 800393e:	fb06 2303 	mla	r3, r6, r3, r2
 8003942:	f8de 2000 	ldr.w	r2, [lr]
 8003946:	b280      	uxth	r0, r0
 8003948:	b292      	uxth	r2, r2
 800394a:	1a12      	subs	r2, r2, r0
 800394c:	445a      	add	r2, fp
 800394e:	f8de 0000 	ldr.w	r0, [lr]
 8003952:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003956:	b29b      	uxth	r3, r3
 8003958:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800395c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003960:	b292      	uxth	r2, r2
 8003962:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003966:	45e1      	cmp	r9, ip
 8003968:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800396c:	f84e 2b04 	str.w	r2, [lr], #4
 8003970:	d2de      	bcs.n	8003930 <quorem+0x42>
 8003972:	9b00      	ldr	r3, [sp, #0]
 8003974:	58eb      	ldr	r3, [r5, r3]
 8003976:	b92b      	cbnz	r3, 8003984 <quorem+0x96>
 8003978:	9b01      	ldr	r3, [sp, #4]
 800397a:	3b04      	subs	r3, #4
 800397c:	429d      	cmp	r5, r3
 800397e:	461a      	mov	r2, r3
 8003980:	d32f      	bcc.n	80039e2 <quorem+0xf4>
 8003982:	613c      	str	r4, [r7, #16]
 8003984:	4638      	mov	r0, r7
 8003986:	f001 f97f 	bl	8004c88 <__mcmp>
 800398a:	2800      	cmp	r0, #0
 800398c:	db25      	blt.n	80039da <quorem+0xec>
 800398e:	4629      	mov	r1, r5
 8003990:	2000      	movs	r0, #0
 8003992:	f858 2b04 	ldr.w	r2, [r8], #4
 8003996:	f8d1 c000 	ldr.w	ip, [r1]
 800399a:	fa1f fe82 	uxth.w	lr, r2
 800399e:	fa1f f38c 	uxth.w	r3, ip
 80039a2:	eba3 030e 	sub.w	r3, r3, lr
 80039a6:	4403      	add	r3, r0
 80039a8:	0c12      	lsrs	r2, r2, #16
 80039aa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80039ae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80039b8:	45c1      	cmp	r9, r8
 80039ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 80039be:	f841 3b04 	str.w	r3, [r1], #4
 80039c2:	d2e6      	bcs.n	8003992 <quorem+0xa4>
 80039c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80039c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80039cc:	b922      	cbnz	r2, 80039d8 <quorem+0xea>
 80039ce:	3b04      	subs	r3, #4
 80039d0:	429d      	cmp	r5, r3
 80039d2:	461a      	mov	r2, r3
 80039d4:	d30b      	bcc.n	80039ee <quorem+0x100>
 80039d6:	613c      	str	r4, [r7, #16]
 80039d8:	3601      	adds	r6, #1
 80039da:	4630      	mov	r0, r6
 80039dc:	b003      	add	sp, #12
 80039de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039e2:	6812      	ldr	r2, [r2, #0]
 80039e4:	3b04      	subs	r3, #4
 80039e6:	2a00      	cmp	r2, #0
 80039e8:	d1cb      	bne.n	8003982 <quorem+0x94>
 80039ea:	3c01      	subs	r4, #1
 80039ec:	e7c6      	b.n	800397c <quorem+0x8e>
 80039ee:	6812      	ldr	r2, [r2, #0]
 80039f0:	3b04      	subs	r3, #4
 80039f2:	2a00      	cmp	r2, #0
 80039f4:	d1ef      	bne.n	80039d6 <quorem+0xe8>
 80039f6:	3c01      	subs	r4, #1
 80039f8:	e7ea      	b.n	80039d0 <quorem+0xe2>
 80039fa:	2000      	movs	r0, #0
 80039fc:	e7ee      	b.n	80039dc <quorem+0xee>
	...

08003a00 <_dtoa_r>:
 8003a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a04:	4614      	mov	r4, r2
 8003a06:	461d      	mov	r5, r3
 8003a08:	69c7      	ldr	r7, [r0, #28]
 8003a0a:	b097      	sub	sp, #92	@ 0x5c
 8003a0c:	4681      	mov	r9, r0
 8003a0e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003a12:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8003a14:	b97f      	cbnz	r7, 8003a36 <_dtoa_r+0x36>
 8003a16:	2010      	movs	r0, #16
 8003a18:	f000 fe0e 	bl	8004638 <malloc>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	f8c9 001c 	str.w	r0, [r9, #28]
 8003a22:	b920      	cbnz	r0, 8003a2e <_dtoa_r+0x2e>
 8003a24:	21ef      	movs	r1, #239	@ 0xef
 8003a26:	4bac      	ldr	r3, [pc, #688]	@ (8003cd8 <_dtoa_r+0x2d8>)
 8003a28:	48ac      	ldr	r0, [pc, #688]	@ (8003cdc <_dtoa_r+0x2dc>)
 8003a2a:	f001 fc6d 	bl	8005308 <__assert_func>
 8003a2e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003a32:	6007      	str	r7, [r0, #0]
 8003a34:	60c7      	str	r7, [r0, #12]
 8003a36:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003a3a:	6819      	ldr	r1, [r3, #0]
 8003a3c:	b159      	cbz	r1, 8003a56 <_dtoa_r+0x56>
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	2301      	movs	r3, #1
 8003a42:	4093      	lsls	r3, r2
 8003a44:	604a      	str	r2, [r1, #4]
 8003a46:	608b      	str	r3, [r1, #8]
 8003a48:	4648      	mov	r0, r9
 8003a4a:	f000 feeb 	bl	8004824 <_Bfree>
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	1e2b      	subs	r3, r5, #0
 8003a58:	bfaf      	iteee	ge
 8003a5a:	2300      	movge	r3, #0
 8003a5c:	2201      	movlt	r2, #1
 8003a5e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003a62:	9307      	strlt	r3, [sp, #28]
 8003a64:	bfa8      	it	ge
 8003a66:	6033      	strge	r3, [r6, #0]
 8003a68:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8003a6c:	4b9c      	ldr	r3, [pc, #624]	@ (8003ce0 <_dtoa_r+0x2e0>)
 8003a6e:	bfb8      	it	lt
 8003a70:	6032      	strlt	r2, [r6, #0]
 8003a72:	ea33 0308 	bics.w	r3, r3, r8
 8003a76:	d112      	bne.n	8003a9e <_dtoa_r+0x9e>
 8003a78:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003a7c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003a7e:	6013      	str	r3, [r2, #0]
 8003a80:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003a84:	4323      	orrs	r3, r4
 8003a86:	f000 855e 	beq.w	8004546 <_dtoa_r+0xb46>
 8003a8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003a8c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8003ce4 <_dtoa_r+0x2e4>
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f000 8560 	beq.w	8004556 <_dtoa_r+0xb56>
 8003a96:	f10a 0303 	add.w	r3, sl, #3
 8003a9a:	f000 bd5a 	b.w	8004552 <_dtoa_r+0xb52>
 8003a9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003aa2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8003aa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2300      	movs	r3, #0
 8003aae:	f7fc ff7b 	bl	80009a8 <__aeabi_dcmpeq>
 8003ab2:	4607      	mov	r7, r0
 8003ab4:	b158      	cbz	r0, 8003ace <_dtoa_r+0xce>
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003aba:	6013      	str	r3, [r2, #0]
 8003abc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003abe:	b113      	cbz	r3, 8003ac6 <_dtoa_r+0xc6>
 8003ac0:	4b89      	ldr	r3, [pc, #548]	@ (8003ce8 <_dtoa_r+0x2e8>)
 8003ac2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003ac4:	6013      	str	r3, [r2, #0]
 8003ac6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8003cec <_dtoa_r+0x2ec>
 8003aca:	f000 bd44 	b.w	8004556 <_dtoa_r+0xb56>
 8003ace:	ab14      	add	r3, sp, #80	@ 0x50
 8003ad0:	9301      	str	r3, [sp, #4]
 8003ad2:	ab15      	add	r3, sp, #84	@ 0x54
 8003ad4:	9300      	str	r3, [sp, #0]
 8003ad6:	4648      	mov	r0, r9
 8003ad8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003adc:	f001 f984 	bl	8004de8 <__d2b>
 8003ae0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8003ae4:	9003      	str	r0, [sp, #12]
 8003ae6:	2e00      	cmp	r6, #0
 8003ae8:	d078      	beq.n	8003bdc <_dtoa_r+0x1dc>
 8003aea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003aee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003af0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003af4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003af8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003afc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003b00:	9712      	str	r7, [sp, #72]	@ 0x48
 8003b02:	4619      	mov	r1, r3
 8003b04:	2200      	movs	r2, #0
 8003b06:	4b7a      	ldr	r3, [pc, #488]	@ (8003cf0 <_dtoa_r+0x2f0>)
 8003b08:	f7fc fb2e 	bl	8000168 <__aeabi_dsub>
 8003b0c:	a36c      	add	r3, pc, #432	@ (adr r3, 8003cc0 <_dtoa_r+0x2c0>)
 8003b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b12:	f7fc fce1 	bl	80004d8 <__aeabi_dmul>
 8003b16:	a36c      	add	r3, pc, #432	@ (adr r3, 8003cc8 <_dtoa_r+0x2c8>)
 8003b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b1c:	f7fc fb26 	bl	800016c <__adddf3>
 8003b20:	4604      	mov	r4, r0
 8003b22:	4630      	mov	r0, r6
 8003b24:	460d      	mov	r5, r1
 8003b26:	f7fc fc6d 	bl	8000404 <__aeabi_i2d>
 8003b2a:	a369      	add	r3, pc, #420	@ (adr r3, 8003cd0 <_dtoa_r+0x2d0>)
 8003b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b30:	f7fc fcd2 	bl	80004d8 <__aeabi_dmul>
 8003b34:	4602      	mov	r2, r0
 8003b36:	460b      	mov	r3, r1
 8003b38:	4620      	mov	r0, r4
 8003b3a:	4629      	mov	r1, r5
 8003b3c:	f7fc fb16 	bl	800016c <__adddf3>
 8003b40:	4604      	mov	r4, r0
 8003b42:	460d      	mov	r5, r1
 8003b44:	f7fc ff78 	bl	8000a38 <__aeabi_d2iz>
 8003b48:	2200      	movs	r2, #0
 8003b4a:	4607      	mov	r7, r0
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	4620      	mov	r0, r4
 8003b50:	4629      	mov	r1, r5
 8003b52:	f7fc ff33 	bl	80009bc <__aeabi_dcmplt>
 8003b56:	b140      	cbz	r0, 8003b6a <_dtoa_r+0x16a>
 8003b58:	4638      	mov	r0, r7
 8003b5a:	f7fc fc53 	bl	8000404 <__aeabi_i2d>
 8003b5e:	4622      	mov	r2, r4
 8003b60:	462b      	mov	r3, r5
 8003b62:	f7fc ff21 	bl	80009a8 <__aeabi_dcmpeq>
 8003b66:	b900      	cbnz	r0, 8003b6a <_dtoa_r+0x16a>
 8003b68:	3f01      	subs	r7, #1
 8003b6a:	2f16      	cmp	r7, #22
 8003b6c:	d854      	bhi.n	8003c18 <_dtoa_r+0x218>
 8003b6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003b72:	4b60      	ldr	r3, [pc, #384]	@ (8003cf4 <_dtoa_r+0x2f4>)
 8003b74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7c:	f7fc ff1e 	bl	80009bc <__aeabi_dcmplt>
 8003b80:	2800      	cmp	r0, #0
 8003b82:	d04b      	beq.n	8003c1c <_dtoa_r+0x21c>
 8003b84:	2300      	movs	r3, #0
 8003b86:	3f01      	subs	r7, #1
 8003b88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003b8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003b8c:	1b9b      	subs	r3, r3, r6
 8003b8e:	1e5a      	subs	r2, r3, #1
 8003b90:	bf49      	itett	mi
 8003b92:	f1c3 0301 	rsbmi	r3, r3, #1
 8003b96:	2300      	movpl	r3, #0
 8003b98:	9304      	strmi	r3, [sp, #16]
 8003b9a:	2300      	movmi	r3, #0
 8003b9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b9e:	bf54      	ite	pl
 8003ba0:	9304      	strpl	r3, [sp, #16]
 8003ba2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8003ba4:	2f00      	cmp	r7, #0
 8003ba6:	db3b      	blt.n	8003c20 <_dtoa_r+0x220>
 8003ba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003baa:	970e      	str	r7, [sp, #56]	@ 0x38
 8003bac:	443b      	add	r3, r7
 8003bae:	9309      	str	r3, [sp, #36]	@ 0x24
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8003bb4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003bb6:	2b09      	cmp	r3, #9
 8003bb8:	d865      	bhi.n	8003c86 <_dtoa_r+0x286>
 8003bba:	2b05      	cmp	r3, #5
 8003bbc:	bfc4      	itt	gt
 8003bbe:	3b04      	subgt	r3, #4
 8003bc0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8003bc2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003bc4:	bfc8      	it	gt
 8003bc6:	2400      	movgt	r4, #0
 8003bc8:	f1a3 0302 	sub.w	r3, r3, #2
 8003bcc:	bfd8      	it	le
 8003bce:	2401      	movle	r4, #1
 8003bd0:	2b03      	cmp	r3, #3
 8003bd2:	d864      	bhi.n	8003c9e <_dtoa_r+0x29e>
 8003bd4:	e8df f003 	tbb	[pc, r3]
 8003bd8:	2c385553 	.word	0x2c385553
 8003bdc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8003be0:	441e      	add	r6, r3
 8003be2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003be6:	2b20      	cmp	r3, #32
 8003be8:	bfc1      	itttt	gt
 8003bea:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003bee:	fa08 f803 	lslgt.w	r8, r8, r3
 8003bf2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003bf6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003bfa:	bfd6      	itet	le
 8003bfc:	f1c3 0320 	rsble	r3, r3, #32
 8003c00:	ea48 0003 	orrgt.w	r0, r8, r3
 8003c04:	fa04 f003 	lslle.w	r0, r4, r3
 8003c08:	f7fc fbec 	bl	80003e4 <__aeabi_ui2d>
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8003c12:	3e01      	subs	r6, #1
 8003c14:	9212      	str	r2, [sp, #72]	@ 0x48
 8003c16:	e774      	b.n	8003b02 <_dtoa_r+0x102>
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e7b5      	b.n	8003b88 <_dtoa_r+0x188>
 8003c1c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8003c1e:	e7b4      	b.n	8003b8a <_dtoa_r+0x18a>
 8003c20:	9b04      	ldr	r3, [sp, #16]
 8003c22:	1bdb      	subs	r3, r3, r7
 8003c24:	9304      	str	r3, [sp, #16]
 8003c26:	427b      	negs	r3, r7
 8003c28:	930a      	str	r3, [sp, #40]	@ 0x28
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	930e      	str	r3, [sp, #56]	@ 0x38
 8003c2e:	e7c1      	b.n	8003bb4 <_dtoa_r+0x1b4>
 8003c30:	2301      	movs	r3, #1
 8003c32:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003c34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003c36:	eb07 0b03 	add.w	fp, r7, r3
 8003c3a:	f10b 0301 	add.w	r3, fp, #1
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	9308      	str	r3, [sp, #32]
 8003c42:	bfb8      	it	lt
 8003c44:	2301      	movlt	r3, #1
 8003c46:	e006      	b.n	8003c56 <_dtoa_r+0x256>
 8003c48:	2301      	movs	r3, #1
 8003c4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003c4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	dd28      	ble.n	8003ca4 <_dtoa_r+0x2a4>
 8003c52:	469b      	mov	fp, r3
 8003c54:	9308      	str	r3, [sp, #32]
 8003c56:	2100      	movs	r1, #0
 8003c58:	2204      	movs	r2, #4
 8003c5a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8003c5e:	f102 0514 	add.w	r5, r2, #20
 8003c62:	429d      	cmp	r5, r3
 8003c64:	d926      	bls.n	8003cb4 <_dtoa_r+0x2b4>
 8003c66:	6041      	str	r1, [r0, #4]
 8003c68:	4648      	mov	r0, r9
 8003c6a:	f000 fd9b 	bl	80047a4 <_Balloc>
 8003c6e:	4682      	mov	sl, r0
 8003c70:	2800      	cmp	r0, #0
 8003c72:	d143      	bne.n	8003cfc <_dtoa_r+0x2fc>
 8003c74:	4602      	mov	r2, r0
 8003c76:	f240 11af 	movw	r1, #431	@ 0x1af
 8003c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8003cf8 <_dtoa_r+0x2f8>)
 8003c7c:	e6d4      	b.n	8003a28 <_dtoa_r+0x28>
 8003c7e:	2300      	movs	r3, #0
 8003c80:	e7e3      	b.n	8003c4a <_dtoa_r+0x24a>
 8003c82:	2300      	movs	r3, #0
 8003c84:	e7d5      	b.n	8003c32 <_dtoa_r+0x232>
 8003c86:	2401      	movs	r4, #1
 8003c88:	2300      	movs	r3, #0
 8003c8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003c8c:	9320      	str	r3, [sp, #128]	@ 0x80
 8003c8e:	f04f 3bff 	mov.w	fp, #4294967295
 8003c92:	2200      	movs	r2, #0
 8003c94:	2312      	movs	r3, #18
 8003c96:	f8cd b020 	str.w	fp, [sp, #32]
 8003c9a:	9221      	str	r2, [sp, #132]	@ 0x84
 8003c9c:	e7db      	b.n	8003c56 <_dtoa_r+0x256>
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003ca2:	e7f4      	b.n	8003c8e <_dtoa_r+0x28e>
 8003ca4:	f04f 0b01 	mov.w	fp, #1
 8003ca8:	465b      	mov	r3, fp
 8003caa:	f8cd b020 	str.w	fp, [sp, #32]
 8003cae:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8003cb2:	e7d0      	b.n	8003c56 <_dtoa_r+0x256>
 8003cb4:	3101      	adds	r1, #1
 8003cb6:	0052      	lsls	r2, r2, #1
 8003cb8:	e7d1      	b.n	8003c5e <_dtoa_r+0x25e>
 8003cba:	bf00      	nop
 8003cbc:	f3af 8000 	nop.w
 8003cc0:	636f4361 	.word	0x636f4361
 8003cc4:	3fd287a7 	.word	0x3fd287a7
 8003cc8:	8b60c8b3 	.word	0x8b60c8b3
 8003ccc:	3fc68a28 	.word	0x3fc68a28
 8003cd0:	509f79fb 	.word	0x509f79fb
 8003cd4:	3fd34413 	.word	0x3fd34413
 8003cd8:	08005a8f 	.word	0x08005a8f
 8003cdc:	08005aa6 	.word	0x08005aa6
 8003ce0:	7ff00000 	.word	0x7ff00000
 8003ce4:	08005a8b 	.word	0x08005a8b
 8003ce8:	08005a5f 	.word	0x08005a5f
 8003cec:	08005a5e 	.word	0x08005a5e
 8003cf0:	3ff80000 	.word	0x3ff80000
 8003cf4:	08005bf8 	.word	0x08005bf8
 8003cf8:	08005afe 	.word	0x08005afe
 8003cfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003d00:	6018      	str	r0, [r3, #0]
 8003d02:	9b08      	ldr	r3, [sp, #32]
 8003d04:	2b0e      	cmp	r3, #14
 8003d06:	f200 80a1 	bhi.w	8003e4c <_dtoa_r+0x44c>
 8003d0a:	2c00      	cmp	r4, #0
 8003d0c:	f000 809e 	beq.w	8003e4c <_dtoa_r+0x44c>
 8003d10:	2f00      	cmp	r7, #0
 8003d12:	dd33      	ble.n	8003d7c <_dtoa_r+0x37c>
 8003d14:	4b9c      	ldr	r3, [pc, #624]	@ (8003f88 <_dtoa_r+0x588>)
 8003d16:	f007 020f 	and.w	r2, r7, #15
 8003d1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003d1e:	05f8      	lsls	r0, r7, #23
 8003d20:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003d24:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8003d28:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003d2c:	d516      	bpl.n	8003d5c <_dtoa_r+0x35c>
 8003d2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003d32:	4b96      	ldr	r3, [pc, #600]	@ (8003f8c <_dtoa_r+0x58c>)
 8003d34:	2603      	movs	r6, #3
 8003d36:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003d3a:	f7fc fcf7 	bl	800072c <__aeabi_ddiv>
 8003d3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003d42:	f004 040f 	and.w	r4, r4, #15
 8003d46:	4d91      	ldr	r5, [pc, #580]	@ (8003f8c <_dtoa_r+0x58c>)
 8003d48:	b954      	cbnz	r4, 8003d60 <_dtoa_r+0x360>
 8003d4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003d4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d52:	f7fc fceb 	bl	800072c <__aeabi_ddiv>
 8003d56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003d5a:	e028      	b.n	8003dae <_dtoa_r+0x3ae>
 8003d5c:	2602      	movs	r6, #2
 8003d5e:	e7f2      	b.n	8003d46 <_dtoa_r+0x346>
 8003d60:	07e1      	lsls	r1, r4, #31
 8003d62:	d508      	bpl.n	8003d76 <_dtoa_r+0x376>
 8003d64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003d68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003d6c:	f7fc fbb4 	bl	80004d8 <__aeabi_dmul>
 8003d70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003d74:	3601      	adds	r6, #1
 8003d76:	1064      	asrs	r4, r4, #1
 8003d78:	3508      	adds	r5, #8
 8003d7a:	e7e5      	b.n	8003d48 <_dtoa_r+0x348>
 8003d7c:	f000 80af 	beq.w	8003ede <_dtoa_r+0x4de>
 8003d80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003d84:	427c      	negs	r4, r7
 8003d86:	4b80      	ldr	r3, [pc, #512]	@ (8003f88 <_dtoa_r+0x588>)
 8003d88:	f004 020f 	and.w	r2, r4, #15
 8003d8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d94:	f7fc fba0 	bl	80004d8 <__aeabi_dmul>
 8003d98:	2602      	movs	r6, #2
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003da0:	4d7a      	ldr	r5, [pc, #488]	@ (8003f8c <_dtoa_r+0x58c>)
 8003da2:	1124      	asrs	r4, r4, #4
 8003da4:	2c00      	cmp	r4, #0
 8003da6:	f040 808f 	bne.w	8003ec8 <_dtoa_r+0x4c8>
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1d3      	bne.n	8003d56 <_dtoa_r+0x356>
 8003dae:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8003db2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f000 8094 	beq.w	8003ee2 <_dtoa_r+0x4e2>
 8003dba:	2200      	movs	r2, #0
 8003dbc:	4620      	mov	r0, r4
 8003dbe:	4629      	mov	r1, r5
 8003dc0:	4b73      	ldr	r3, [pc, #460]	@ (8003f90 <_dtoa_r+0x590>)
 8003dc2:	f7fc fdfb 	bl	80009bc <__aeabi_dcmplt>
 8003dc6:	2800      	cmp	r0, #0
 8003dc8:	f000 808b 	beq.w	8003ee2 <_dtoa_r+0x4e2>
 8003dcc:	9b08      	ldr	r3, [sp, #32]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 8087 	beq.w	8003ee2 <_dtoa_r+0x4e2>
 8003dd4:	f1bb 0f00 	cmp.w	fp, #0
 8003dd8:	dd34      	ble.n	8003e44 <_dtoa_r+0x444>
 8003dda:	4620      	mov	r0, r4
 8003ddc:	2200      	movs	r2, #0
 8003dde:	4629      	mov	r1, r5
 8003de0:	4b6c      	ldr	r3, [pc, #432]	@ (8003f94 <_dtoa_r+0x594>)
 8003de2:	f7fc fb79 	bl	80004d8 <__aeabi_dmul>
 8003de6:	465c      	mov	r4, fp
 8003de8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003dec:	f107 38ff 	add.w	r8, r7, #4294967295
 8003df0:	3601      	adds	r6, #1
 8003df2:	4630      	mov	r0, r6
 8003df4:	f7fc fb06 	bl	8000404 <__aeabi_i2d>
 8003df8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003dfc:	f7fc fb6c 	bl	80004d8 <__aeabi_dmul>
 8003e00:	2200      	movs	r2, #0
 8003e02:	4b65      	ldr	r3, [pc, #404]	@ (8003f98 <_dtoa_r+0x598>)
 8003e04:	f7fc f9b2 	bl	800016c <__adddf3>
 8003e08:	4605      	mov	r5, r0
 8003e0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003e0e:	2c00      	cmp	r4, #0
 8003e10:	d16a      	bne.n	8003ee8 <_dtoa_r+0x4e8>
 8003e12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e16:	2200      	movs	r2, #0
 8003e18:	4b60      	ldr	r3, [pc, #384]	@ (8003f9c <_dtoa_r+0x59c>)
 8003e1a:	f7fc f9a5 	bl	8000168 <__aeabi_dsub>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	460b      	mov	r3, r1
 8003e22:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003e26:	462a      	mov	r2, r5
 8003e28:	4633      	mov	r3, r6
 8003e2a:	f7fc fde5 	bl	80009f8 <__aeabi_dcmpgt>
 8003e2e:	2800      	cmp	r0, #0
 8003e30:	f040 8298 	bne.w	8004364 <_dtoa_r+0x964>
 8003e34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e38:	462a      	mov	r2, r5
 8003e3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003e3e:	f7fc fdbd 	bl	80009bc <__aeabi_dcmplt>
 8003e42:	bb38      	cbnz	r0, 8003e94 <_dtoa_r+0x494>
 8003e44:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003e48:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003e4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	f2c0 8157 	blt.w	8004102 <_dtoa_r+0x702>
 8003e54:	2f0e      	cmp	r7, #14
 8003e56:	f300 8154 	bgt.w	8004102 <_dtoa_r+0x702>
 8003e5a:	4b4b      	ldr	r3, [pc, #300]	@ (8003f88 <_dtoa_r+0x588>)
 8003e5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003e60:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003e64:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003e68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f280 80e5 	bge.w	800403a <_dtoa_r+0x63a>
 8003e70:	9b08      	ldr	r3, [sp, #32]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f300 80e1 	bgt.w	800403a <_dtoa_r+0x63a>
 8003e78:	d10c      	bne.n	8003e94 <_dtoa_r+0x494>
 8003e7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	4b46      	ldr	r3, [pc, #280]	@ (8003f9c <_dtoa_r+0x59c>)
 8003e82:	f7fc fb29 	bl	80004d8 <__aeabi_dmul>
 8003e86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003e8a:	f7fc fdab 	bl	80009e4 <__aeabi_dcmpge>
 8003e8e:	2800      	cmp	r0, #0
 8003e90:	f000 8266 	beq.w	8004360 <_dtoa_r+0x960>
 8003e94:	2400      	movs	r4, #0
 8003e96:	4625      	mov	r5, r4
 8003e98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003e9a:	4656      	mov	r6, sl
 8003e9c:	ea6f 0803 	mvn.w	r8, r3
 8003ea0:	2700      	movs	r7, #0
 8003ea2:	4621      	mov	r1, r4
 8003ea4:	4648      	mov	r0, r9
 8003ea6:	f000 fcbd 	bl	8004824 <_Bfree>
 8003eaa:	2d00      	cmp	r5, #0
 8003eac:	f000 80bd 	beq.w	800402a <_dtoa_r+0x62a>
 8003eb0:	b12f      	cbz	r7, 8003ebe <_dtoa_r+0x4be>
 8003eb2:	42af      	cmp	r7, r5
 8003eb4:	d003      	beq.n	8003ebe <_dtoa_r+0x4be>
 8003eb6:	4639      	mov	r1, r7
 8003eb8:	4648      	mov	r0, r9
 8003eba:	f000 fcb3 	bl	8004824 <_Bfree>
 8003ebe:	4629      	mov	r1, r5
 8003ec0:	4648      	mov	r0, r9
 8003ec2:	f000 fcaf 	bl	8004824 <_Bfree>
 8003ec6:	e0b0      	b.n	800402a <_dtoa_r+0x62a>
 8003ec8:	07e2      	lsls	r2, r4, #31
 8003eca:	d505      	bpl.n	8003ed8 <_dtoa_r+0x4d8>
 8003ecc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003ed0:	f7fc fb02 	bl	80004d8 <__aeabi_dmul>
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	3601      	adds	r6, #1
 8003ed8:	1064      	asrs	r4, r4, #1
 8003eda:	3508      	adds	r5, #8
 8003edc:	e762      	b.n	8003da4 <_dtoa_r+0x3a4>
 8003ede:	2602      	movs	r6, #2
 8003ee0:	e765      	b.n	8003dae <_dtoa_r+0x3ae>
 8003ee2:	46b8      	mov	r8, r7
 8003ee4:	9c08      	ldr	r4, [sp, #32]
 8003ee6:	e784      	b.n	8003df2 <_dtoa_r+0x3f2>
 8003ee8:	4b27      	ldr	r3, [pc, #156]	@ (8003f88 <_dtoa_r+0x588>)
 8003eea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003eec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003ef0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003ef4:	4454      	add	r4, sl
 8003ef6:	2900      	cmp	r1, #0
 8003ef8:	d054      	beq.n	8003fa4 <_dtoa_r+0x5a4>
 8003efa:	2000      	movs	r0, #0
 8003efc:	4928      	ldr	r1, [pc, #160]	@ (8003fa0 <_dtoa_r+0x5a0>)
 8003efe:	f7fc fc15 	bl	800072c <__aeabi_ddiv>
 8003f02:	4633      	mov	r3, r6
 8003f04:	462a      	mov	r2, r5
 8003f06:	f7fc f92f 	bl	8000168 <__aeabi_dsub>
 8003f0a:	4656      	mov	r6, sl
 8003f0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003f10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f14:	f7fc fd90 	bl	8000a38 <__aeabi_d2iz>
 8003f18:	4605      	mov	r5, r0
 8003f1a:	f7fc fa73 	bl	8000404 <__aeabi_i2d>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	460b      	mov	r3, r1
 8003f22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f26:	f7fc f91f 	bl	8000168 <__aeabi_dsub>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	3530      	adds	r5, #48	@ 0x30
 8003f30:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003f34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003f38:	f806 5b01 	strb.w	r5, [r6], #1
 8003f3c:	f7fc fd3e 	bl	80009bc <__aeabi_dcmplt>
 8003f40:	2800      	cmp	r0, #0
 8003f42:	d172      	bne.n	800402a <_dtoa_r+0x62a>
 8003f44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f48:	2000      	movs	r0, #0
 8003f4a:	4911      	ldr	r1, [pc, #68]	@ (8003f90 <_dtoa_r+0x590>)
 8003f4c:	f7fc f90c 	bl	8000168 <__aeabi_dsub>
 8003f50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003f54:	f7fc fd32 	bl	80009bc <__aeabi_dcmplt>
 8003f58:	2800      	cmp	r0, #0
 8003f5a:	f040 80b4 	bne.w	80040c6 <_dtoa_r+0x6c6>
 8003f5e:	42a6      	cmp	r6, r4
 8003f60:	f43f af70 	beq.w	8003e44 <_dtoa_r+0x444>
 8003f64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003f68:	2200      	movs	r2, #0
 8003f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f94 <_dtoa_r+0x594>)
 8003f6c:	f7fc fab4 	bl	80004d8 <__aeabi_dmul>
 8003f70:	2200      	movs	r2, #0
 8003f72:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003f76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f7a:	4b06      	ldr	r3, [pc, #24]	@ (8003f94 <_dtoa_r+0x594>)
 8003f7c:	f7fc faac 	bl	80004d8 <__aeabi_dmul>
 8003f80:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003f84:	e7c4      	b.n	8003f10 <_dtoa_r+0x510>
 8003f86:	bf00      	nop
 8003f88:	08005bf8 	.word	0x08005bf8
 8003f8c:	08005bd0 	.word	0x08005bd0
 8003f90:	3ff00000 	.word	0x3ff00000
 8003f94:	40240000 	.word	0x40240000
 8003f98:	401c0000 	.word	0x401c0000
 8003f9c:	40140000 	.word	0x40140000
 8003fa0:	3fe00000 	.word	0x3fe00000
 8003fa4:	4631      	mov	r1, r6
 8003fa6:	4628      	mov	r0, r5
 8003fa8:	f7fc fa96 	bl	80004d8 <__aeabi_dmul>
 8003fac:	4656      	mov	r6, sl
 8003fae:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003fb2:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003fb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fb8:	f7fc fd3e 	bl	8000a38 <__aeabi_d2iz>
 8003fbc:	4605      	mov	r5, r0
 8003fbe:	f7fc fa21 	bl	8000404 <__aeabi_i2d>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fca:	f7fc f8cd 	bl	8000168 <__aeabi_dsub>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	3530      	adds	r5, #48	@ 0x30
 8003fd4:	f806 5b01 	strb.w	r5, [r6], #1
 8003fd8:	42a6      	cmp	r6, r4
 8003fda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003fde:	f04f 0200 	mov.w	r2, #0
 8003fe2:	d124      	bne.n	800402e <_dtoa_r+0x62e>
 8003fe4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003fe8:	4bae      	ldr	r3, [pc, #696]	@ (80042a4 <_dtoa_r+0x8a4>)
 8003fea:	f7fc f8bf 	bl	800016c <__adddf3>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ff6:	f7fc fcff 	bl	80009f8 <__aeabi_dcmpgt>
 8003ffa:	2800      	cmp	r0, #0
 8003ffc:	d163      	bne.n	80040c6 <_dtoa_r+0x6c6>
 8003ffe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004002:	2000      	movs	r0, #0
 8004004:	49a7      	ldr	r1, [pc, #668]	@ (80042a4 <_dtoa_r+0x8a4>)
 8004006:	f7fc f8af 	bl	8000168 <__aeabi_dsub>
 800400a:	4602      	mov	r2, r0
 800400c:	460b      	mov	r3, r1
 800400e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004012:	f7fc fcd3 	bl	80009bc <__aeabi_dcmplt>
 8004016:	2800      	cmp	r0, #0
 8004018:	f43f af14 	beq.w	8003e44 <_dtoa_r+0x444>
 800401c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800401e:	1e73      	subs	r3, r6, #1
 8004020:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004022:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004026:	2b30      	cmp	r3, #48	@ 0x30
 8004028:	d0f8      	beq.n	800401c <_dtoa_r+0x61c>
 800402a:	4647      	mov	r7, r8
 800402c:	e03b      	b.n	80040a6 <_dtoa_r+0x6a6>
 800402e:	4b9e      	ldr	r3, [pc, #632]	@ (80042a8 <_dtoa_r+0x8a8>)
 8004030:	f7fc fa52 	bl	80004d8 <__aeabi_dmul>
 8004034:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004038:	e7bc      	b.n	8003fb4 <_dtoa_r+0x5b4>
 800403a:	4656      	mov	r6, sl
 800403c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004040:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004044:	4620      	mov	r0, r4
 8004046:	4629      	mov	r1, r5
 8004048:	f7fc fb70 	bl	800072c <__aeabi_ddiv>
 800404c:	f7fc fcf4 	bl	8000a38 <__aeabi_d2iz>
 8004050:	4680      	mov	r8, r0
 8004052:	f7fc f9d7 	bl	8000404 <__aeabi_i2d>
 8004056:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800405a:	f7fc fa3d 	bl	80004d8 <__aeabi_dmul>
 800405e:	4602      	mov	r2, r0
 8004060:	460b      	mov	r3, r1
 8004062:	4620      	mov	r0, r4
 8004064:	4629      	mov	r1, r5
 8004066:	f7fc f87f 	bl	8000168 <__aeabi_dsub>
 800406a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800406e:	9d08      	ldr	r5, [sp, #32]
 8004070:	f806 4b01 	strb.w	r4, [r6], #1
 8004074:	eba6 040a 	sub.w	r4, r6, sl
 8004078:	42a5      	cmp	r5, r4
 800407a:	4602      	mov	r2, r0
 800407c:	460b      	mov	r3, r1
 800407e:	d133      	bne.n	80040e8 <_dtoa_r+0x6e8>
 8004080:	f7fc f874 	bl	800016c <__adddf3>
 8004084:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004088:	4604      	mov	r4, r0
 800408a:	460d      	mov	r5, r1
 800408c:	f7fc fcb4 	bl	80009f8 <__aeabi_dcmpgt>
 8004090:	b9c0      	cbnz	r0, 80040c4 <_dtoa_r+0x6c4>
 8004092:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004096:	4620      	mov	r0, r4
 8004098:	4629      	mov	r1, r5
 800409a:	f7fc fc85 	bl	80009a8 <__aeabi_dcmpeq>
 800409e:	b110      	cbz	r0, 80040a6 <_dtoa_r+0x6a6>
 80040a0:	f018 0f01 	tst.w	r8, #1
 80040a4:	d10e      	bne.n	80040c4 <_dtoa_r+0x6c4>
 80040a6:	4648      	mov	r0, r9
 80040a8:	9903      	ldr	r1, [sp, #12]
 80040aa:	f000 fbbb 	bl	8004824 <_Bfree>
 80040ae:	2300      	movs	r3, #0
 80040b0:	7033      	strb	r3, [r6, #0]
 80040b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80040b4:	3701      	adds	r7, #1
 80040b6:	601f      	str	r7, [r3, #0]
 80040b8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	f000 824b 	beq.w	8004556 <_dtoa_r+0xb56>
 80040c0:	601e      	str	r6, [r3, #0]
 80040c2:	e248      	b.n	8004556 <_dtoa_r+0xb56>
 80040c4:	46b8      	mov	r8, r7
 80040c6:	4633      	mov	r3, r6
 80040c8:	461e      	mov	r6, r3
 80040ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80040ce:	2a39      	cmp	r2, #57	@ 0x39
 80040d0:	d106      	bne.n	80040e0 <_dtoa_r+0x6e0>
 80040d2:	459a      	cmp	sl, r3
 80040d4:	d1f8      	bne.n	80040c8 <_dtoa_r+0x6c8>
 80040d6:	2230      	movs	r2, #48	@ 0x30
 80040d8:	f108 0801 	add.w	r8, r8, #1
 80040dc:	f88a 2000 	strb.w	r2, [sl]
 80040e0:	781a      	ldrb	r2, [r3, #0]
 80040e2:	3201      	adds	r2, #1
 80040e4:	701a      	strb	r2, [r3, #0]
 80040e6:	e7a0      	b.n	800402a <_dtoa_r+0x62a>
 80040e8:	2200      	movs	r2, #0
 80040ea:	4b6f      	ldr	r3, [pc, #444]	@ (80042a8 <_dtoa_r+0x8a8>)
 80040ec:	f7fc f9f4 	bl	80004d8 <__aeabi_dmul>
 80040f0:	2200      	movs	r2, #0
 80040f2:	2300      	movs	r3, #0
 80040f4:	4604      	mov	r4, r0
 80040f6:	460d      	mov	r5, r1
 80040f8:	f7fc fc56 	bl	80009a8 <__aeabi_dcmpeq>
 80040fc:	2800      	cmp	r0, #0
 80040fe:	d09f      	beq.n	8004040 <_dtoa_r+0x640>
 8004100:	e7d1      	b.n	80040a6 <_dtoa_r+0x6a6>
 8004102:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004104:	2a00      	cmp	r2, #0
 8004106:	f000 80ea 	beq.w	80042de <_dtoa_r+0x8de>
 800410a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800410c:	2a01      	cmp	r2, #1
 800410e:	f300 80cd 	bgt.w	80042ac <_dtoa_r+0x8ac>
 8004112:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004114:	2a00      	cmp	r2, #0
 8004116:	f000 80c1 	beq.w	800429c <_dtoa_r+0x89c>
 800411a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800411e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004120:	9e04      	ldr	r6, [sp, #16]
 8004122:	9a04      	ldr	r2, [sp, #16]
 8004124:	2101      	movs	r1, #1
 8004126:	441a      	add	r2, r3
 8004128:	9204      	str	r2, [sp, #16]
 800412a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800412c:	4648      	mov	r0, r9
 800412e:	441a      	add	r2, r3
 8004130:	9209      	str	r2, [sp, #36]	@ 0x24
 8004132:	f000 fc2b 	bl	800498c <__i2b>
 8004136:	4605      	mov	r5, r0
 8004138:	b166      	cbz	r6, 8004154 <_dtoa_r+0x754>
 800413a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800413c:	2b00      	cmp	r3, #0
 800413e:	dd09      	ble.n	8004154 <_dtoa_r+0x754>
 8004140:	42b3      	cmp	r3, r6
 8004142:	bfa8      	it	ge
 8004144:	4633      	movge	r3, r6
 8004146:	9a04      	ldr	r2, [sp, #16]
 8004148:	1af6      	subs	r6, r6, r3
 800414a:	1ad2      	subs	r2, r2, r3
 800414c:	9204      	str	r2, [sp, #16]
 800414e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	9309      	str	r3, [sp, #36]	@ 0x24
 8004154:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004156:	b30b      	cbz	r3, 800419c <_dtoa_r+0x79c>
 8004158:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800415a:	2b00      	cmp	r3, #0
 800415c:	f000 80c6 	beq.w	80042ec <_dtoa_r+0x8ec>
 8004160:	2c00      	cmp	r4, #0
 8004162:	f000 80c0 	beq.w	80042e6 <_dtoa_r+0x8e6>
 8004166:	4629      	mov	r1, r5
 8004168:	4622      	mov	r2, r4
 800416a:	4648      	mov	r0, r9
 800416c:	f000 fcc6 	bl	8004afc <__pow5mult>
 8004170:	9a03      	ldr	r2, [sp, #12]
 8004172:	4601      	mov	r1, r0
 8004174:	4605      	mov	r5, r0
 8004176:	4648      	mov	r0, r9
 8004178:	f000 fc1e 	bl	80049b8 <__multiply>
 800417c:	9903      	ldr	r1, [sp, #12]
 800417e:	4680      	mov	r8, r0
 8004180:	4648      	mov	r0, r9
 8004182:	f000 fb4f 	bl	8004824 <_Bfree>
 8004186:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004188:	1b1b      	subs	r3, r3, r4
 800418a:	930a      	str	r3, [sp, #40]	@ 0x28
 800418c:	f000 80b1 	beq.w	80042f2 <_dtoa_r+0x8f2>
 8004190:	4641      	mov	r1, r8
 8004192:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004194:	4648      	mov	r0, r9
 8004196:	f000 fcb1 	bl	8004afc <__pow5mult>
 800419a:	9003      	str	r0, [sp, #12]
 800419c:	2101      	movs	r1, #1
 800419e:	4648      	mov	r0, r9
 80041a0:	f000 fbf4 	bl	800498c <__i2b>
 80041a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80041a6:	4604      	mov	r4, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 81d8 	beq.w	800455e <_dtoa_r+0xb5e>
 80041ae:	461a      	mov	r2, r3
 80041b0:	4601      	mov	r1, r0
 80041b2:	4648      	mov	r0, r9
 80041b4:	f000 fca2 	bl	8004afc <__pow5mult>
 80041b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80041ba:	4604      	mov	r4, r0
 80041bc:	2b01      	cmp	r3, #1
 80041be:	f300 809f 	bgt.w	8004300 <_dtoa_r+0x900>
 80041c2:	9b06      	ldr	r3, [sp, #24]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f040 8097 	bne.w	80042f8 <_dtoa_r+0x8f8>
 80041ca:	9b07      	ldr	r3, [sp, #28]
 80041cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f040 8093 	bne.w	80042fc <_dtoa_r+0x8fc>
 80041d6:	9b07      	ldr	r3, [sp, #28]
 80041d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80041dc:	0d1b      	lsrs	r3, r3, #20
 80041de:	051b      	lsls	r3, r3, #20
 80041e0:	b133      	cbz	r3, 80041f0 <_dtoa_r+0x7f0>
 80041e2:	9b04      	ldr	r3, [sp, #16]
 80041e4:	3301      	adds	r3, #1
 80041e6:	9304      	str	r3, [sp, #16]
 80041e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041ea:	3301      	adds	r3, #1
 80041ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80041ee:	2301      	movs	r3, #1
 80041f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80041f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f000 81b8 	beq.w	800456a <_dtoa_r+0xb6a>
 80041fa:	6923      	ldr	r3, [r4, #16]
 80041fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004200:	6918      	ldr	r0, [r3, #16]
 8004202:	f000 fb77 	bl	80048f4 <__hi0bits>
 8004206:	f1c0 0020 	rsb	r0, r0, #32
 800420a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800420c:	4418      	add	r0, r3
 800420e:	f010 001f 	ands.w	r0, r0, #31
 8004212:	f000 8082 	beq.w	800431a <_dtoa_r+0x91a>
 8004216:	f1c0 0320 	rsb	r3, r0, #32
 800421a:	2b04      	cmp	r3, #4
 800421c:	dd73      	ble.n	8004306 <_dtoa_r+0x906>
 800421e:	9b04      	ldr	r3, [sp, #16]
 8004220:	f1c0 001c 	rsb	r0, r0, #28
 8004224:	4403      	add	r3, r0
 8004226:	9304      	str	r3, [sp, #16]
 8004228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800422a:	4406      	add	r6, r0
 800422c:	4403      	add	r3, r0
 800422e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004230:	9b04      	ldr	r3, [sp, #16]
 8004232:	2b00      	cmp	r3, #0
 8004234:	dd05      	ble.n	8004242 <_dtoa_r+0x842>
 8004236:	461a      	mov	r2, r3
 8004238:	4648      	mov	r0, r9
 800423a:	9903      	ldr	r1, [sp, #12]
 800423c:	f000 fcb8 	bl	8004bb0 <__lshift>
 8004240:	9003      	str	r0, [sp, #12]
 8004242:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004244:	2b00      	cmp	r3, #0
 8004246:	dd05      	ble.n	8004254 <_dtoa_r+0x854>
 8004248:	4621      	mov	r1, r4
 800424a:	461a      	mov	r2, r3
 800424c:	4648      	mov	r0, r9
 800424e:	f000 fcaf 	bl	8004bb0 <__lshift>
 8004252:	4604      	mov	r4, r0
 8004254:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004256:	2b00      	cmp	r3, #0
 8004258:	d061      	beq.n	800431e <_dtoa_r+0x91e>
 800425a:	4621      	mov	r1, r4
 800425c:	9803      	ldr	r0, [sp, #12]
 800425e:	f000 fd13 	bl	8004c88 <__mcmp>
 8004262:	2800      	cmp	r0, #0
 8004264:	da5b      	bge.n	800431e <_dtoa_r+0x91e>
 8004266:	2300      	movs	r3, #0
 8004268:	220a      	movs	r2, #10
 800426a:	4648      	mov	r0, r9
 800426c:	9903      	ldr	r1, [sp, #12]
 800426e:	f000 fafb 	bl	8004868 <__multadd>
 8004272:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004274:	f107 38ff 	add.w	r8, r7, #4294967295
 8004278:	9003      	str	r0, [sp, #12]
 800427a:	2b00      	cmp	r3, #0
 800427c:	f000 8177 	beq.w	800456e <_dtoa_r+0xb6e>
 8004280:	4629      	mov	r1, r5
 8004282:	2300      	movs	r3, #0
 8004284:	220a      	movs	r2, #10
 8004286:	4648      	mov	r0, r9
 8004288:	f000 faee 	bl	8004868 <__multadd>
 800428c:	f1bb 0f00 	cmp.w	fp, #0
 8004290:	4605      	mov	r5, r0
 8004292:	dc6f      	bgt.n	8004374 <_dtoa_r+0x974>
 8004294:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004296:	2b02      	cmp	r3, #2
 8004298:	dc49      	bgt.n	800432e <_dtoa_r+0x92e>
 800429a:	e06b      	b.n	8004374 <_dtoa_r+0x974>
 800429c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800429e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80042a2:	e73c      	b.n	800411e <_dtoa_r+0x71e>
 80042a4:	3fe00000 	.word	0x3fe00000
 80042a8:	40240000 	.word	0x40240000
 80042ac:	9b08      	ldr	r3, [sp, #32]
 80042ae:	1e5c      	subs	r4, r3, #1
 80042b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80042b2:	42a3      	cmp	r3, r4
 80042b4:	db09      	blt.n	80042ca <_dtoa_r+0x8ca>
 80042b6:	1b1c      	subs	r4, r3, r4
 80042b8:	9b08      	ldr	r3, [sp, #32]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f6bf af30 	bge.w	8004120 <_dtoa_r+0x720>
 80042c0:	9b04      	ldr	r3, [sp, #16]
 80042c2:	9a08      	ldr	r2, [sp, #32]
 80042c4:	1a9e      	subs	r6, r3, r2
 80042c6:	2300      	movs	r3, #0
 80042c8:	e72b      	b.n	8004122 <_dtoa_r+0x722>
 80042ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80042cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80042ce:	1ae3      	subs	r3, r4, r3
 80042d0:	441a      	add	r2, r3
 80042d2:	940a      	str	r4, [sp, #40]	@ 0x28
 80042d4:	9e04      	ldr	r6, [sp, #16]
 80042d6:	2400      	movs	r4, #0
 80042d8:	9b08      	ldr	r3, [sp, #32]
 80042da:	920e      	str	r2, [sp, #56]	@ 0x38
 80042dc:	e721      	b.n	8004122 <_dtoa_r+0x722>
 80042de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80042e0:	9e04      	ldr	r6, [sp, #16]
 80042e2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80042e4:	e728      	b.n	8004138 <_dtoa_r+0x738>
 80042e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80042ea:	e751      	b.n	8004190 <_dtoa_r+0x790>
 80042ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80042ee:	9903      	ldr	r1, [sp, #12]
 80042f0:	e750      	b.n	8004194 <_dtoa_r+0x794>
 80042f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80042f6:	e751      	b.n	800419c <_dtoa_r+0x79c>
 80042f8:	2300      	movs	r3, #0
 80042fa:	e779      	b.n	80041f0 <_dtoa_r+0x7f0>
 80042fc:	9b06      	ldr	r3, [sp, #24]
 80042fe:	e777      	b.n	80041f0 <_dtoa_r+0x7f0>
 8004300:	2300      	movs	r3, #0
 8004302:	930a      	str	r3, [sp, #40]	@ 0x28
 8004304:	e779      	b.n	80041fa <_dtoa_r+0x7fa>
 8004306:	d093      	beq.n	8004230 <_dtoa_r+0x830>
 8004308:	9a04      	ldr	r2, [sp, #16]
 800430a:	331c      	adds	r3, #28
 800430c:	441a      	add	r2, r3
 800430e:	9204      	str	r2, [sp, #16]
 8004310:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004312:	441e      	add	r6, r3
 8004314:	441a      	add	r2, r3
 8004316:	9209      	str	r2, [sp, #36]	@ 0x24
 8004318:	e78a      	b.n	8004230 <_dtoa_r+0x830>
 800431a:	4603      	mov	r3, r0
 800431c:	e7f4      	b.n	8004308 <_dtoa_r+0x908>
 800431e:	9b08      	ldr	r3, [sp, #32]
 8004320:	46b8      	mov	r8, r7
 8004322:	2b00      	cmp	r3, #0
 8004324:	dc20      	bgt.n	8004368 <_dtoa_r+0x968>
 8004326:	469b      	mov	fp, r3
 8004328:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800432a:	2b02      	cmp	r3, #2
 800432c:	dd1e      	ble.n	800436c <_dtoa_r+0x96c>
 800432e:	f1bb 0f00 	cmp.w	fp, #0
 8004332:	f47f adb1 	bne.w	8003e98 <_dtoa_r+0x498>
 8004336:	4621      	mov	r1, r4
 8004338:	465b      	mov	r3, fp
 800433a:	2205      	movs	r2, #5
 800433c:	4648      	mov	r0, r9
 800433e:	f000 fa93 	bl	8004868 <__multadd>
 8004342:	4601      	mov	r1, r0
 8004344:	4604      	mov	r4, r0
 8004346:	9803      	ldr	r0, [sp, #12]
 8004348:	f000 fc9e 	bl	8004c88 <__mcmp>
 800434c:	2800      	cmp	r0, #0
 800434e:	f77f ada3 	ble.w	8003e98 <_dtoa_r+0x498>
 8004352:	4656      	mov	r6, sl
 8004354:	2331      	movs	r3, #49	@ 0x31
 8004356:	f108 0801 	add.w	r8, r8, #1
 800435a:	f806 3b01 	strb.w	r3, [r6], #1
 800435e:	e59f      	b.n	8003ea0 <_dtoa_r+0x4a0>
 8004360:	46b8      	mov	r8, r7
 8004362:	9c08      	ldr	r4, [sp, #32]
 8004364:	4625      	mov	r5, r4
 8004366:	e7f4      	b.n	8004352 <_dtoa_r+0x952>
 8004368:	f8dd b020 	ldr.w	fp, [sp, #32]
 800436c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800436e:	2b00      	cmp	r3, #0
 8004370:	f000 8101 	beq.w	8004576 <_dtoa_r+0xb76>
 8004374:	2e00      	cmp	r6, #0
 8004376:	dd05      	ble.n	8004384 <_dtoa_r+0x984>
 8004378:	4629      	mov	r1, r5
 800437a:	4632      	mov	r2, r6
 800437c:	4648      	mov	r0, r9
 800437e:	f000 fc17 	bl	8004bb0 <__lshift>
 8004382:	4605      	mov	r5, r0
 8004384:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004386:	2b00      	cmp	r3, #0
 8004388:	d05c      	beq.n	8004444 <_dtoa_r+0xa44>
 800438a:	4648      	mov	r0, r9
 800438c:	6869      	ldr	r1, [r5, #4]
 800438e:	f000 fa09 	bl	80047a4 <_Balloc>
 8004392:	4606      	mov	r6, r0
 8004394:	b928      	cbnz	r0, 80043a2 <_dtoa_r+0x9a2>
 8004396:	4602      	mov	r2, r0
 8004398:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800439c:	4b80      	ldr	r3, [pc, #512]	@ (80045a0 <_dtoa_r+0xba0>)
 800439e:	f7ff bb43 	b.w	8003a28 <_dtoa_r+0x28>
 80043a2:	692a      	ldr	r2, [r5, #16]
 80043a4:	f105 010c 	add.w	r1, r5, #12
 80043a8:	3202      	adds	r2, #2
 80043aa:	0092      	lsls	r2, r2, #2
 80043ac:	300c      	adds	r0, #12
 80043ae:	f000 ff9d 	bl	80052ec <memcpy>
 80043b2:	2201      	movs	r2, #1
 80043b4:	4631      	mov	r1, r6
 80043b6:	4648      	mov	r0, r9
 80043b8:	f000 fbfa 	bl	8004bb0 <__lshift>
 80043bc:	462f      	mov	r7, r5
 80043be:	4605      	mov	r5, r0
 80043c0:	f10a 0301 	add.w	r3, sl, #1
 80043c4:	9304      	str	r3, [sp, #16]
 80043c6:	eb0a 030b 	add.w	r3, sl, fp
 80043ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80043cc:	9b06      	ldr	r3, [sp, #24]
 80043ce:	f003 0301 	and.w	r3, r3, #1
 80043d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80043d4:	9b04      	ldr	r3, [sp, #16]
 80043d6:	4621      	mov	r1, r4
 80043d8:	9803      	ldr	r0, [sp, #12]
 80043da:	f103 3bff 	add.w	fp, r3, #4294967295
 80043de:	f7ff fa86 	bl	80038ee <quorem>
 80043e2:	4603      	mov	r3, r0
 80043e4:	4639      	mov	r1, r7
 80043e6:	3330      	adds	r3, #48	@ 0x30
 80043e8:	9006      	str	r0, [sp, #24]
 80043ea:	9803      	ldr	r0, [sp, #12]
 80043ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80043ee:	f000 fc4b 	bl	8004c88 <__mcmp>
 80043f2:	462a      	mov	r2, r5
 80043f4:	9008      	str	r0, [sp, #32]
 80043f6:	4621      	mov	r1, r4
 80043f8:	4648      	mov	r0, r9
 80043fa:	f000 fc61 	bl	8004cc0 <__mdiff>
 80043fe:	68c2      	ldr	r2, [r0, #12]
 8004400:	4606      	mov	r6, r0
 8004402:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004404:	bb02      	cbnz	r2, 8004448 <_dtoa_r+0xa48>
 8004406:	4601      	mov	r1, r0
 8004408:	9803      	ldr	r0, [sp, #12]
 800440a:	f000 fc3d 	bl	8004c88 <__mcmp>
 800440e:	4602      	mov	r2, r0
 8004410:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004412:	4631      	mov	r1, r6
 8004414:	4648      	mov	r0, r9
 8004416:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800441a:	f000 fa03 	bl	8004824 <_Bfree>
 800441e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004420:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004422:	9e04      	ldr	r6, [sp, #16]
 8004424:	ea42 0103 	orr.w	r1, r2, r3
 8004428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800442a:	4319      	orrs	r1, r3
 800442c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800442e:	d10d      	bne.n	800444c <_dtoa_r+0xa4c>
 8004430:	2b39      	cmp	r3, #57	@ 0x39
 8004432:	d027      	beq.n	8004484 <_dtoa_r+0xa84>
 8004434:	9a08      	ldr	r2, [sp, #32]
 8004436:	2a00      	cmp	r2, #0
 8004438:	dd01      	ble.n	800443e <_dtoa_r+0xa3e>
 800443a:	9b06      	ldr	r3, [sp, #24]
 800443c:	3331      	adds	r3, #49	@ 0x31
 800443e:	f88b 3000 	strb.w	r3, [fp]
 8004442:	e52e      	b.n	8003ea2 <_dtoa_r+0x4a2>
 8004444:	4628      	mov	r0, r5
 8004446:	e7b9      	b.n	80043bc <_dtoa_r+0x9bc>
 8004448:	2201      	movs	r2, #1
 800444a:	e7e2      	b.n	8004412 <_dtoa_r+0xa12>
 800444c:	9908      	ldr	r1, [sp, #32]
 800444e:	2900      	cmp	r1, #0
 8004450:	db04      	blt.n	800445c <_dtoa_r+0xa5c>
 8004452:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8004454:	4301      	orrs	r1, r0
 8004456:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004458:	4301      	orrs	r1, r0
 800445a:	d120      	bne.n	800449e <_dtoa_r+0xa9e>
 800445c:	2a00      	cmp	r2, #0
 800445e:	ddee      	ble.n	800443e <_dtoa_r+0xa3e>
 8004460:	2201      	movs	r2, #1
 8004462:	9903      	ldr	r1, [sp, #12]
 8004464:	4648      	mov	r0, r9
 8004466:	9304      	str	r3, [sp, #16]
 8004468:	f000 fba2 	bl	8004bb0 <__lshift>
 800446c:	4621      	mov	r1, r4
 800446e:	9003      	str	r0, [sp, #12]
 8004470:	f000 fc0a 	bl	8004c88 <__mcmp>
 8004474:	2800      	cmp	r0, #0
 8004476:	9b04      	ldr	r3, [sp, #16]
 8004478:	dc02      	bgt.n	8004480 <_dtoa_r+0xa80>
 800447a:	d1e0      	bne.n	800443e <_dtoa_r+0xa3e>
 800447c:	07da      	lsls	r2, r3, #31
 800447e:	d5de      	bpl.n	800443e <_dtoa_r+0xa3e>
 8004480:	2b39      	cmp	r3, #57	@ 0x39
 8004482:	d1da      	bne.n	800443a <_dtoa_r+0xa3a>
 8004484:	2339      	movs	r3, #57	@ 0x39
 8004486:	f88b 3000 	strb.w	r3, [fp]
 800448a:	4633      	mov	r3, r6
 800448c:	461e      	mov	r6, r3
 800448e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004492:	3b01      	subs	r3, #1
 8004494:	2a39      	cmp	r2, #57	@ 0x39
 8004496:	d04e      	beq.n	8004536 <_dtoa_r+0xb36>
 8004498:	3201      	adds	r2, #1
 800449a:	701a      	strb	r2, [r3, #0]
 800449c:	e501      	b.n	8003ea2 <_dtoa_r+0x4a2>
 800449e:	2a00      	cmp	r2, #0
 80044a0:	dd03      	ble.n	80044aa <_dtoa_r+0xaaa>
 80044a2:	2b39      	cmp	r3, #57	@ 0x39
 80044a4:	d0ee      	beq.n	8004484 <_dtoa_r+0xa84>
 80044a6:	3301      	adds	r3, #1
 80044a8:	e7c9      	b.n	800443e <_dtoa_r+0xa3e>
 80044aa:	9a04      	ldr	r2, [sp, #16]
 80044ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80044ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80044b2:	428a      	cmp	r2, r1
 80044b4:	d028      	beq.n	8004508 <_dtoa_r+0xb08>
 80044b6:	2300      	movs	r3, #0
 80044b8:	220a      	movs	r2, #10
 80044ba:	9903      	ldr	r1, [sp, #12]
 80044bc:	4648      	mov	r0, r9
 80044be:	f000 f9d3 	bl	8004868 <__multadd>
 80044c2:	42af      	cmp	r7, r5
 80044c4:	9003      	str	r0, [sp, #12]
 80044c6:	f04f 0300 	mov.w	r3, #0
 80044ca:	f04f 020a 	mov.w	r2, #10
 80044ce:	4639      	mov	r1, r7
 80044d0:	4648      	mov	r0, r9
 80044d2:	d107      	bne.n	80044e4 <_dtoa_r+0xae4>
 80044d4:	f000 f9c8 	bl	8004868 <__multadd>
 80044d8:	4607      	mov	r7, r0
 80044da:	4605      	mov	r5, r0
 80044dc:	9b04      	ldr	r3, [sp, #16]
 80044de:	3301      	adds	r3, #1
 80044e0:	9304      	str	r3, [sp, #16]
 80044e2:	e777      	b.n	80043d4 <_dtoa_r+0x9d4>
 80044e4:	f000 f9c0 	bl	8004868 <__multadd>
 80044e8:	4629      	mov	r1, r5
 80044ea:	4607      	mov	r7, r0
 80044ec:	2300      	movs	r3, #0
 80044ee:	220a      	movs	r2, #10
 80044f0:	4648      	mov	r0, r9
 80044f2:	f000 f9b9 	bl	8004868 <__multadd>
 80044f6:	4605      	mov	r5, r0
 80044f8:	e7f0      	b.n	80044dc <_dtoa_r+0xadc>
 80044fa:	f1bb 0f00 	cmp.w	fp, #0
 80044fe:	bfcc      	ite	gt
 8004500:	465e      	movgt	r6, fp
 8004502:	2601      	movle	r6, #1
 8004504:	2700      	movs	r7, #0
 8004506:	4456      	add	r6, sl
 8004508:	2201      	movs	r2, #1
 800450a:	9903      	ldr	r1, [sp, #12]
 800450c:	4648      	mov	r0, r9
 800450e:	9304      	str	r3, [sp, #16]
 8004510:	f000 fb4e 	bl	8004bb0 <__lshift>
 8004514:	4621      	mov	r1, r4
 8004516:	9003      	str	r0, [sp, #12]
 8004518:	f000 fbb6 	bl	8004c88 <__mcmp>
 800451c:	2800      	cmp	r0, #0
 800451e:	dcb4      	bgt.n	800448a <_dtoa_r+0xa8a>
 8004520:	d102      	bne.n	8004528 <_dtoa_r+0xb28>
 8004522:	9b04      	ldr	r3, [sp, #16]
 8004524:	07db      	lsls	r3, r3, #31
 8004526:	d4b0      	bmi.n	800448a <_dtoa_r+0xa8a>
 8004528:	4633      	mov	r3, r6
 800452a:	461e      	mov	r6, r3
 800452c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004530:	2a30      	cmp	r2, #48	@ 0x30
 8004532:	d0fa      	beq.n	800452a <_dtoa_r+0xb2a>
 8004534:	e4b5      	b.n	8003ea2 <_dtoa_r+0x4a2>
 8004536:	459a      	cmp	sl, r3
 8004538:	d1a8      	bne.n	800448c <_dtoa_r+0xa8c>
 800453a:	2331      	movs	r3, #49	@ 0x31
 800453c:	f108 0801 	add.w	r8, r8, #1
 8004540:	f88a 3000 	strb.w	r3, [sl]
 8004544:	e4ad      	b.n	8003ea2 <_dtoa_r+0x4a2>
 8004546:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004548:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80045a4 <_dtoa_r+0xba4>
 800454c:	b11b      	cbz	r3, 8004556 <_dtoa_r+0xb56>
 800454e:	f10a 0308 	add.w	r3, sl, #8
 8004552:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004554:	6013      	str	r3, [r2, #0]
 8004556:	4650      	mov	r0, sl
 8004558:	b017      	add	sp, #92	@ 0x5c
 800455a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800455e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004560:	2b01      	cmp	r3, #1
 8004562:	f77f ae2e 	ble.w	80041c2 <_dtoa_r+0x7c2>
 8004566:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004568:	930a      	str	r3, [sp, #40]	@ 0x28
 800456a:	2001      	movs	r0, #1
 800456c:	e64d      	b.n	800420a <_dtoa_r+0x80a>
 800456e:	f1bb 0f00 	cmp.w	fp, #0
 8004572:	f77f aed9 	ble.w	8004328 <_dtoa_r+0x928>
 8004576:	4656      	mov	r6, sl
 8004578:	4621      	mov	r1, r4
 800457a:	9803      	ldr	r0, [sp, #12]
 800457c:	f7ff f9b7 	bl	80038ee <quorem>
 8004580:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8004584:	f806 3b01 	strb.w	r3, [r6], #1
 8004588:	eba6 020a 	sub.w	r2, r6, sl
 800458c:	4593      	cmp	fp, r2
 800458e:	ddb4      	ble.n	80044fa <_dtoa_r+0xafa>
 8004590:	2300      	movs	r3, #0
 8004592:	220a      	movs	r2, #10
 8004594:	4648      	mov	r0, r9
 8004596:	9903      	ldr	r1, [sp, #12]
 8004598:	f000 f966 	bl	8004868 <__multadd>
 800459c:	9003      	str	r0, [sp, #12]
 800459e:	e7eb      	b.n	8004578 <_dtoa_r+0xb78>
 80045a0:	08005afe 	.word	0x08005afe
 80045a4:	08005a82 	.word	0x08005a82

080045a8 <_free_r>:
 80045a8:	b538      	push	{r3, r4, r5, lr}
 80045aa:	4605      	mov	r5, r0
 80045ac:	2900      	cmp	r1, #0
 80045ae:	d040      	beq.n	8004632 <_free_r+0x8a>
 80045b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045b4:	1f0c      	subs	r4, r1, #4
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	bfb8      	it	lt
 80045ba:	18e4      	addlt	r4, r4, r3
 80045bc:	f000 f8e6 	bl	800478c <__malloc_lock>
 80045c0:	4a1c      	ldr	r2, [pc, #112]	@ (8004634 <_free_r+0x8c>)
 80045c2:	6813      	ldr	r3, [r2, #0]
 80045c4:	b933      	cbnz	r3, 80045d4 <_free_r+0x2c>
 80045c6:	6063      	str	r3, [r4, #4]
 80045c8:	6014      	str	r4, [r2, #0]
 80045ca:	4628      	mov	r0, r5
 80045cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045d0:	f000 b8e2 	b.w	8004798 <__malloc_unlock>
 80045d4:	42a3      	cmp	r3, r4
 80045d6:	d908      	bls.n	80045ea <_free_r+0x42>
 80045d8:	6820      	ldr	r0, [r4, #0]
 80045da:	1821      	adds	r1, r4, r0
 80045dc:	428b      	cmp	r3, r1
 80045de:	bf01      	itttt	eq
 80045e0:	6819      	ldreq	r1, [r3, #0]
 80045e2:	685b      	ldreq	r3, [r3, #4]
 80045e4:	1809      	addeq	r1, r1, r0
 80045e6:	6021      	streq	r1, [r4, #0]
 80045e8:	e7ed      	b.n	80045c6 <_free_r+0x1e>
 80045ea:	461a      	mov	r2, r3
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	b10b      	cbz	r3, 80045f4 <_free_r+0x4c>
 80045f0:	42a3      	cmp	r3, r4
 80045f2:	d9fa      	bls.n	80045ea <_free_r+0x42>
 80045f4:	6811      	ldr	r1, [r2, #0]
 80045f6:	1850      	adds	r0, r2, r1
 80045f8:	42a0      	cmp	r0, r4
 80045fa:	d10b      	bne.n	8004614 <_free_r+0x6c>
 80045fc:	6820      	ldr	r0, [r4, #0]
 80045fe:	4401      	add	r1, r0
 8004600:	1850      	adds	r0, r2, r1
 8004602:	4283      	cmp	r3, r0
 8004604:	6011      	str	r1, [r2, #0]
 8004606:	d1e0      	bne.n	80045ca <_free_r+0x22>
 8004608:	6818      	ldr	r0, [r3, #0]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	4408      	add	r0, r1
 800460e:	6010      	str	r0, [r2, #0]
 8004610:	6053      	str	r3, [r2, #4]
 8004612:	e7da      	b.n	80045ca <_free_r+0x22>
 8004614:	d902      	bls.n	800461c <_free_r+0x74>
 8004616:	230c      	movs	r3, #12
 8004618:	602b      	str	r3, [r5, #0]
 800461a:	e7d6      	b.n	80045ca <_free_r+0x22>
 800461c:	6820      	ldr	r0, [r4, #0]
 800461e:	1821      	adds	r1, r4, r0
 8004620:	428b      	cmp	r3, r1
 8004622:	bf01      	itttt	eq
 8004624:	6819      	ldreq	r1, [r3, #0]
 8004626:	685b      	ldreq	r3, [r3, #4]
 8004628:	1809      	addeq	r1, r1, r0
 800462a:	6021      	streq	r1, [r4, #0]
 800462c:	6063      	str	r3, [r4, #4]
 800462e:	6054      	str	r4, [r2, #4]
 8004630:	e7cb      	b.n	80045ca <_free_r+0x22>
 8004632:	bd38      	pop	{r3, r4, r5, pc}
 8004634:	200003ac 	.word	0x200003ac

08004638 <malloc>:
 8004638:	4b02      	ldr	r3, [pc, #8]	@ (8004644 <malloc+0xc>)
 800463a:	4601      	mov	r1, r0
 800463c:	6818      	ldr	r0, [r3, #0]
 800463e:	f000 b825 	b.w	800468c <_malloc_r>
 8004642:	bf00      	nop
 8004644:	20000018 	.word	0x20000018

08004648 <sbrk_aligned>:
 8004648:	b570      	push	{r4, r5, r6, lr}
 800464a:	4e0f      	ldr	r6, [pc, #60]	@ (8004688 <sbrk_aligned+0x40>)
 800464c:	460c      	mov	r4, r1
 800464e:	6831      	ldr	r1, [r6, #0]
 8004650:	4605      	mov	r5, r0
 8004652:	b911      	cbnz	r1, 800465a <sbrk_aligned+0x12>
 8004654:	f000 fe3a 	bl	80052cc <_sbrk_r>
 8004658:	6030      	str	r0, [r6, #0]
 800465a:	4621      	mov	r1, r4
 800465c:	4628      	mov	r0, r5
 800465e:	f000 fe35 	bl	80052cc <_sbrk_r>
 8004662:	1c43      	adds	r3, r0, #1
 8004664:	d103      	bne.n	800466e <sbrk_aligned+0x26>
 8004666:	f04f 34ff 	mov.w	r4, #4294967295
 800466a:	4620      	mov	r0, r4
 800466c:	bd70      	pop	{r4, r5, r6, pc}
 800466e:	1cc4      	adds	r4, r0, #3
 8004670:	f024 0403 	bic.w	r4, r4, #3
 8004674:	42a0      	cmp	r0, r4
 8004676:	d0f8      	beq.n	800466a <sbrk_aligned+0x22>
 8004678:	1a21      	subs	r1, r4, r0
 800467a:	4628      	mov	r0, r5
 800467c:	f000 fe26 	bl	80052cc <_sbrk_r>
 8004680:	3001      	adds	r0, #1
 8004682:	d1f2      	bne.n	800466a <sbrk_aligned+0x22>
 8004684:	e7ef      	b.n	8004666 <sbrk_aligned+0x1e>
 8004686:	bf00      	nop
 8004688:	200003a8 	.word	0x200003a8

0800468c <_malloc_r>:
 800468c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004690:	1ccd      	adds	r5, r1, #3
 8004692:	f025 0503 	bic.w	r5, r5, #3
 8004696:	3508      	adds	r5, #8
 8004698:	2d0c      	cmp	r5, #12
 800469a:	bf38      	it	cc
 800469c:	250c      	movcc	r5, #12
 800469e:	2d00      	cmp	r5, #0
 80046a0:	4606      	mov	r6, r0
 80046a2:	db01      	blt.n	80046a8 <_malloc_r+0x1c>
 80046a4:	42a9      	cmp	r1, r5
 80046a6:	d904      	bls.n	80046b2 <_malloc_r+0x26>
 80046a8:	230c      	movs	r3, #12
 80046aa:	6033      	str	r3, [r6, #0]
 80046ac:	2000      	movs	r0, #0
 80046ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004788 <_malloc_r+0xfc>
 80046b6:	f000 f869 	bl	800478c <__malloc_lock>
 80046ba:	f8d8 3000 	ldr.w	r3, [r8]
 80046be:	461c      	mov	r4, r3
 80046c0:	bb44      	cbnz	r4, 8004714 <_malloc_r+0x88>
 80046c2:	4629      	mov	r1, r5
 80046c4:	4630      	mov	r0, r6
 80046c6:	f7ff ffbf 	bl	8004648 <sbrk_aligned>
 80046ca:	1c43      	adds	r3, r0, #1
 80046cc:	4604      	mov	r4, r0
 80046ce:	d158      	bne.n	8004782 <_malloc_r+0xf6>
 80046d0:	f8d8 4000 	ldr.w	r4, [r8]
 80046d4:	4627      	mov	r7, r4
 80046d6:	2f00      	cmp	r7, #0
 80046d8:	d143      	bne.n	8004762 <_malloc_r+0xd6>
 80046da:	2c00      	cmp	r4, #0
 80046dc:	d04b      	beq.n	8004776 <_malloc_r+0xea>
 80046de:	6823      	ldr	r3, [r4, #0]
 80046e0:	4639      	mov	r1, r7
 80046e2:	4630      	mov	r0, r6
 80046e4:	eb04 0903 	add.w	r9, r4, r3
 80046e8:	f000 fdf0 	bl	80052cc <_sbrk_r>
 80046ec:	4581      	cmp	r9, r0
 80046ee:	d142      	bne.n	8004776 <_malloc_r+0xea>
 80046f0:	6821      	ldr	r1, [r4, #0]
 80046f2:	4630      	mov	r0, r6
 80046f4:	1a6d      	subs	r5, r5, r1
 80046f6:	4629      	mov	r1, r5
 80046f8:	f7ff ffa6 	bl	8004648 <sbrk_aligned>
 80046fc:	3001      	adds	r0, #1
 80046fe:	d03a      	beq.n	8004776 <_malloc_r+0xea>
 8004700:	6823      	ldr	r3, [r4, #0]
 8004702:	442b      	add	r3, r5
 8004704:	6023      	str	r3, [r4, #0]
 8004706:	f8d8 3000 	ldr.w	r3, [r8]
 800470a:	685a      	ldr	r2, [r3, #4]
 800470c:	bb62      	cbnz	r2, 8004768 <_malloc_r+0xdc>
 800470e:	f8c8 7000 	str.w	r7, [r8]
 8004712:	e00f      	b.n	8004734 <_malloc_r+0xa8>
 8004714:	6822      	ldr	r2, [r4, #0]
 8004716:	1b52      	subs	r2, r2, r5
 8004718:	d420      	bmi.n	800475c <_malloc_r+0xd0>
 800471a:	2a0b      	cmp	r2, #11
 800471c:	d917      	bls.n	800474e <_malloc_r+0xc2>
 800471e:	1961      	adds	r1, r4, r5
 8004720:	42a3      	cmp	r3, r4
 8004722:	6025      	str	r5, [r4, #0]
 8004724:	bf18      	it	ne
 8004726:	6059      	strne	r1, [r3, #4]
 8004728:	6863      	ldr	r3, [r4, #4]
 800472a:	bf08      	it	eq
 800472c:	f8c8 1000 	streq.w	r1, [r8]
 8004730:	5162      	str	r2, [r4, r5]
 8004732:	604b      	str	r3, [r1, #4]
 8004734:	4630      	mov	r0, r6
 8004736:	f000 f82f 	bl	8004798 <__malloc_unlock>
 800473a:	f104 000b 	add.w	r0, r4, #11
 800473e:	1d23      	adds	r3, r4, #4
 8004740:	f020 0007 	bic.w	r0, r0, #7
 8004744:	1ac2      	subs	r2, r0, r3
 8004746:	bf1c      	itt	ne
 8004748:	1a1b      	subne	r3, r3, r0
 800474a:	50a3      	strne	r3, [r4, r2]
 800474c:	e7af      	b.n	80046ae <_malloc_r+0x22>
 800474e:	6862      	ldr	r2, [r4, #4]
 8004750:	42a3      	cmp	r3, r4
 8004752:	bf0c      	ite	eq
 8004754:	f8c8 2000 	streq.w	r2, [r8]
 8004758:	605a      	strne	r2, [r3, #4]
 800475a:	e7eb      	b.n	8004734 <_malloc_r+0xa8>
 800475c:	4623      	mov	r3, r4
 800475e:	6864      	ldr	r4, [r4, #4]
 8004760:	e7ae      	b.n	80046c0 <_malloc_r+0x34>
 8004762:	463c      	mov	r4, r7
 8004764:	687f      	ldr	r7, [r7, #4]
 8004766:	e7b6      	b.n	80046d6 <_malloc_r+0x4a>
 8004768:	461a      	mov	r2, r3
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	42a3      	cmp	r3, r4
 800476e:	d1fb      	bne.n	8004768 <_malloc_r+0xdc>
 8004770:	2300      	movs	r3, #0
 8004772:	6053      	str	r3, [r2, #4]
 8004774:	e7de      	b.n	8004734 <_malloc_r+0xa8>
 8004776:	230c      	movs	r3, #12
 8004778:	4630      	mov	r0, r6
 800477a:	6033      	str	r3, [r6, #0]
 800477c:	f000 f80c 	bl	8004798 <__malloc_unlock>
 8004780:	e794      	b.n	80046ac <_malloc_r+0x20>
 8004782:	6005      	str	r5, [r0, #0]
 8004784:	e7d6      	b.n	8004734 <_malloc_r+0xa8>
 8004786:	bf00      	nop
 8004788:	200003ac 	.word	0x200003ac

0800478c <__malloc_lock>:
 800478c:	4801      	ldr	r0, [pc, #4]	@ (8004794 <__malloc_lock+0x8>)
 800478e:	f7ff b89e 	b.w	80038ce <__retarget_lock_acquire_recursive>
 8004792:	bf00      	nop
 8004794:	200003a4 	.word	0x200003a4

08004798 <__malloc_unlock>:
 8004798:	4801      	ldr	r0, [pc, #4]	@ (80047a0 <__malloc_unlock+0x8>)
 800479a:	f7ff b899 	b.w	80038d0 <__retarget_lock_release_recursive>
 800479e:	bf00      	nop
 80047a0:	200003a4 	.word	0x200003a4

080047a4 <_Balloc>:
 80047a4:	b570      	push	{r4, r5, r6, lr}
 80047a6:	69c6      	ldr	r6, [r0, #28]
 80047a8:	4604      	mov	r4, r0
 80047aa:	460d      	mov	r5, r1
 80047ac:	b976      	cbnz	r6, 80047cc <_Balloc+0x28>
 80047ae:	2010      	movs	r0, #16
 80047b0:	f7ff ff42 	bl	8004638 <malloc>
 80047b4:	4602      	mov	r2, r0
 80047b6:	61e0      	str	r0, [r4, #28]
 80047b8:	b920      	cbnz	r0, 80047c4 <_Balloc+0x20>
 80047ba:	216b      	movs	r1, #107	@ 0x6b
 80047bc:	4b17      	ldr	r3, [pc, #92]	@ (800481c <_Balloc+0x78>)
 80047be:	4818      	ldr	r0, [pc, #96]	@ (8004820 <_Balloc+0x7c>)
 80047c0:	f000 fda2 	bl	8005308 <__assert_func>
 80047c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80047c8:	6006      	str	r6, [r0, #0]
 80047ca:	60c6      	str	r6, [r0, #12]
 80047cc:	69e6      	ldr	r6, [r4, #28]
 80047ce:	68f3      	ldr	r3, [r6, #12]
 80047d0:	b183      	cbz	r3, 80047f4 <_Balloc+0x50>
 80047d2:	69e3      	ldr	r3, [r4, #28]
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80047da:	b9b8      	cbnz	r0, 800480c <_Balloc+0x68>
 80047dc:	2101      	movs	r1, #1
 80047de:	fa01 f605 	lsl.w	r6, r1, r5
 80047e2:	1d72      	adds	r2, r6, #5
 80047e4:	4620      	mov	r0, r4
 80047e6:	0092      	lsls	r2, r2, #2
 80047e8:	f000 fdac 	bl	8005344 <_calloc_r>
 80047ec:	b160      	cbz	r0, 8004808 <_Balloc+0x64>
 80047ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80047f2:	e00e      	b.n	8004812 <_Balloc+0x6e>
 80047f4:	2221      	movs	r2, #33	@ 0x21
 80047f6:	2104      	movs	r1, #4
 80047f8:	4620      	mov	r0, r4
 80047fa:	f000 fda3 	bl	8005344 <_calloc_r>
 80047fe:	69e3      	ldr	r3, [r4, #28]
 8004800:	60f0      	str	r0, [r6, #12]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d1e4      	bne.n	80047d2 <_Balloc+0x2e>
 8004808:	2000      	movs	r0, #0
 800480a:	bd70      	pop	{r4, r5, r6, pc}
 800480c:	6802      	ldr	r2, [r0, #0]
 800480e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004812:	2300      	movs	r3, #0
 8004814:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004818:	e7f7      	b.n	800480a <_Balloc+0x66>
 800481a:	bf00      	nop
 800481c:	08005a8f 	.word	0x08005a8f
 8004820:	08005b0f 	.word	0x08005b0f

08004824 <_Bfree>:
 8004824:	b570      	push	{r4, r5, r6, lr}
 8004826:	69c6      	ldr	r6, [r0, #28]
 8004828:	4605      	mov	r5, r0
 800482a:	460c      	mov	r4, r1
 800482c:	b976      	cbnz	r6, 800484c <_Bfree+0x28>
 800482e:	2010      	movs	r0, #16
 8004830:	f7ff ff02 	bl	8004638 <malloc>
 8004834:	4602      	mov	r2, r0
 8004836:	61e8      	str	r0, [r5, #28]
 8004838:	b920      	cbnz	r0, 8004844 <_Bfree+0x20>
 800483a:	218f      	movs	r1, #143	@ 0x8f
 800483c:	4b08      	ldr	r3, [pc, #32]	@ (8004860 <_Bfree+0x3c>)
 800483e:	4809      	ldr	r0, [pc, #36]	@ (8004864 <_Bfree+0x40>)
 8004840:	f000 fd62 	bl	8005308 <__assert_func>
 8004844:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004848:	6006      	str	r6, [r0, #0]
 800484a:	60c6      	str	r6, [r0, #12]
 800484c:	b13c      	cbz	r4, 800485e <_Bfree+0x3a>
 800484e:	69eb      	ldr	r3, [r5, #28]
 8004850:	6862      	ldr	r2, [r4, #4]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004858:	6021      	str	r1, [r4, #0]
 800485a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800485e:	bd70      	pop	{r4, r5, r6, pc}
 8004860:	08005a8f 	.word	0x08005a8f
 8004864:	08005b0f 	.word	0x08005b0f

08004868 <__multadd>:
 8004868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800486c:	4607      	mov	r7, r0
 800486e:	460c      	mov	r4, r1
 8004870:	461e      	mov	r6, r3
 8004872:	2000      	movs	r0, #0
 8004874:	690d      	ldr	r5, [r1, #16]
 8004876:	f101 0c14 	add.w	ip, r1, #20
 800487a:	f8dc 3000 	ldr.w	r3, [ip]
 800487e:	3001      	adds	r0, #1
 8004880:	b299      	uxth	r1, r3
 8004882:	fb02 6101 	mla	r1, r2, r1, r6
 8004886:	0c1e      	lsrs	r6, r3, #16
 8004888:	0c0b      	lsrs	r3, r1, #16
 800488a:	fb02 3306 	mla	r3, r2, r6, r3
 800488e:	b289      	uxth	r1, r1
 8004890:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004894:	4285      	cmp	r5, r0
 8004896:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800489a:	f84c 1b04 	str.w	r1, [ip], #4
 800489e:	dcec      	bgt.n	800487a <__multadd+0x12>
 80048a0:	b30e      	cbz	r6, 80048e6 <__multadd+0x7e>
 80048a2:	68a3      	ldr	r3, [r4, #8]
 80048a4:	42ab      	cmp	r3, r5
 80048a6:	dc19      	bgt.n	80048dc <__multadd+0x74>
 80048a8:	6861      	ldr	r1, [r4, #4]
 80048aa:	4638      	mov	r0, r7
 80048ac:	3101      	adds	r1, #1
 80048ae:	f7ff ff79 	bl	80047a4 <_Balloc>
 80048b2:	4680      	mov	r8, r0
 80048b4:	b928      	cbnz	r0, 80048c2 <__multadd+0x5a>
 80048b6:	4602      	mov	r2, r0
 80048b8:	21ba      	movs	r1, #186	@ 0xba
 80048ba:	4b0c      	ldr	r3, [pc, #48]	@ (80048ec <__multadd+0x84>)
 80048bc:	480c      	ldr	r0, [pc, #48]	@ (80048f0 <__multadd+0x88>)
 80048be:	f000 fd23 	bl	8005308 <__assert_func>
 80048c2:	6922      	ldr	r2, [r4, #16]
 80048c4:	f104 010c 	add.w	r1, r4, #12
 80048c8:	3202      	adds	r2, #2
 80048ca:	0092      	lsls	r2, r2, #2
 80048cc:	300c      	adds	r0, #12
 80048ce:	f000 fd0d 	bl	80052ec <memcpy>
 80048d2:	4621      	mov	r1, r4
 80048d4:	4638      	mov	r0, r7
 80048d6:	f7ff ffa5 	bl	8004824 <_Bfree>
 80048da:	4644      	mov	r4, r8
 80048dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80048e0:	3501      	adds	r5, #1
 80048e2:	615e      	str	r6, [r3, #20]
 80048e4:	6125      	str	r5, [r4, #16]
 80048e6:	4620      	mov	r0, r4
 80048e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048ec:	08005afe 	.word	0x08005afe
 80048f0:	08005b0f 	.word	0x08005b0f

080048f4 <__hi0bits>:
 80048f4:	4603      	mov	r3, r0
 80048f6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80048fa:	bf3a      	itte	cc
 80048fc:	0403      	lslcc	r3, r0, #16
 80048fe:	2010      	movcc	r0, #16
 8004900:	2000      	movcs	r0, #0
 8004902:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004906:	bf3c      	itt	cc
 8004908:	021b      	lslcc	r3, r3, #8
 800490a:	3008      	addcc	r0, #8
 800490c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004910:	bf3c      	itt	cc
 8004912:	011b      	lslcc	r3, r3, #4
 8004914:	3004      	addcc	r0, #4
 8004916:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800491a:	bf3c      	itt	cc
 800491c:	009b      	lslcc	r3, r3, #2
 800491e:	3002      	addcc	r0, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	db05      	blt.n	8004930 <__hi0bits+0x3c>
 8004924:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004928:	f100 0001 	add.w	r0, r0, #1
 800492c:	bf08      	it	eq
 800492e:	2020      	moveq	r0, #32
 8004930:	4770      	bx	lr

08004932 <__lo0bits>:
 8004932:	6803      	ldr	r3, [r0, #0]
 8004934:	4602      	mov	r2, r0
 8004936:	f013 0007 	ands.w	r0, r3, #7
 800493a:	d00b      	beq.n	8004954 <__lo0bits+0x22>
 800493c:	07d9      	lsls	r1, r3, #31
 800493e:	d421      	bmi.n	8004984 <__lo0bits+0x52>
 8004940:	0798      	lsls	r0, r3, #30
 8004942:	bf49      	itett	mi
 8004944:	085b      	lsrmi	r3, r3, #1
 8004946:	089b      	lsrpl	r3, r3, #2
 8004948:	2001      	movmi	r0, #1
 800494a:	6013      	strmi	r3, [r2, #0]
 800494c:	bf5c      	itt	pl
 800494e:	2002      	movpl	r0, #2
 8004950:	6013      	strpl	r3, [r2, #0]
 8004952:	4770      	bx	lr
 8004954:	b299      	uxth	r1, r3
 8004956:	b909      	cbnz	r1, 800495c <__lo0bits+0x2a>
 8004958:	2010      	movs	r0, #16
 800495a:	0c1b      	lsrs	r3, r3, #16
 800495c:	b2d9      	uxtb	r1, r3
 800495e:	b909      	cbnz	r1, 8004964 <__lo0bits+0x32>
 8004960:	3008      	adds	r0, #8
 8004962:	0a1b      	lsrs	r3, r3, #8
 8004964:	0719      	lsls	r1, r3, #28
 8004966:	bf04      	itt	eq
 8004968:	091b      	lsreq	r3, r3, #4
 800496a:	3004      	addeq	r0, #4
 800496c:	0799      	lsls	r1, r3, #30
 800496e:	bf04      	itt	eq
 8004970:	089b      	lsreq	r3, r3, #2
 8004972:	3002      	addeq	r0, #2
 8004974:	07d9      	lsls	r1, r3, #31
 8004976:	d403      	bmi.n	8004980 <__lo0bits+0x4e>
 8004978:	085b      	lsrs	r3, r3, #1
 800497a:	f100 0001 	add.w	r0, r0, #1
 800497e:	d003      	beq.n	8004988 <__lo0bits+0x56>
 8004980:	6013      	str	r3, [r2, #0]
 8004982:	4770      	bx	lr
 8004984:	2000      	movs	r0, #0
 8004986:	4770      	bx	lr
 8004988:	2020      	movs	r0, #32
 800498a:	4770      	bx	lr

0800498c <__i2b>:
 800498c:	b510      	push	{r4, lr}
 800498e:	460c      	mov	r4, r1
 8004990:	2101      	movs	r1, #1
 8004992:	f7ff ff07 	bl	80047a4 <_Balloc>
 8004996:	4602      	mov	r2, r0
 8004998:	b928      	cbnz	r0, 80049a6 <__i2b+0x1a>
 800499a:	f240 1145 	movw	r1, #325	@ 0x145
 800499e:	4b04      	ldr	r3, [pc, #16]	@ (80049b0 <__i2b+0x24>)
 80049a0:	4804      	ldr	r0, [pc, #16]	@ (80049b4 <__i2b+0x28>)
 80049a2:	f000 fcb1 	bl	8005308 <__assert_func>
 80049a6:	2301      	movs	r3, #1
 80049a8:	6144      	str	r4, [r0, #20]
 80049aa:	6103      	str	r3, [r0, #16]
 80049ac:	bd10      	pop	{r4, pc}
 80049ae:	bf00      	nop
 80049b0:	08005afe 	.word	0x08005afe
 80049b4:	08005b0f 	.word	0x08005b0f

080049b8 <__multiply>:
 80049b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049bc:	4617      	mov	r7, r2
 80049be:	690a      	ldr	r2, [r1, #16]
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	4689      	mov	r9, r1
 80049c4:	429a      	cmp	r2, r3
 80049c6:	bfa2      	ittt	ge
 80049c8:	463b      	movge	r3, r7
 80049ca:	460f      	movge	r7, r1
 80049cc:	4699      	movge	r9, r3
 80049ce:	693d      	ldr	r5, [r7, #16]
 80049d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	6879      	ldr	r1, [r7, #4]
 80049d8:	eb05 060a 	add.w	r6, r5, sl
 80049dc:	42b3      	cmp	r3, r6
 80049de:	b085      	sub	sp, #20
 80049e0:	bfb8      	it	lt
 80049e2:	3101      	addlt	r1, #1
 80049e4:	f7ff fede 	bl	80047a4 <_Balloc>
 80049e8:	b930      	cbnz	r0, 80049f8 <__multiply+0x40>
 80049ea:	4602      	mov	r2, r0
 80049ec:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80049f0:	4b40      	ldr	r3, [pc, #256]	@ (8004af4 <__multiply+0x13c>)
 80049f2:	4841      	ldr	r0, [pc, #260]	@ (8004af8 <__multiply+0x140>)
 80049f4:	f000 fc88 	bl	8005308 <__assert_func>
 80049f8:	f100 0414 	add.w	r4, r0, #20
 80049fc:	4623      	mov	r3, r4
 80049fe:	2200      	movs	r2, #0
 8004a00:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8004a04:	4573      	cmp	r3, lr
 8004a06:	d320      	bcc.n	8004a4a <__multiply+0x92>
 8004a08:	f107 0814 	add.w	r8, r7, #20
 8004a0c:	f109 0114 	add.w	r1, r9, #20
 8004a10:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004a14:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8004a18:	9302      	str	r3, [sp, #8]
 8004a1a:	1beb      	subs	r3, r5, r7
 8004a1c:	3b15      	subs	r3, #21
 8004a1e:	f023 0303 	bic.w	r3, r3, #3
 8004a22:	3304      	adds	r3, #4
 8004a24:	3715      	adds	r7, #21
 8004a26:	42bd      	cmp	r5, r7
 8004a28:	bf38      	it	cc
 8004a2a:	2304      	movcc	r3, #4
 8004a2c:	9301      	str	r3, [sp, #4]
 8004a2e:	9b02      	ldr	r3, [sp, #8]
 8004a30:	9103      	str	r1, [sp, #12]
 8004a32:	428b      	cmp	r3, r1
 8004a34:	d80c      	bhi.n	8004a50 <__multiply+0x98>
 8004a36:	2e00      	cmp	r6, #0
 8004a38:	dd03      	ble.n	8004a42 <__multiply+0x8a>
 8004a3a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d055      	beq.n	8004aee <__multiply+0x136>
 8004a42:	6106      	str	r6, [r0, #16]
 8004a44:	b005      	add	sp, #20
 8004a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a4a:	f843 2b04 	str.w	r2, [r3], #4
 8004a4e:	e7d9      	b.n	8004a04 <__multiply+0x4c>
 8004a50:	f8b1 a000 	ldrh.w	sl, [r1]
 8004a54:	f1ba 0f00 	cmp.w	sl, #0
 8004a58:	d01f      	beq.n	8004a9a <__multiply+0xe2>
 8004a5a:	46c4      	mov	ip, r8
 8004a5c:	46a1      	mov	r9, r4
 8004a5e:	2700      	movs	r7, #0
 8004a60:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004a64:	f8d9 3000 	ldr.w	r3, [r9]
 8004a68:	fa1f fb82 	uxth.w	fp, r2
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	fb0a 330b 	mla	r3, sl, fp, r3
 8004a72:	443b      	add	r3, r7
 8004a74:	f8d9 7000 	ldr.w	r7, [r9]
 8004a78:	0c12      	lsrs	r2, r2, #16
 8004a7a:	0c3f      	lsrs	r7, r7, #16
 8004a7c:	fb0a 7202 	mla	r2, sl, r2, r7
 8004a80:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a8a:	4565      	cmp	r5, ip
 8004a8c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8004a90:	f849 3b04 	str.w	r3, [r9], #4
 8004a94:	d8e4      	bhi.n	8004a60 <__multiply+0xa8>
 8004a96:	9b01      	ldr	r3, [sp, #4]
 8004a98:	50e7      	str	r7, [r4, r3]
 8004a9a:	9b03      	ldr	r3, [sp, #12]
 8004a9c:	3104      	adds	r1, #4
 8004a9e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004aa2:	f1b9 0f00 	cmp.w	r9, #0
 8004aa6:	d020      	beq.n	8004aea <__multiply+0x132>
 8004aa8:	4647      	mov	r7, r8
 8004aaa:	46a4      	mov	ip, r4
 8004aac:	f04f 0a00 	mov.w	sl, #0
 8004ab0:	6823      	ldr	r3, [r4, #0]
 8004ab2:	f8b7 b000 	ldrh.w	fp, [r7]
 8004ab6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	fb09 220b 	mla	r2, r9, fp, r2
 8004ac0:	4452      	add	r2, sl
 8004ac2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ac6:	f84c 3b04 	str.w	r3, [ip], #4
 8004aca:	f857 3b04 	ldr.w	r3, [r7], #4
 8004ace:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004ad2:	f8bc 3000 	ldrh.w	r3, [ip]
 8004ad6:	42bd      	cmp	r5, r7
 8004ad8:	fb09 330a 	mla	r3, r9, sl, r3
 8004adc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8004ae0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004ae4:	d8e5      	bhi.n	8004ab2 <__multiply+0xfa>
 8004ae6:	9a01      	ldr	r2, [sp, #4]
 8004ae8:	50a3      	str	r3, [r4, r2]
 8004aea:	3404      	adds	r4, #4
 8004aec:	e79f      	b.n	8004a2e <__multiply+0x76>
 8004aee:	3e01      	subs	r6, #1
 8004af0:	e7a1      	b.n	8004a36 <__multiply+0x7e>
 8004af2:	bf00      	nop
 8004af4:	08005afe 	.word	0x08005afe
 8004af8:	08005b0f 	.word	0x08005b0f

08004afc <__pow5mult>:
 8004afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b00:	4615      	mov	r5, r2
 8004b02:	f012 0203 	ands.w	r2, r2, #3
 8004b06:	4607      	mov	r7, r0
 8004b08:	460e      	mov	r6, r1
 8004b0a:	d007      	beq.n	8004b1c <__pow5mult+0x20>
 8004b0c:	4c25      	ldr	r4, [pc, #148]	@ (8004ba4 <__pow5mult+0xa8>)
 8004b0e:	3a01      	subs	r2, #1
 8004b10:	2300      	movs	r3, #0
 8004b12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004b16:	f7ff fea7 	bl	8004868 <__multadd>
 8004b1a:	4606      	mov	r6, r0
 8004b1c:	10ad      	asrs	r5, r5, #2
 8004b1e:	d03d      	beq.n	8004b9c <__pow5mult+0xa0>
 8004b20:	69fc      	ldr	r4, [r7, #28]
 8004b22:	b97c      	cbnz	r4, 8004b44 <__pow5mult+0x48>
 8004b24:	2010      	movs	r0, #16
 8004b26:	f7ff fd87 	bl	8004638 <malloc>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	61f8      	str	r0, [r7, #28]
 8004b2e:	b928      	cbnz	r0, 8004b3c <__pow5mult+0x40>
 8004b30:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004b34:	4b1c      	ldr	r3, [pc, #112]	@ (8004ba8 <__pow5mult+0xac>)
 8004b36:	481d      	ldr	r0, [pc, #116]	@ (8004bac <__pow5mult+0xb0>)
 8004b38:	f000 fbe6 	bl	8005308 <__assert_func>
 8004b3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004b40:	6004      	str	r4, [r0, #0]
 8004b42:	60c4      	str	r4, [r0, #12]
 8004b44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004b48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004b4c:	b94c      	cbnz	r4, 8004b62 <__pow5mult+0x66>
 8004b4e:	f240 2171 	movw	r1, #625	@ 0x271
 8004b52:	4638      	mov	r0, r7
 8004b54:	f7ff ff1a 	bl	800498c <__i2b>
 8004b58:	2300      	movs	r3, #0
 8004b5a:	4604      	mov	r4, r0
 8004b5c:	f8c8 0008 	str.w	r0, [r8, #8]
 8004b60:	6003      	str	r3, [r0, #0]
 8004b62:	f04f 0900 	mov.w	r9, #0
 8004b66:	07eb      	lsls	r3, r5, #31
 8004b68:	d50a      	bpl.n	8004b80 <__pow5mult+0x84>
 8004b6a:	4631      	mov	r1, r6
 8004b6c:	4622      	mov	r2, r4
 8004b6e:	4638      	mov	r0, r7
 8004b70:	f7ff ff22 	bl	80049b8 <__multiply>
 8004b74:	4680      	mov	r8, r0
 8004b76:	4631      	mov	r1, r6
 8004b78:	4638      	mov	r0, r7
 8004b7a:	f7ff fe53 	bl	8004824 <_Bfree>
 8004b7e:	4646      	mov	r6, r8
 8004b80:	106d      	asrs	r5, r5, #1
 8004b82:	d00b      	beq.n	8004b9c <__pow5mult+0xa0>
 8004b84:	6820      	ldr	r0, [r4, #0]
 8004b86:	b938      	cbnz	r0, 8004b98 <__pow5mult+0x9c>
 8004b88:	4622      	mov	r2, r4
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	4638      	mov	r0, r7
 8004b8e:	f7ff ff13 	bl	80049b8 <__multiply>
 8004b92:	6020      	str	r0, [r4, #0]
 8004b94:	f8c0 9000 	str.w	r9, [r0]
 8004b98:	4604      	mov	r4, r0
 8004b9a:	e7e4      	b.n	8004b66 <__pow5mult+0x6a>
 8004b9c:	4630      	mov	r0, r6
 8004b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ba2:	bf00      	nop
 8004ba4:	08005bc0 	.word	0x08005bc0
 8004ba8:	08005a8f 	.word	0x08005a8f
 8004bac:	08005b0f 	.word	0x08005b0f

08004bb0 <__lshift>:
 8004bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bb4:	460c      	mov	r4, r1
 8004bb6:	4607      	mov	r7, r0
 8004bb8:	4691      	mov	r9, r2
 8004bba:	6923      	ldr	r3, [r4, #16]
 8004bbc:	6849      	ldr	r1, [r1, #4]
 8004bbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004bc2:	68a3      	ldr	r3, [r4, #8]
 8004bc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004bc8:	f108 0601 	add.w	r6, r8, #1
 8004bcc:	42b3      	cmp	r3, r6
 8004bce:	db0b      	blt.n	8004be8 <__lshift+0x38>
 8004bd0:	4638      	mov	r0, r7
 8004bd2:	f7ff fde7 	bl	80047a4 <_Balloc>
 8004bd6:	4605      	mov	r5, r0
 8004bd8:	b948      	cbnz	r0, 8004bee <__lshift+0x3e>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004be0:	4b27      	ldr	r3, [pc, #156]	@ (8004c80 <__lshift+0xd0>)
 8004be2:	4828      	ldr	r0, [pc, #160]	@ (8004c84 <__lshift+0xd4>)
 8004be4:	f000 fb90 	bl	8005308 <__assert_func>
 8004be8:	3101      	adds	r1, #1
 8004bea:	005b      	lsls	r3, r3, #1
 8004bec:	e7ee      	b.n	8004bcc <__lshift+0x1c>
 8004bee:	2300      	movs	r3, #0
 8004bf0:	f100 0114 	add.w	r1, r0, #20
 8004bf4:	f100 0210 	add.w	r2, r0, #16
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	4553      	cmp	r3, sl
 8004bfc:	db33      	blt.n	8004c66 <__lshift+0xb6>
 8004bfe:	6920      	ldr	r0, [r4, #16]
 8004c00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004c04:	f104 0314 	add.w	r3, r4, #20
 8004c08:	f019 091f 	ands.w	r9, r9, #31
 8004c0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004c10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004c14:	d02b      	beq.n	8004c6e <__lshift+0xbe>
 8004c16:	468a      	mov	sl, r1
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f1c9 0e20 	rsb	lr, r9, #32
 8004c1e:	6818      	ldr	r0, [r3, #0]
 8004c20:	fa00 f009 	lsl.w	r0, r0, r9
 8004c24:	4310      	orrs	r0, r2
 8004c26:	f84a 0b04 	str.w	r0, [sl], #4
 8004c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c2e:	459c      	cmp	ip, r3
 8004c30:	fa22 f20e 	lsr.w	r2, r2, lr
 8004c34:	d8f3      	bhi.n	8004c1e <__lshift+0x6e>
 8004c36:	ebac 0304 	sub.w	r3, ip, r4
 8004c3a:	3b15      	subs	r3, #21
 8004c3c:	f023 0303 	bic.w	r3, r3, #3
 8004c40:	3304      	adds	r3, #4
 8004c42:	f104 0015 	add.w	r0, r4, #21
 8004c46:	4560      	cmp	r0, ip
 8004c48:	bf88      	it	hi
 8004c4a:	2304      	movhi	r3, #4
 8004c4c:	50ca      	str	r2, [r1, r3]
 8004c4e:	b10a      	cbz	r2, 8004c54 <__lshift+0xa4>
 8004c50:	f108 0602 	add.w	r6, r8, #2
 8004c54:	3e01      	subs	r6, #1
 8004c56:	4638      	mov	r0, r7
 8004c58:	4621      	mov	r1, r4
 8004c5a:	612e      	str	r6, [r5, #16]
 8004c5c:	f7ff fde2 	bl	8004824 <_Bfree>
 8004c60:	4628      	mov	r0, r5
 8004c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c66:	f842 0f04 	str.w	r0, [r2, #4]!
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	e7c5      	b.n	8004bfa <__lshift+0x4a>
 8004c6e:	3904      	subs	r1, #4
 8004c70:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c74:	459c      	cmp	ip, r3
 8004c76:	f841 2f04 	str.w	r2, [r1, #4]!
 8004c7a:	d8f9      	bhi.n	8004c70 <__lshift+0xc0>
 8004c7c:	e7ea      	b.n	8004c54 <__lshift+0xa4>
 8004c7e:	bf00      	nop
 8004c80:	08005afe 	.word	0x08005afe
 8004c84:	08005b0f 	.word	0x08005b0f

08004c88 <__mcmp>:
 8004c88:	4603      	mov	r3, r0
 8004c8a:	690a      	ldr	r2, [r1, #16]
 8004c8c:	6900      	ldr	r0, [r0, #16]
 8004c8e:	b530      	push	{r4, r5, lr}
 8004c90:	1a80      	subs	r0, r0, r2
 8004c92:	d10e      	bne.n	8004cb2 <__mcmp+0x2a>
 8004c94:	3314      	adds	r3, #20
 8004c96:	3114      	adds	r1, #20
 8004c98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004c9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004ca0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004ca4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004ca8:	4295      	cmp	r5, r2
 8004caa:	d003      	beq.n	8004cb4 <__mcmp+0x2c>
 8004cac:	d205      	bcs.n	8004cba <__mcmp+0x32>
 8004cae:	f04f 30ff 	mov.w	r0, #4294967295
 8004cb2:	bd30      	pop	{r4, r5, pc}
 8004cb4:	42a3      	cmp	r3, r4
 8004cb6:	d3f3      	bcc.n	8004ca0 <__mcmp+0x18>
 8004cb8:	e7fb      	b.n	8004cb2 <__mcmp+0x2a>
 8004cba:	2001      	movs	r0, #1
 8004cbc:	e7f9      	b.n	8004cb2 <__mcmp+0x2a>
	...

08004cc0 <__mdiff>:
 8004cc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cc4:	4689      	mov	r9, r1
 8004cc6:	4606      	mov	r6, r0
 8004cc8:	4611      	mov	r1, r2
 8004cca:	4648      	mov	r0, r9
 8004ccc:	4614      	mov	r4, r2
 8004cce:	f7ff ffdb 	bl	8004c88 <__mcmp>
 8004cd2:	1e05      	subs	r5, r0, #0
 8004cd4:	d112      	bne.n	8004cfc <__mdiff+0x3c>
 8004cd6:	4629      	mov	r1, r5
 8004cd8:	4630      	mov	r0, r6
 8004cda:	f7ff fd63 	bl	80047a4 <_Balloc>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	b928      	cbnz	r0, 8004cee <__mdiff+0x2e>
 8004ce2:	f240 2137 	movw	r1, #567	@ 0x237
 8004ce6:	4b3e      	ldr	r3, [pc, #248]	@ (8004de0 <__mdiff+0x120>)
 8004ce8:	483e      	ldr	r0, [pc, #248]	@ (8004de4 <__mdiff+0x124>)
 8004cea:	f000 fb0d 	bl	8005308 <__assert_func>
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004cf4:	4610      	mov	r0, r2
 8004cf6:	b003      	add	sp, #12
 8004cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cfc:	bfbc      	itt	lt
 8004cfe:	464b      	movlt	r3, r9
 8004d00:	46a1      	movlt	r9, r4
 8004d02:	4630      	mov	r0, r6
 8004d04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004d08:	bfba      	itte	lt
 8004d0a:	461c      	movlt	r4, r3
 8004d0c:	2501      	movlt	r5, #1
 8004d0e:	2500      	movge	r5, #0
 8004d10:	f7ff fd48 	bl	80047a4 <_Balloc>
 8004d14:	4602      	mov	r2, r0
 8004d16:	b918      	cbnz	r0, 8004d20 <__mdiff+0x60>
 8004d18:	f240 2145 	movw	r1, #581	@ 0x245
 8004d1c:	4b30      	ldr	r3, [pc, #192]	@ (8004de0 <__mdiff+0x120>)
 8004d1e:	e7e3      	b.n	8004ce8 <__mdiff+0x28>
 8004d20:	f100 0b14 	add.w	fp, r0, #20
 8004d24:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004d28:	f109 0310 	add.w	r3, r9, #16
 8004d2c:	60c5      	str	r5, [r0, #12]
 8004d2e:	f04f 0c00 	mov.w	ip, #0
 8004d32:	f109 0514 	add.w	r5, r9, #20
 8004d36:	46d9      	mov	r9, fp
 8004d38:	6926      	ldr	r6, [r4, #16]
 8004d3a:	f104 0e14 	add.w	lr, r4, #20
 8004d3e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004d42:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004d46:	9301      	str	r3, [sp, #4]
 8004d48:	9b01      	ldr	r3, [sp, #4]
 8004d4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004d4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004d52:	b281      	uxth	r1, r0
 8004d54:	9301      	str	r3, [sp, #4]
 8004d56:	fa1f f38a 	uxth.w	r3, sl
 8004d5a:	1a5b      	subs	r3, r3, r1
 8004d5c:	0c00      	lsrs	r0, r0, #16
 8004d5e:	4463      	add	r3, ip
 8004d60:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004d64:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004d6e:	4576      	cmp	r6, lr
 8004d70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004d74:	f849 3b04 	str.w	r3, [r9], #4
 8004d78:	d8e6      	bhi.n	8004d48 <__mdiff+0x88>
 8004d7a:	1b33      	subs	r3, r6, r4
 8004d7c:	3b15      	subs	r3, #21
 8004d7e:	f023 0303 	bic.w	r3, r3, #3
 8004d82:	3415      	adds	r4, #21
 8004d84:	3304      	adds	r3, #4
 8004d86:	42a6      	cmp	r6, r4
 8004d88:	bf38      	it	cc
 8004d8a:	2304      	movcc	r3, #4
 8004d8c:	441d      	add	r5, r3
 8004d8e:	445b      	add	r3, fp
 8004d90:	461e      	mov	r6, r3
 8004d92:	462c      	mov	r4, r5
 8004d94:	4544      	cmp	r4, r8
 8004d96:	d30e      	bcc.n	8004db6 <__mdiff+0xf6>
 8004d98:	f108 0103 	add.w	r1, r8, #3
 8004d9c:	1b49      	subs	r1, r1, r5
 8004d9e:	f021 0103 	bic.w	r1, r1, #3
 8004da2:	3d03      	subs	r5, #3
 8004da4:	45a8      	cmp	r8, r5
 8004da6:	bf38      	it	cc
 8004da8:	2100      	movcc	r1, #0
 8004daa:	440b      	add	r3, r1
 8004dac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004db0:	b199      	cbz	r1, 8004dda <__mdiff+0x11a>
 8004db2:	6117      	str	r7, [r2, #16]
 8004db4:	e79e      	b.n	8004cf4 <__mdiff+0x34>
 8004db6:	46e6      	mov	lr, ip
 8004db8:	f854 1b04 	ldr.w	r1, [r4], #4
 8004dbc:	fa1f fc81 	uxth.w	ip, r1
 8004dc0:	44f4      	add	ip, lr
 8004dc2:	0c08      	lsrs	r0, r1, #16
 8004dc4:	4471      	add	r1, lr
 8004dc6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004dca:	b289      	uxth	r1, r1
 8004dcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004dd0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004dd4:	f846 1b04 	str.w	r1, [r6], #4
 8004dd8:	e7dc      	b.n	8004d94 <__mdiff+0xd4>
 8004dda:	3f01      	subs	r7, #1
 8004ddc:	e7e6      	b.n	8004dac <__mdiff+0xec>
 8004dde:	bf00      	nop
 8004de0:	08005afe 	.word	0x08005afe
 8004de4:	08005b0f 	.word	0x08005b0f

08004de8 <__d2b>:
 8004de8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8004dec:	2101      	movs	r1, #1
 8004dee:	4690      	mov	r8, r2
 8004df0:	4699      	mov	r9, r3
 8004df2:	9e08      	ldr	r6, [sp, #32]
 8004df4:	f7ff fcd6 	bl	80047a4 <_Balloc>
 8004df8:	4604      	mov	r4, r0
 8004dfa:	b930      	cbnz	r0, 8004e0a <__d2b+0x22>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	f240 310f 	movw	r1, #783	@ 0x30f
 8004e02:	4b23      	ldr	r3, [pc, #140]	@ (8004e90 <__d2b+0xa8>)
 8004e04:	4823      	ldr	r0, [pc, #140]	@ (8004e94 <__d2b+0xac>)
 8004e06:	f000 fa7f 	bl	8005308 <__assert_func>
 8004e0a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004e0e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004e12:	b10d      	cbz	r5, 8004e18 <__d2b+0x30>
 8004e14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e18:	9301      	str	r3, [sp, #4]
 8004e1a:	f1b8 0300 	subs.w	r3, r8, #0
 8004e1e:	d024      	beq.n	8004e6a <__d2b+0x82>
 8004e20:	4668      	mov	r0, sp
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	f7ff fd85 	bl	8004932 <__lo0bits>
 8004e28:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004e2c:	b1d8      	cbz	r0, 8004e66 <__d2b+0x7e>
 8004e2e:	f1c0 0320 	rsb	r3, r0, #32
 8004e32:	fa02 f303 	lsl.w	r3, r2, r3
 8004e36:	430b      	orrs	r3, r1
 8004e38:	40c2      	lsrs	r2, r0
 8004e3a:	6163      	str	r3, [r4, #20]
 8004e3c:	9201      	str	r2, [sp, #4]
 8004e3e:	9b01      	ldr	r3, [sp, #4]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	bf0c      	ite	eq
 8004e44:	2201      	moveq	r2, #1
 8004e46:	2202      	movne	r2, #2
 8004e48:	61a3      	str	r3, [r4, #24]
 8004e4a:	6122      	str	r2, [r4, #16]
 8004e4c:	b1ad      	cbz	r5, 8004e7a <__d2b+0x92>
 8004e4e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004e52:	4405      	add	r5, r0
 8004e54:	6035      	str	r5, [r6, #0]
 8004e56:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e5c:	6018      	str	r0, [r3, #0]
 8004e5e:	4620      	mov	r0, r4
 8004e60:	b002      	add	sp, #8
 8004e62:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8004e66:	6161      	str	r1, [r4, #20]
 8004e68:	e7e9      	b.n	8004e3e <__d2b+0x56>
 8004e6a:	a801      	add	r0, sp, #4
 8004e6c:	f7ff fd61 	bl	8004932 <__lo0bits>
 8004e70:	9b01      	ldr	r3, [sp, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	6163      	str	r3, [r4, #20]
 8004e76:	3020      	adds	r0, #32
 8004e78:	e7e7      	b.n	8004e4a <__d2b+0x62>
 8004e7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004e7e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004e82:	6030      	str	r0, [r6, #0]
 8004e84:	6918      	ldr	r0, [r3, #16]
 8004e86:	f7ff fd35 	bl	80048f4 <__hi0bits>
 8004e8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004e8e:	e7e4      	b.n	8004e5a <__d2b+0x72>
 8004e90:	08005afe 	.word	0x08005afe
 8004e94:	08005b0f 	.word	0x08005b0f

08004e98 <__ssputs_r>:
 8004e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e9c:	461f      	mov	r7, r3
 8004e9e:	688e      	ldr	r6, [r1, #8]
 8004ea0:	4682      	mov	sl, r0
 8004ea2:	42be      	cmp	r6, r7
 8004ea4:	460c      	mov	r4, r1
 8004ea6:	4690      	mov	r8, r2
 8004ea8:	680b      	ldr	r3, [r1, #0]
 8004eaa:	d82d      	bhi.n	8004f08 <__ssputs_r+0x70>
 8004eac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004eb0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004eb4:	d026      	beq.n	8004f04 <__ssputs_r+0x6c>
 8004eb6:	6965      	ldr	r5, [r4, #20]
 8004eb8:	6909      	ldr	r1, [r1, #16]
 8004eba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ebe:	eba3 0901 	sub.w	r9, r3, r1
 8004ec2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ec6:	1c7b      	adds	r3, r7, #1
 8004ec8:	444b      	add	r3, r9
 8004eca:	106d      	asrs	r5, r5, #1
 8004ecc:	429d      	cmp	r5, r3
 8004ece:	bf38      	it	cc
 8004ed0:	461d      	movcc	r5, r3
 8004ed2:	0553      	lsls	r3, r2, #21
 8004ed4:	d527      	bpl.n	8004f26 <__ssputs_r+0x8e>
 8004ed6:	4629      	mov	r1, r5
 8004ed8:	f7ff fbd8 	bl	800468c <_malloc_r>
 8004edc:	4606      	mov	r6, r0
 8004ede:	b360      	cbz	r0, 8004f3a <__ssputs_r+0xa2>
 8004ee0:	464a      	mov	r2, r9
 8004ee2:	6921      	ldr	r1, [r4, #16]
 8004ee4:	f000 fa02 	bl	80052ec <memcpy>
 8004ee8:	89a3      	ldrh	r3, [r4, #12]
 8004eea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ef2:	81a3      	strh	r3, [r4, #12]
 8004ef4:	6126      	str	r6, [r4, #16]
 8004ef6:	444e      	add	r6, r9
 8004ef8:	6026      	str	r6, [r4, #0]
 8004efa:	463e      	mov	r6, r7
 8004efc:	6165      	str	r5, [r4, #20]
 8004efe:	eba5 0509 	sub.w	r5, r5, r9
 8004f02:	60a5      	str	r5, [r4, #8]
 8004f04:	42be      	cmp	r6, r7
 8004f06:	d900      	bls.n	8004f0a <__ssputs_r+0x72>
 8004f08:	463e      	mov	r6, r7
 8004f0a:	4632      	mov	r2, r6
 8004f0c:	4641      	mov	r1, r8
 8004f0e:	6820      	ldr	r0, [r4, #0]
 8004f10:	f000 f9c2 	bl	8005298 <memmove>
 8004f14:	2000      	movs	r0, #0
 8004f16:	68a3      	ldr	r3, [r4, #8]
 8004f18:	1b9b      	subs	r3, r3, r6
 8004f1a:	60a3      	str	r3, [r4, #8]
 8004f1c:	6823      	ldr	r3, [r4, #0]
 8004f1e:	4433      	add	r3, r6
 8004f20:	6023      	str	r3, [r4, #0]
 8004f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f26:	462a      	mov	r2, r5
 8004f28:	f000 fa32 	bl	8005390 <_realloc_r>
 8004f2c:	4606      	mov	r6, r0
 8004f2e:	2800      	cmp	r0, #0
 8004f30:	d1e0      	bne.n	8004ef4 <__ssputs_r+0x5c>
 8004f32:	4650      	mov	r0, sl
 8004f34:	6921      	ldr	r1, [r4, #16]
 8004f36:	f7ff fb37 	bl	80045a8 <_free_r>
 8004f3a:	230c      	movs	r3, #12
 8004f3c:	f8ca 3000 	str.w	r3, [sl]
 8004f40:	89a3      	ldrh	r3, [r4, #12]
 8004f42:	f04f 30ff 	mov.w	r0, #4294967295
 8004f46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f4a:	81a3      	strh	r3, [r4, #12]
 8004f4c:	e7e9      	b.n	8004f22 <__ssputs_r+0x8a>
	...

08004f50 <_svfiprintf_r>:
 8004f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f54:	4698      	mov	r8, r3
 8004f56:	898b      	ldrh	r3, [r1, #12]
 8004f58:	4607      	mov	r7, r0
 8004f5a:	061b      	lsls	r3, r3, #24
 8004f5c:	460d      	mov	r5, r1
 8004f5e:	4614      	mov	r4, r2
 8004f60:	b09d      	sub	sp, #116	@ 0x74
 8004f62:	d510      	bpl.n	8004f86 <_svfiprintf_r+0x36>
 8004f64:	690b      	ldr	r3, [r1, #16]
 8004f66:	b973      	cbnz	r3, 8004f86 <_svfiprintf_r+0x36>
 8004f68:	2140      	movs	r1, #64	@ 0x40
 8004f6a:	f7ff fb8f 	bl	800468c <_malloc_r>
 8004f6e:	6028      	str	r0, [r5, #0]
 8004f70:	6128      	str	r0, [r5, #16]
 8004f72:	b930      	cbnz	r0, 8004f82 <_svfiprintf_r+0x32>
 8004f74:	230c      	movs	r3, #12
 8004f76:	603b      	str	r3, [r7, #0]
 8004f78:	f04f 30ff 	mov.w	r0, #4294967295
 8004f7c:	b01d      	add	sp, #116	@ 0x74
 8004f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f82:	2340      	movs	r3, #64	@ 0x40
 8004f84:	616b      	str	r3, [r5, #20]
 8004f86:	2300      	movs	r3, #0
 8004f88:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f8a:	2320      	movs	r3, #32
 8004f8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004f90:	2330      	movs	r3, #48	@ 0x30
 8004f92:	f04f 0901 	mov.w	r9, #1
 8004f96:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f9a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005134 <_svfiprintf_r+0x1e4>
 8004f9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004fa2:	4623      	mov	r3, r4
 8004fa4:	469a      	mov	sl, r3
 8004fa6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004faa:	b10a      	cbz	r2, 8004fb0 <_svfiprintf_r+0x60>
 8004fac:	2a25      	cmp	r2, #37	@ 0x25
 8004fae:	d1f9      	bne.n	8004fa4 <_svfiprintf_r+0x54>
 8004fb0:	ebba 0b04 	subs.w	fp, sl, r4
 8004fb4:	d00b      	beq.n	8004fce <_svfiprintf_r+0x7e>
 8004fb6:	465b      	mov	r3, fp
 8004fb8:	4622      	mov	r2, r4
 8004fba:	4629      	mov	r1, r5
 8004fbc:	4638      	mov	r0, r7
 8004fbe:	f7ff ff6b 	bl	8004e98 <__ssputs_r>
 8004fc2:	3001      	adds	r0, #1
 8004fc4:	f000 80a7 	beq.w	8005116 <_svfiprintf_r+0x1c6>
 8004fc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004fca:	445a      	add	r2, fp
 8004fcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8004fce:	f89a 3000 	ldrb.w	r3, [sl]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	f000 809f 	beq.w	8005116 <_svfiprintf_r+0x1c6>
 8004fd8:	2300      	movs	r3, #0
 8004fda:	f04f 32ff 	mov.w	r2, #4294967295
 8004fde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fe2:	f10a 0a01 	add.w	sl, sl, #1
 8004fe6:	9304      	str	r3, [sp, #16]
 8004fe8:	9307      	str	r3, [sp, #28]
 8004fea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004fee:	931a      	str	r3, [sp, #104]	@ 0x68
 8004ff0:	4654      	mov	r4, sl
 8004ff2:	2205      	movs	r2, #5
 8004ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ff8:	484e      	ldr	r0, [pc, #312]	@ (8005134 <_svfiprintf_r+0x1e4>)
 8004ffa:	f7fe fc6a 	bl	80038d2 <memchr>
 8004ffe:	9a04      	ldr	r2, [sp, #16]
 8005000:	b9d8      	cbnz	r0, 800503a <_svfiprintf_r+0xea>
 8005002:	06d0      	lsls	r0, r2, #27
 8005004:	bf44      	itt	mi
 8005006:	2320      	movmi	r3, #32
 8005008:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800500c:	0711      	lsls	r1, r2, #28
 800500e:	bf44      	itt	mi
 8005010:	232b      	movmi	r3, #43	@ 0x2b
 8005012:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005016:	f89a 3000 	ldrb.w	r3, [sl]
 800501a:	2b2a      	cmp	r3, #42	@ 0x2a
 800501c:	d015      	beq.n	800504a <_svfiprintf_r+0xfa>
 800501e:	4654      	mov	r4, sl
 8005020:	2000      	movs	r0, #0
 8005022:	f04f 0c0a 	mov.w	ip, #10
 8005026:	9a07      	ldr	r2, [sp, #28]
 8005028:	4621      	mov	r1, r4
 800502a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800502e:	3b30      	subs	r3, #48	@ 0x30
 8005030:	2b09      	cmp	r3, #9
 8005032:	d94b      	bls.n	80050cc <_svfiprintf_r+0x17c>
 8005034:	b1b0      	cbz	r0, 8005064 <_svfiprintf_r+0x114>
 8005036:	9207      	str	r2, [sp, #28]
 8005038:	e014      	b.n	8005064 <_svfiprintf_r+0x114>
 800503a:	eba0 0308 	sub.w	r3, r0, r8
 800503e:	fa09 f303 	lsl.w	r3, r9, r3
 8005042:	4313      	orrs	r3, r2
 8005044:	46a2      	mov	sl, r4
 8005046:	9304      	str	r3, [sp, #16]
 8005048:	e7d2      	b.n	8004ff0 <_svfiprintf_r+0xa0>
 800504a:	9b03      	ldr	r3, [sp, #12]
 800504c:	1d19      	adds	r1, r3, #4
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	9103      	str	r1, [sp, #12]
 8005052:	2b00      	cmp	r3, #0
 8005054:	bfbb      	ittet	lt
 8005056:	425b      	neglt	r3, r3
 8005058:	f042 0202 	orrlt.w	r2, r2, #2
 800505c:	9307      	strge	r3, [sp, #28]
 800505e:	9307      	strlt	r3, [sp, #28]
 8005060:	bfb8      	it	lt
 8005062:	9204      	strlt	r2, [sp, #16]
 8005064:	7823      	ldrb	r3, [r4, #0]
 8005066:	2b2e      	cmp	r3, #46	@ 0x2e
 8005068:	d10a      	bne.n	8005080 <_svfiprintf_r+0x130>
 800506a:	7863      	ldrb	r3, [r4, #1]
 800506c:	2b2a      	cmp	r3, #42	@ 0x2a
 800506e:	d132      	bne.n	80050d6 <_svfiprintf_r+0x186>
 8005070:	9b03      	ldr	r3, [sp, #12]
 8005072:	3402      	adds	r4, #2
 8005074:	1d1a      	adds	r2, r3, #4
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	9203      	str	r2, [sp, #12]
 800507a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800507e:	9305      	str	r3, [sp, #20]
 8005080:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005138 <_svfiprintf_r+0x1e8>
 8005084:	2203      	movs	r2, #3
 8005086:	4650      	mov	r0, sl
 8005088:	7821      	ldrb	r1, [r4, #0]
 800508a:	f7fe fc22 	bl	80038d2 <memchr>
 800508e:	b138      	cbz	r0, 80050a0 <_svfiprintf_r+0x150>
 8005090:	2240      	movs	r2, #64	@ 0x40
 8005092:	9b04      	ldr	r3, [sp, #16]
 8005094:	eba0 000a 	sub.w	r0, r0, sl
 8005098:	4082      	lsls	r2, r0
 800509a:	4313      	orrs	r3, r2
 800509c:	3401      	adds	r4, #1
 800509e:	9304      	str	r3, [sp, #16]
 80050a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050a4:	2206      	movs	r2, #6
 80050a6:	4825      	ldr	r0, [pc, #148]	@ (800513c <_svfiprintf_r+0x1ec>)
 80050a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80050ac:	f7fe fc11 	bl	80038d2 <memchr>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	d036      	beq.n	8005122 <_svfiprintf_r+0x1d2>
 80050b4:	4b22      	ldr	r3, [pc, #136]	@ (8005140 <_svfiprintf_r+0x1f0>)
 80050b6:	bb1b      	cbnz	r3, 8005100 <_svfiprintf_r+0x1b0>
 80050b8:	9b03      	ldr	r3, [sp, #12]
 80050ba:	3307      	adds	r3, #7
 80050bc:	f023 0307 	bic.w	r3, r3, #7
 80050c0:	3308      	adds	r3, #8
 80050c2:	9303      	str	r3, [sp, #12]
 80050c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050c6:	4433      	add	r3, r6
 80050c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80050ca:	e76a      	b.n	8004fa2 <_svfiprintf_r+0x52>
 80050cc:	460c      	mov	r4, r1
 80050ce:	2001      	movs	r0, #1
 80050d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80050d4:	e7a8      	b.n	8005028 <_svfiprintf_r+0xd8>
 80050d6:	2300      	movs	r3, #0
 80050d8:	f04f 0c0a 	mov.w	ip, #10
 80050dc:	4619      	mov	r1, r3
 80050de:	3401      	adds	r4, #1
 80050e0:	9305      	str	r3, [sp, #20]
 80050e2:	4620      	mov	r0, r4
 80050e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050e8:	3a30      	subs	r2, #48	@ 0x30
 80050ea:	2a09      	cmp	r2, #9
 80050ec:	d903      	bls.n	80050f6 <_svfiprintf_r+0x1a6>
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d0c6      	beq.n	8005080 <_svfiprintf_r+0x130>
 80050f2:	9105      	str	r1, [sp, #20]
 80050f4:	e7c4      	b.n	8005080 <_svfiprintf_r+0x130>
 80050f6:	4604      	mov	r4, r0
 80050f8:	2301      	movs	r3, #1
 80050fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80050fe:	e7f0      	b.n	80050e2 <_svfiprintf_r+0x192>
 8005100:	ab03      	add	r3, sp, #12
 8005102:	9300      	str	r3, [sp, #0]
 8005104:	462a      	mov	r2, r5
 8005106:	4638      	mov	r0, r7
 8005108:	4b0e      	ldr	r3, [pc, #56]	@ (8005144 <_svfiprintf_r+0x1f4>)
 800510a:	a904      	add	r1, sp, #16
 800510c:	f7fd fe7e 	bl	8002e0c <_printf_float>
 8005110:	1c42      	adds	r2, r0, #1
 8005112:	4606      	mov	r6, r0
 8005114:	d1d6      	bne.n	80050c4 <_svfiprintf_r+0x174>
 8005116:	89ab      	ldrh	r3, [r5, #12]
 8005118:	065b      	lsls	r3, r3, #25
 800511a:	f53f af2d 	bmi.w	8004f78 <_svfiprintf_r+0x28>
 800511e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005120:	e72c      	b.n	8004f7c <_svfiprintf_r+0x2c>
 8005122:	ab03      	add	r3, sp, #12
 8005124:	9300      	str	r3, [sp, #0]
 8005126:	462a      	mov	r2, r5
 8005128:	4638      	mov	r0, r7
 800512a:	4b06      	ldr	r3, [pc, #24]	@ (8005144 <_svfiprintf_r+0x1f4>)
 800512c:	a904      	add	r1, sp, #16
 800512e:	f7fe f90b 	bl	8003348 <_printf_i>
 8005132:	e7ed      	b.n	8005110 <_svfiprintf_r+0x1c0>
 8005134:	08005b68 	.word	0x08005b68
 8005138:	08005b6e 	.word	0x08005b6e
 800513c:	08005b72 	.word	0x08005b72
 8005140:	08002e0d 	.word	0x08002e0d
 8005144:	08004e99 	.word	0x08004e99

08005148 <__sflush_r>:
 8005148:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800514c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800514e:	0716      	lsls	r6, r2, #28
 8005150:	4605      	mov	r5, r0
 8005152:	460c      	mov	r4, r1
 8005154:	d454      	bmi.n	8005200 <__sflush_r+0xb8>
 8005156:	684b      	ldr	r3, [r1, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	dc02      	bgt.n	8005162 <__sflush_r+0x1a>
 800515c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800515e:	2b00      	cmp	r3, #0
 8005160:	dd48      	ble.n	80051f4 <__sflush_r+0xac>
 8005162:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005164:	2e00      	cmp	r6, #0
 8005166:	d045      	beq.n	80051f4 <__sflush_r+0xac>
 8005168:	2300      	movs	r3, #0
 800516a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800516e:	682f      	ldr	r7, [r5, #0]
 8005170:	6a21      	ldr	r1, [r4, #32]
 8005172:	602b      	str	r3, [r5, #0]
 8005174:	d030      	beq.n	80051d8 <__sflush_r+0x90>
 8005176:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005178:	89a3      	ldrh	r3, [r4, #12]
 800517a:	0759      	lsls	r1, r3, #29
 800517c:	d505      	bpl.n	800518a <__sflush_r+0x42>
 800517e:	6863      	ldr	r3, [r4, #4]
 8005180:	1ad2      	subs	r2, r2, r3
 8005182:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005184:	b10b      	cbz	r3, 800518a <__sflush_r+0x42>
 8005186:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005188:	1ad2      	subs	r2, r2, r3
 800518a:	2300      	movs	r3, #0
 800518c:	4628      	mov	r0, r5
 800518e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005190:	6a21      	ldr	r1, [r4, #32]
 8005192:	47b0      	blx	r6
 8005194:	1c43      	adds	r3, r0, #1
 8005196:	89a3      	ldrh	r3, [r4, #12]
 8005198:	d106      	bne.n	80051a8 <__sflush_r+0x60>
 800519a:	6829      	ldr	r1, [r5, #0]
 800519c:	291d      	cmp	r1, #29
 800519e:	d82b      	bhi.n	80051f8 <__sflush_r+0xb0>
 80051a0:	4a28      	ldr	r2, [pc, #160]	@ (8005244 <__sflush_r+0xfc>)
 80051a2:	40ca      	lsrs	r2, r1
 80051a4:	07d6      	lsls	r6, r2, #31
 80051a6:	d527      	bpl.n	80051f8 <__sflush_r+0xb0>
 80051a8:	2200      	movs	r2, #0
 80051aa:	6062      	str	r2, [r4, #4]
 80051ac:	6922      	ldr	r2, [r4, #16]
 80051ae:	04d9      	lsls	r1, r3, #19
 80051b0:	6022      	str	r2, [r4, #0]
 80051b2:	d504      	bpl.n	80051be <__sflush_r+0x76>
 80051b4:	1c42      	adds	r2, r0, #1
 80051b6:	d101      	bne.n	80051bc <__sflush_r+0x74>
 80051b8:	682b      	ldr	r3, [r5, #0]
 80051ba:	b903      	cbnz	r3, 80051be <__sflush_r+0x76>
 80051bc:	6560      	str	r0, [r4, #84]	@ 0x54
 80051be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80051c0:	602f      	str	r7, [r5, #0]
 80051c2:	b1b9      	cbz	r1, 80051f4 <__sflush_r+0xac>
 80051c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80051c8:	4299      	cmp	r1, r3
 80051ca:	d002      	beq.n	80051d2 <__sflush_r+0x8a>
 80051cc:	4628      	mov	r0, r5
 80051ce:	f7ff f9eb 	bl	80045a8 <_free_r>
 80051d2:	2300      	movs	r3, #0
 80051d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80051d6:	e00d      	b.n	80051f4 <__sflush_r+0xac>
 80051d8:	2301      	movs	r3, #1
 80051da:	4628      	mov	r0, r5
 80051dc:	47b0      	blx	r6
 80051de:	4602      	mov	r2, r0
 80051e0:	1c50      	adds	r0, r2, #1
 80051e2:	d1c9      	bne.n	8005178 <__sflush_r+0x30>
 80051e4:	682b      	ldr	r3, [r5, #0]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d0c6      	beq.n	8005178 <__sflush_r+0x30>
 80051ea:	2b1d      	cmp	r3, #29
 80051ec:	d001      	beq.n	80051f2 <__sflush_r+0xaa>
 80051ee:	2b16      	cmp	r3, #22
 80051f0:	d11d      	bne.n	800522e <__sflush_r+0xe6>
 80051f2:	602f      	str	r7, [r5, #0]
 80051f4:	2000      	movs	r0, #0
 80051f6:	e021      	b.n	800523c <__sflush_r+0xf4>
 80051f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051fc:	b21b      	sxth	r3, r3
 80051fe:	e01a      	b.n	8005236 <__sflush_r+0xee>
 8005200:	690f      	ldr	r7, [r1, #16]
 8005202:	2f00      	cmp	r7, #0
 8005204:	d0f6      	beq.n	80051f4 <__sflush_r+0xac>
 8005206:	0793      	lsls	r3, r2, #30
 8005208:	bf18      	it	ne
 800520a:	2300      	movne	r3, #0
 800520c:	680e      	ldr	r6, [r1, #0]
 800520e:	bf08      	it	eq
 8005210:	694b      	ldreq	r3, [r1, #20]
 8005212:	1bf6      	subs	r6, r6, r7
 8005214:	600f      	str	r7, [r1, #0]
 8005216:	608b      	str	r3, [r1, #8]
 8005218:	2e00      	cmp	r6, #0
 800521a:	ddeb      	ble.n	80051f4 <__sflush_r+0xac>
 800521c:	4633      	mov	r3, r6
 800521e:	463a      	mov	r2, r7
 8005220:	4628      	mov	r0, r5
 8005222:	6a21      	ldr	r1, [r4, #32]
 8005224:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005228:	47e0      	blx	ip
 800522a:	2800      	cmp	r0, #0
 800522c:	dc07      	bgt.n	800523e <__sflush_r+0xf6>
 800522e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005232:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005236:	f04f 30ff 	mov.w	r0, #4294967295
 800523a:	81a3      	strh	r3, [r4, #12]
 800523c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800523e:	4407      	add	r7, r0
 8005240:	1a36      	subs	r6, r6, r0
 8005242:	e7e9      	b.n	8005218 <__sflush_r+0xd0>
 8005244:	20400001 	.word	0x20400001

08005248 <_fflush_r>:
 8005248:	b538      	push	{r3, r4, r5, lr}
 800524a:	690b      	ldr	r3, [r1, #16]
 800524c:	4605      	mov	r5, r0
 800524e:	460c      	mov	r4, r1
 8005250:	b913      	cbnz	r3, 8005258 <_fflush_r+0x10>
 8005252:	2500      	movs	r5, #0
 8005254:	4628      	mov	r0, r5
 8005256:	bd38      	pop	{r3, r4, r5, pc}
 8005258:	b118      	cbz	r0, 8005262 <_fflush_r+0x1a>
 800525a:	6a03      	ldr	r3, [r0, #32]
 800525c:	b90b      	cbnz	r3, 8005262 <_fflush_r+0x1a>
 800525e:	f7fe fa1d 	bl	800369c <__sinit>
 8005262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d0f3      	beq.n	8005252 <_fflush_r+0xa>
 800526a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800526c:	07d0      	lsls	r0, r2, #31
 800526e:	d404      	bmi.n	800527a <_fflush_r+0x32>
 8005270:	0599      	lsls	r1, r3, #22
 8005272:	d402      	bmi.n	800527a <_fflush_r+0x32>
 8005274:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005276:	f7fe fb2a 	bl	80038ce <__retarget_lock_acquire_recursive>
 800527a:	4628      	mov	r0, r5
 800527c:	4621      	mov	r1, r4
 800527e:	f7ff ff63 	bl	8005148 <__sflush_r>
 8005282:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005284:	4605      	mov	r5, r0
 8005286:	07da      	lsls	r2, r3, #31
 8005288:	d4e4      	bmi.n	8005254 <_fflush_r+0xc>
 800528a:	89a3      	ldrh	r3, [r4, #12]
 800528c:	059b      	lsls	r3, r3, #22
 800528e:	d4e1      	bmi.n	8005254 <_fflush_r+0xc>
 8005290:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005292:	f7fe fb1d 	bl	80038d0 <__retarget_lock_release_recursive>
 8005296:	e7dd      	b.n	8005254 <_fflush_r+0xc>

08005298 <memmove>:
 8005298:	4288      	cmp	r0, r1
 800529a:	b510      	push	{r4, lr}
 800529c:	eb01 0402 	add.w	r4, r1, r2
 80052a0:	d902      	bls.n	80052a8 <memmove+0x10>
 80052a2:	4284      	cmp	r4, r0
 80052a4:	4623      	mov	r3, r4
 80052a6:	d807      	bhi.n	80052b8 <memmove+0x20>
 80052a8:	1e43      	subs	r3, r0, #1
 80052aa:	42a1      	cmp	r1, r4
 80052ac:	d008      	beq.n	80052c0 <memmove+0x28>
 80052ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80052b6:	e7f8      	b.n	80052aa <memmove+0x12>
 80052b8:	4601      	mov	r1, r0
 80052ba:	4402      	add	r2, r0
 80052bc:	428a      	cmp	r2, r1
 80052be:	d100      	bne.n	80052c2 <memmove+0x2a>
 80052c0:	bd10      	pop	{r4, pc}
 80052c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80052ca:	e7f7      	b.n	80052bc <memmove+0x24>

080052cc <_sbrk_r>:
 80052cc:	b538      	push	{r3, r4, r5, lr}
 80052ce:	2300      	movs	r3, #0
 80052d0:	4d05      	ldr	r5, [pc, #20]	@ (80052e8 <_sbrk_r+0x1c>)
 80052d2:	4604      	mov	r4, r0
 80052d4:	4608      	mov	r0, r1
 80052d6:	602b      	str	r3, [r5, #0]
 80052d8:	f7fc f912 	bl	8001500 <_sbrk>
 80052dc:	1c43      	adds	r3, r0, #1
 80052de:	d102      	bne.n	80052e6 <_sbrk_r+0x1a>
 80052e0:	682b      	ldr	r3, [r5, #0]
 80052e2:	b103      	cbz	r3, 80052e6 <_sbrk_r+0x1a>
 80052e4:	6023      	str	r3, [r4, #0]
 80052e6:	bd38      	pop	{r3, r4, r5, pc}
 80052e8:	200003a0 	.word	0x200003a0

080052ec <memcpy>:
 80052ec:	440a      	add	r2, r1
 80052ee:	4291      	cmp	r1, r2
 80052f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80052f4:	d100      	bne.n	80052f8 <memcpy+0xc>
 80052f6:	4770      	bx	lr
 80052f8:	b510      	push	{r4, lr}
 80052fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052fe:	4291      	cmp	r1, r2
 8005300:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005304:	d1f9      	bne.n	80052fa <memcpy+0xe>
 8005306:	bd10      	pop	{r4, pc}

08005308 <__assert_func>:
 8005308:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800530a:	4614      	mov	r4, r2
 800530c:	461a      	mov	r2, r3
 800530e:	4b09      	ldr	r3, [pc, #36]	@ (8005334 <__assert_func+0x2c>)
 8005310:	4605      	mov	r5, r0
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68d8      	ldr	r0, [r3, #12]
 8005316:	b14c      	cbz	r4, 800532c <__assert_func+0x24>
 8005318:	4b07      	ldr	r3, [pc, #28]	@ (8005338 <__assert_func+0x30>)
 800531a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800531e:	9100      	str	r1, [sp, #0]
 8005320:	462b      	mov	r3, r5
 8005322:	4906      	ldr	r1, [pc, #24]	@ (800533c <__assert_func+0x34>)
 8005324:	f000 f870 	bl	8005408 <fiprintf>
 8005328:	f000 f880 	bl	800542c <abort>
 800532c:	4b04      	ldr	r3, [pc, #16]	@ (8005340 <__assert_func+0x38>)
 800532e:	461c      	mov	r4, r3
 8005330:	e7f3      	b.n	800531a <__assert_func+0x12>
 8005332:	bf00      	nop
 8005334:	20000018 	.word	0x20000018
 8005338:	08005b83 	.word	0x08005b83
 800533c:	08005b90 	.word	0x08005b90
 8005340:	08005bbe 	.word	0x08005bbe

08005344 <_calloc_r>:
 8005344:	b570      	push	{r4, r5, r6, lr}
 8005346:	fba1 5402 	umull	r5, r4, r1, r2
 800534a:	b934      	cbnz	r4, 800535a <_calloc_r+0x16>
 800534c:	4629      	mov	r1, r5
 800534e:	f7ff f99d 	bl	800468c <_malloc_r>
 8005352:	4606      	mov	r6, r0
 8005354:	b928      	cbnz	r0, 8005362 <_calloc_r+0x1e>
 8005356:	4630      	mov	r0, r6
 8005358:	bd70      	pop	{r4, r5, r6, pc}
 800535a:	220c      	movs	r2, #12
 800535c:	2600      	movs	r6, #0
 800535e:	6002      	str	r2, [r0, #0]
 8005360:	e7f9      	b.n	8005356 <_calloc_r+0x12>
 8005362:	462a      	mov	r2, r5
 8005364:	4621      	mov	r1, r4
 8005366:	f7fe fa34 	bl	80037d2 <memset>
 800536a:	e7f4      	b.n	8005356 <_calloc_r+0x12>

0800536c <__ascii_mbtowc>:
 800536c:	b082      	sub	sp, #8
 800536e:	b901      	cbnz	r1, 8005372 <__ascii_mbtowc+0x6>
 8005370:	a901      	add	r1, sp, #4
 8005372:	b142      	cbz	r2, 8005386 <__ascii_mbtowc+0x1a>
 8005374:	b14b      	cbz	r3, 800538a <__ascii_mbtowc+0x1e>
 8005376:	7813      	ldrb	r3, [r2, #0]
 8005378:	600b      	str	r3, [r1, #0]
 800537a:	7812      	ldrb	r2, [r2, #0]
 800537c:	1e10      	subs	r0, r2, #0
 800537e:	bf18      	it	ne
 8005380:	2001      	movne	r0, #1
 8005382:	b002      	add	sp, #8
 8005384:	4770      	bx	lr
 8005386:	4610      	mov	r0, r2
 8005388:	e7fb      	b.n	8005382 <__ascii_mbtowc+0x16>
 800538a:	f06f 0001 	mvn.w	r0, #1
 800538e:	e7f8      	b.n	8005382 <__ascii_mbtowc+0x16>

08005390 <_realloc_r>:
 8005390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005394:	4607      	mov	r7, r0
 8005396:	4614      	mov	r4, r2
 8005398:	460d      	mov	r5, r1
 800539a:	b921      	cbnz	r1, 80053a6 <_realloc_r+0x16>
 800539c:	4611      	mov	r1, r2
 800539e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053a2:	f7ff b973 	b.w	800468c <_malloc_r>
 80053a6:	b92a      	cbnz	r2, 80053b4 <_realloc_r+0x24>
 80053a8:	f7ff f8fe 	bl	80045a8 <_free_r>
 80053ac:	4625      	mov	r5, r4
 80053ae:	4628      	mov	r0, r5
 80053b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053b4:	f000 f841 	bl	800543a <_malloc_usable_size_r>
 80053b8:	4284      	cmp	r4, r0
 80053ba:	4606      	mov	r6, r0
 80053bc:	d802      	bhi.n	80053c4 <_realloc_r+0x34>
 80053be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80053c2:	d8f4      	bhi.n	80053ae <_realloc_r+0x1e>
 80053c4:	4621      	mov	r1, r4
 80053c6:	4638      	mov	r0, r7
 80053c8:	f7ff f960 	bl	800468c <_malloc_r>
 80053cc:	4680      	mov	r8, r0
 80053ce:	b908      	cbnz	r0, 80053d4 <_realloc_r+0x44>
 80053d0:	4645      	mov	r5, r8
 80053d2:	e7ec      	b.n	80053ae <_realloc_r+0x1e>
 80053d4:	42b4      	cmp	r4, r6
 80053d6:	4622      	mov	r2, r4
 80053d8:	4629      	mov	r1, r5
 80053da:	bf28      	it	cs
 80053dc:	4632      	movcs	r2, r6
 80053de:	f7ff ff85 	bl	80052ec <memcpy>
 80053e2:	4629      	mov	r1, r5
 80053e4:	4638      	mov	r0, r7
 80053e6:	f7ff f8df 	bl	80045a8 <_free_r>
 80053ea:	e7f1      	b.n	80053d0 <_realloc_r+0x40>

080053ec <__ascii_wctomb>:
 80053ec:	4603      	mov	r3, r0
 80053ee:	4608      	mov	r0, r1
 80053f0:	b141      	cbz	r1, 8005404 <__ascii_wctomb+0x18>
 80053f2:	2aff      	cmp	r2, #255	@ 0xff
 80053f4:	d904      	bls.n	8005400 <__ascii_wctomb+0x14>
 80053f6:	228a      	movs	r2, #138	@ 0x8a
 80053f8:	f04f 30ff 	mov.w	r0, #4294967295
 80053fc:	601a      	str	r2, [r3, #0]
 80053fe:	4770      	bx	lr
 8005400:	2001      	movs	r0, #1
 8005402:	700a      	strb	r2, [r1, #0]
 8005404:	4770      	bx	lr
	...

08005408 <fiprintf>:
 8005408:	b40e      	push	{r1, r2, r3}
 800540a:	b503      	push	{r0, r1, lr}
 800540c:	4601      	mov	r1, r0
 800540e:	ab03      	add	r3, sp, #12
 8005410:	4805      	ldr	r0, [pc, #20]	@ (8005428 <fiprintf+0x20>)
 8005412:	f853 2b04 	ldr.w	r2, [r3], #4
 8005416:	6800      	ldr	r0, [r0, #0]
 8005418:	9301      	str	r3, [sp, #4]
 800541a:	f000 f83d 	bl	8005498 <_vfiprintf_r>
 800541e:	b002      	add	sp, #8
 8005420:	f85d eb04 	ldr.w	lr, [sp], #4
 8005424:	b003      	add	sp, #12
 8005426:	4770      	bx	lr
 8005428:	20000018 	.word	0x20000018

0800542c <abort>:
 800542c:	2006      	movs	r0, #6
 800542e:	b508      	push	{r3, lr}
 8005430:	f000 fa06 	bl	8005840 <raise>
 8005434:	2001      	movs	r0, #1
 8005436:	f7fb ffee 	bl	8001416 <_exit>

0800543a <_malloc_usable_size_r>:
 800543a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800543e:	1f18      	subs	r0, r3, #4
 8005440:	2b00      	cmp	r3, #0
 8005442:	bfbc      	itt	lt
 8005444:	580b      	ldrlt	r3, [r1, r0]
 8005446:	18c0      	addlt	r0, r0, r3
 8005448:	4770      	bx	lr

0800544a <__sfputc_r>:
 800544a:	6893      	ldr	r3, [r2, #8]
 800544c:	b410      	push	{r4}
 800544e:	3b01      	subs	r3, #1
 8005450:	2b00      	cmp	r3, #0
 8005452:	6093      	str	r3, [r2, #8]
 8005454:	da07      	bge.n	8005466 <__sfputc_r+0x1c>
 8005456:	6994      	ldr	r4, [r2, #24]
 8005458:	42a3      	cmp	r3, r4
 800545a:	db01      	blt.n	8005460 <__sfputc_r+0x16>
 800545c:	290a      	cmp	r1, #10
 800545e:	d102      	bne.n	8005466 <__sfputc_r+0x1c>
 8005460:	bc10      	pop	{r4}
 8005462:	f000 b931 	b.w	80056c8 <__swbuf_r>
 8005466:	6813      	ldr	r3, [r2, #0]
 8005468:	1c58      	adds	r0, r3, #1
 800546a:	6010      	str	r0, [r2, #0]
 800546c:	7019      	strb	r1, [r3, #0]
 800546e:	4608      	mov	r0, r1
 8005470:	bc10      	pop	{r4}
 8005472:	4770      	bx	lr

08005474 <__sfputs_r>:
 8005474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005476:	4606      	mov	r6, r0
 8005478:	460f      	mov	r7, r1
 800547a:	4614      	mov	r4, r2
 800547c:	18d5      	adds	r5, r2, r3
 800547e:	42ac      	cmp	r4, r5
 8005480:	d101      	bne.n	8005486 <__sfputs_r+0x12>
 8005482:	2000      	movs	r0, #0
 8005484:	e007      	b.n	8005496 <__sfputs_r+0x22>
 8005486:	463a      	mov	r2, r7
 8005488:	4630      	mov	r0, r6
 800548a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800548e:	f7ff ffdc 	bl	800544a <__sfputc_r>
 8005492:	1c43      	adds	r3, r0, #1
 8005494:	d1f3      	bne.n	800547e <__sfputs_r+0xa>
 8005496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005498 <_vfiprintf_r>:
 8005498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800549c:	460d      	mov	r5, r1
 800549e:	4614      	mov	r4, r2
 80054a0:	4698      	mov	r8, r3
 80054a2:	4606      	mov	r6, r0
 80054a4:	b09d      	sub	sp, #116	@ 0x74
 80054a6:	b118      	cbz	r0, 80054b0 <_vfiprintf_r+0x18>
 80054a8:	6a03      	ldr	r3, [r0, #32]
 80054aa:	b90b      	cbnz	r3, 80054b0 <_vfiprintf_r+0x18>
 80054ac:	f7fe f8f6 	bl	800369c <__sinit>
 80054b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80054b2:	07d9      	lsls	r1, r3, #31
 80054b4:	d405      	bmi.n	80054c2 <_vfiprintf_r+0x2a>
 80054b6:	89ab      	ldrh	r3, [r5, #12]
 80054b8:	059a      	lsls	r2, r3, #22
 80054ba:	d402      	bmi.n	80054c2 <_vfiprintf_r+0x2a>
 80054bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80054be:	f7fe fa06 	bl	80038ce <__retarget_lock_acquire_recursive>
 80054c2:	89ab      	ldrh	r3, [r5, #12]
 80054c4:	071b      	lsls	r3, r3, #28
 80054c6:	d501      	bpl.n	80054cc <_vfiprintf_r+0x34>
 80054c8:	692b      	ldr	r3, [r5, #16]
 80054ca:	b99b      	cbnz	r3, 80054f4 <_vfiprintf_r+0x5c>
 80054cc:	4629      	mov	r1, r5
 80054ce:	4630      	mov	r0, r6
 80054d0:	f000 f938 	bl	8005744 <__swsetup_r>
 80054d4:	b170      	cbz	r0, 80054f4 <_vfiprintf_r+0x5c>
 80054d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80054d8:	07dc      	lsls	r4, r3, #31
 80054da:	d504      	bpl.n	80054e6 <_vfiprintf_r+0x4e>
 80054dc:	f04f 30ff 	mov.w	r0, #4294967295
 80054e0:	b01d      	add	sp, #116	@ 0x74
 80054e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054e6:	89ab      	ldrh	r3, [r5, #12]
 80054e8:	0598      	lsls	r0, r3, #22
 80054ea:	d4f7      	bmi.n	80054dc <_vfiprintf_r+0x44>
 80054ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80054ee:	f7fe f9ef 	bl	80038d0 <__retarget_lock_release_recursive>
 80054f2:	e7f3      	b.n	80054dc <_vfiprintf_r+0x44>
 80054f4:	2300      	movs	r3, #0
 80054f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80054f8:	2320      	movs	r3, #32
 80054fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80054fe:	2330      	movs	r3, #48	@ 0x30
 8005500:	f04f 0901 	mov.w	r9, #1
 8005504:	f8cd 800c 	str.w	r8, [sp, #12]
 8005508:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80056b4 <_vfiprintf_r+0x21c>
 800550c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005510:	4623      	mov	r3, r4
 8005512:	469a      	mov	sl, r3
 8005514:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005518:	b10a      	cbz	r2, 800551e <_vfiprintf_r+0x86>
 800551a:	2a25      	cmp	r2, #37	@ 0x25
 800551c:	d1f9      	bne.n	8005512 <_vfiprintf_r+0x7a>
 800551e:	ebba 0b04 	subs.w	fp, sl, r4
 8005522:	d00b      	beq.n	800553c <_vfiprintf_r+0xa4>
 8005524:	465b      	mov	r3, fp
 8005526:	4622      	mov	r2, r4
 8005528:	4629      	mov	r1, r5
 800552a:	4630      	mov	r0, r6
 800552c:	f7ff ffa2 	bl	8005474 <__sfputs_r>
 8005530:	3001      	adds	r0, #1
 8005532:	f000 80a7 	beq.w	8005684 <_vfiprintf_r+0x1ec>
 8005536:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005538:	445a      	add	r2, fp
 800553a:	9209      	str	r2, [sp, #36]	@ 0x24
 800553c:	f89a 3000 	ldrb.w	r3, [sl]
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 809f 	beq.w	8005684 <_vfiprintf_r+0x1ec>
 8005546:	2300      	movs	r3, #0
 8005548:	f04f 32ff 	mov.w	r2, #4294967295
 800554c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005550:	f10a 0a01 	add.w	sl, sl, #1
 8005554:	9304      	str	r3, [sp, #16]
 8005556:	9307      	str	r3, [sp, #28]
 8005558:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800555c:	931a      	str	r3, [sp, #104]	@ 0x68
 800555e:	4654      	mov	r4, sl
 8005560:	2205      	movs	r2, #5
 8005562:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005566:	4853      	ldr	r0, [pc, #332]	@ (80056b4 <_vfiprintf_r+0x21c>)
 8005568:	f7fe f9b3 	bl	80038d2 <memchr>
 800556c:	9a04      	ldr	r2, [sp, #16]
 800556e:	b9d8      	cbnz	r0, 80055a8 <_vfiprintf_r+0x110>
 8005570:	06d1      	lsls	r1, r2, #27
 8005572:	bf44      	itt	mi
 8005574:	2320      	movmi	r3, #32
 8005576:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800557a:	0713      	lsls	r3, r2, #28
 800557c:	bf44      	itt	mi
 800557e:	232b      	movmi	r3, #43	@ 0x2b
 8005580:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005584:	f89a 3000 	ldrb.w	r3, [sl]
 8005588:	2b2a      	cmp	r3, #42	@ 0x2a
 800558a:	d015      	beq.n	80055b8 <_vfiprintf_r+0x120>
 800558c:	4654      	mov	r4, sl
 800558e:	2000      	movs	r0, #0
 8005590:	f04f 0c0a 	mov.w	ip, #10
 8005594:	9a07      	ldr	r2, [sp, #28]
 8005596:	4621      	mov	r1, r4
 8005598:	f811 3b01 	ldrb.w	r3, [r1], #1
 800559c:	3b30      	subs	r3, #48	@ 0x30
 800559e:	2b09      	cmp	r3, #9
 80055a0:	d94b      	bls.n	800563a <_vfiprintf_r+0x1a2>
 80055a2:	b1b0      	cbz	r0, 80055d2 <_vfiprintf_r+0x13a>
 80055a4:	9207      	str	r2, [sp, #28]
 80055a6:	e014      	b.n	80055d2 <_vfiprintf_r+0x13a>
 80055a8:	eba0 0308 	sub.w	r3, r0, r8
 80055ac:	fa09 f303 	lsl.w	r3, r9, r3
 80055b0:	4313      	orrs	r3, r2
 80055b2:	46a2      	mov	sl, r4
 80055b4:	9304      	str	r3, [sp, #16]
 80055b6:	e7d2      	b.n	800555e <_vfiprintf_r+0xc6>
 80055b8:	9b03      	ldr	r3, [sp, #12]
 80055ba:	1d19      	adds	r1, r3, #4
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	9103      	str	r1, [sp, #12]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	bfbb      	ittet	lt
 80055c4:	425b      	neglt	r3, r3
 80055c6:	f042 0202 	orrlt.w	r2, r2, #2
 80055ca:	9307      	strge	r3, [sp, #28]
 80055cc:	9307      	strlt	r3, [sp, #28]
 80055ce:	bfb8      	it	lt
 80055d0:	9204      	strlt	r2, [sp, #16]
 80055d2:	7823      	ldrb	r3, [r4, #0]
 80055d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80055d6:	d10a      	bne.n	80055ee <_vfiprintf_r+0x156>
 80055d8:	7863      	ldrb	r3, [r4, #1]
 80055da:	2b2a      	cmp	r3, #42	@ 0x2a
 80055dc:	d132      	bne.n	8005644 <_vfiprintf_r+0x1ac>
 80055de:	9b03      	ldr	r3, [sp, #12]
 80055e0:	3402      	adds	r4, #2
 80055e2:	1d1a      	adds	r2, r3, #4
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	9203      	str	r2, [sp, #12]
 80055e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80055ec:	9305      	str	r3, [sp, #20]
 80055ee:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80056b8 <_vfiprintf_r+0x220>
 80055f2:	2203      	movs	r2, #3
 80055f4:	4650      	mov	r0, sl
 80055f6:	7821      	ldrb	r1, [r4, #0]
 80055f8:	f7fe f96b 	bl	80038d2 <memchr>
 80055fc:	b138      	cbz	r0, 800560e <_vfiprintf_r+0x176>
 80055fe:	2240      	movs	r2, #64	@ 0x40
 8005600:	9b04      	ldr	r3, [sp, #16]
 8005602:	eba0 000a 	sub.w	r0, r0, sl
 8005606:	4082      	lsls	r2, r0
 8005608:	4313      	orrs	r3, r2
 800560a:	3401      	adds	r4, #1
 800560c:	9304      	str	r3, [sp, #16]
 800560e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005612:	2206      	movs	r2, #6
 8005614:	4829      	ldr	r0, [pc, #164]	@ (80056bc <_vfiprintf_r+0x224>)
 8005616:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800561a:	f7fe f95a 	bl	80038d2 <memchr>
 800561e:	2800      	cmp	r0, #0
 8005620:	d03f      	beq.n	80056a2 <_vfiprintf_r+0x20a>
 8005622:	4b27      	ldr	r3, [pc, #156]	@ (80056c0 <_vfiprintf_r+0x228>)
 8005624:	bb1b      	cbnz	r3, 800566e <_vfiprintf_r+0x1d6>
 8005626:	9b03      	ldr	r3, [sp, #12]
 8005628:	3307      	adds	r3, #7
 800562a:	f023 0307 	bic.w	r3, r3, #7
 800562e:	3308      	adds	r3, #8
 8005630:	9303      	str	r3, [sp, #12]
 8005632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005634:	443b      	add	r3, r7
 8005636:	9309      	str	r3, [sp, #36]	@ 0x24
 8005638:	e76a      	b.n	8005510 <_vfiprintf_r+0x78>
 800563a:	460c      	mov	r4, r1
 800563c:	2001      	movs	r0, #1
 800563e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005642:	e7a8      	b.n	8005596 <_vfiprintf_r+0xfe>
 8005644:	2300      	movs	r3, #0
 8005646:	f04f 0c0a 	mov.w	ip, #10
 800564a:	4619      	mov	r1, r3
 800564c:	3401      	adds	r4, #1
 800564e:	9305      	str	r3, [sp, #20]
 8005650:	4620      	mov	r0, r4
 8005652:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005656:	3a30      	subs	r2, #48	@ 0x30
 8005658:	2a09      	cmp	r2, #9
 800565a:	d903      	bls.n	8005664 <_vfiprintf_r+0x1cc>
 800565c:	2b00      	cmp	r3, #0
 800565e:	d0c6      	beq.n	80055ee <_vfiprintf_r+0x156>
 8005660:	9105      	str	r1, [sp, #20]
 8005662:	e7c4      	b.n	80055ee <_vfiprintf_r+0x156>
 8005664:	4604      	mov	r4, r0
 8005666:	2301      	movs	r3, #1
 8005668:	fb0c 2101 	mla	r1, ip, r1, r2
 800566c:	e7f0      	b.n	8005650 <_vfiprintf_r+0x1b8>
 800566e:	ab03      	add	r3, sp, #12
 8005670:	9300      	str	r3, [sp, #0]
 8005672:	462a      	mov	r2, r5
 8005674:	4630      	mov	r0, r6
 8005676:	4b13      	ldr	r3, [pc, #76]	@ (80056c4 <_vfiprintf_r+0x22c>)
 8005678:	a904      	add	r1, sp, #16
 800567a:	f7fd fbc7 	bl	8002e0c <_printf_float>
 800567e:	4607      	mov	r7, r0
 8005680:	1c78      	adds	r0, r7, #1
 8005682:	d1d6      	bne.n	8005632 <_vfiprintf_r+0x19a>
 8005684:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005686:	07d9      	lsls	r1, r3, #31
 8005688:	d405      	bmi.n	8005696 <_vfiprintf_r+0x1fe>
 800568a:	89ab      	ldrh	r3, [r5, #12]
 800568c:	059a      	lsls	r2, r3, #22
 800568e:	d402      	bmi.n	8005696 <_vfiprintf_r+0x1fe>
 8005690:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005692:	f7fe f91d 	bl	80038d0 <__retarget_lock_release_recursive>
 8005696:	89ab      	ldrh	r3, [r5, #12]
 8005698:	065b      	lsls	r3, r3, #25
 800569a:	f53f af1f 	bmi.w	80054dc <_vfiprintf_r+0x44>
 800569e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80056a0:	e71e      	b.n	80054e0 <_vfiprintf_r+0x48>
 80056a2:	ab03      	add	r3, sp, #12
 80056a4:	9300      	str	r3, [sp, #0]
 80056a6:	462a      	mov	r2, r5
 80056a8:	4630      	mov	r0, r6
 80056aa:	4b06      	ldr	r3, [pc, #24]	@ (80056c4 <_vfiprintf_r+0x22c>)
 80056ac:	a904      	add	r1, sp, #16
 80056ae:	f7fd fe4b 	bl	8003348 <_printf_i>
 80056b2:	e7e4      	b.n	800567e <_vfiprintf_r+0x1e6>
 80056b4:	08005b68 	.word	0x08005b68
 80056b8:	08005b6e 	.word	0x08005b6e
 80056bc:	08005b72 	.word	0x08005b72
 80056c0:	08002e0d 	.word	0x08002e0d
 80056c4:	08005475 	.word	0x08005475

080056c8 <__swbuf_r>:
 80056c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ca:	460e      	mov	r6, r1
 80056cc:	4614      	mov	r4, r2
 80056ce:	4605      	mov	r5, r0
 80056d0:	b118      	cbz	r0, 80056da <__swbuf_r+0x12>
 80056d2:	6a03      	ldr	r3, [r0, #32]
 80056d4:	b90b      	cbnz	r3, 80056da <__swbuf_r+0x12>
 80056d6:	f7fd ffe1 	bl	800369c <__sinit>
 80056da:	69a3      	ldr	r3, [r4, #24]
 80056dc:	60a3      	str	r3, [r4, #8]
 80056de:	89a3      	ldrh	r3, [r4, #12]
 80056e0:	071a      	lsls	r2, r3, #28
 80056e2:	d501      	bpl.n	80056e8 <__swbuf_r+0x20>
 80056e4:	6923      	ldr	r3, [r4, #16]
 80056e6:	b943      	cbnz	r3, 80056fa <__swbuf_r+0x32>
 80056e8:	4621      	mov	r1, r4
 80056ea:	4628      	mov	r0, r5
 80056ec:	f000 f82a 	bl	8005744 <__swsetup_r>
 80056f0:	b118      	cbz	r0, 80056fa <__swbuf_r+0x32>
 80056f2:	f04f 37ff 	mov.w	r7, #4294967295
 80056f6:	4638      	mov	r0, r7
 80056f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056fa:	6823      	ldr	r3, [r4, #0]
 80056fc:	6922      	ldr	r2, [r4, #16]
 80056fe:	b2f6      	uxtb	r6, r6
 8005700:	1a98      	subs	r0, r3, r2
 8005702:	6963      	ldr	r3, [r4, #20]
 8005704:	4637      	mov	r7, r6
 8005706:	4283      	cmp	r3, r0
 8005708:	dc05      	bgt.n	8005716 <__swbuf_r+0x4e>
 800570a:	4621      	mov	r1, r4
 800570c:	4628      	mov	r0, r5
 800570e:	f7ff fd9b 	bl	8005248 <_fflush_r>
 8005712:	2800      	cmp	r0, #0
 8005714:	d1ed      	bne.n	80056f2 <__swbuf_r+0x2a>
 8005716:	68a3      	ldr	r3, [r4, #8]
 8005718:	3b01      	subs	r3, #1
 800571a:	60a3      	str	r3, [r4, #8]
 800571c:	6823      	ldr	r3, [r4, #0]
 800571e:	1c5a      	adds	r2, r3, #1
 8005720:	6022      	str	r2, [r4, #0]
 8005722:	701e      	strb	r6, [r3, #0]
 8005724:	6962      	ldr	r2, [r4, #20]
 8005726:	1c43      	adds	r3, r0, #1
 8005728:	429a      	cmp	r2, r3
 800572a:	d004      	beq.n	8005736 <__swbuf_r+0x6e>
 800572c:	89a3      	ldrh	r3, [r4, #12]
 800572e:	07db      	lsls	r3, r3, #31
 8005730:	d5e1      	bpl.n	80056f6 <__swbuf_r+0x2e>
 8005732:	2e0a      	cmp	r6, #10
 8005734:	d1df      	bne.n	80056f6 <__swbuf_r+0x2e>
 8005736:	4621      	mov	r1, r4
 8005738:	4628      	mov	r0, r5
 800573a:	f7ff fd85 	bl	8005248 <_fflush_r>
 800573e:	2800      	cmp	r0, #0
 8005740:	d0d9      	beq.n	80056f6 <__swbuf_r+0x2e>
 8005742:	e7d6      	b.n	80056f2 <__swbuf_r+0x2a>

08005744 <__swsetup_r>:
 8005744:	b538      	push	{r3, r4, r5, lr}
 8005746:	4b29      	ldr	r3, [pc, #164]	@ (80057ec <__swsetup_r+0xa8>)
 8005748:	4605      	mov	r5, r0
 800574a:	6818      	ldr	r0, [r3, #0]
 800574c:	460c      	mov	r4, r1
 800574e:	b118      	cbz	r0, 8005758 <__swsetup_r+0x14>
 8005750:	6a03      	ldr	r3, [r0, #32]
 8005752:	b90b      	cbnz	r3, 8005758 <__swsetup_r+0x14>
 8005754:	f7fd ffa2 	bl	800369c <__sinit>
 8005758:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800575c:	0719      	lsls	r1, r3, #28
 800575e:	d422      	bmi.n	80057a6 <__swsetup_r+0x62>
 8005760:	06da      	lsls	r2, r3, #27
 8005762:	d407      	bmi.n	8005774 <__swsetup_r+0x30>
 8005764:	2209      	movs	r2, #9
 8005766:	602a      	str	r2, [r5, #0]
 8005768:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800576c:	f04f 30ff 	mov.w	r0, #4294967295
 8005770:	81a3      	strh	r3, [r4, #12]
 8005772:	e033      	b.n	80057dc <__swsetup_r+0x98>
 8005774:	0758      	lsls	r0, r3, #29
 8005776:	d512      	bpl.n	800579e <__swsetup_r+0x5a>
 8005778:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800577a:	b141      	cbz	r1, 800578e <__swsetup_r+0x4a>
 800577c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005780:	4299      	cmp	r1, r3
 8005782:	d002      	beq.n	800578a <__swsetup_r+0x46>
 8005784:	4628      	mov	r0, r5
 8005786:	f7fe ff0f 	bl	80045a8 <_free_r>
 800578a:	2300      	movs	r3, #0
 800578c:	6363      	str	r3, [r4, #52]	@ 0x34
 800578e:	89a3      	ldrh	r3, [r4, #12]
 8005790:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005794:	81a3      	strh	r3, [r4, #12]
 8005796:	2300      	movs	r3, #0
 8005798:	6063      	str	r3, [r4, #4]
 800579a:	6923      	ldr	r3, [r4, #16]
 800579c:	6023      	str	r3, [r4, #0]
 800579e:	89a3      	ldrh	r3, [r4, #12]
 80057a0:	f043 0308 	orr.w	r3, r3, #8
 80057a4:	81a3      	strh	r3, [r4, #12]
 80057a6:	6923      	ldr	r3, [r4, #16]
 80057a8:	b94b      	cbnz	r3, 80057be <__swsetup_r+0x7a>
 80057aa:	89a3      	ldrh	r3, [r4, #12]
 80057ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80057b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057b4:	d003      	beq.n	80057be <__swsetup_r+0x7a>
 80057b6:	4621      	mov	r1, r4
 80057b8:	4628      	mov	r0, r5
 80057ba:	f000 f882 	bl	80058c2 <__smakebuf_r>
 80057be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057c2:	f013 0201 	ands.w	r2, r3, #1
 80057c6:	d00a      	beq.n	80057de <__swsetup_r+0x9a>
 80057c8:	2200      	movs	r2, #0
 80057ca:	60a2      	str	r2, [r4, #8]
 80057cc:	6962      	ldr	r2, [r4, #20]
 80057ce:	4252      	negs	r2, r2
 80057d0:	61a2      	str	r2, [r4, #24]
 80057d2:	6922      	ldr	r2, [r4, #16]
 80057d4:	b942      	cbnz	r2, 80057e8 <__swsetup_r+0xa4>
 80057d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80057da:	d1c5      	bne.n	8005768 <__swsetup_r+0x24>
 80057dc:	bd38      	pop	{r3, r4, r5, pc}
 80057de:	0799      	lsls	r1, r3, #30
 80057e0:	bf58      	it	pl
 80057e2:	6962      	ldrpl	r2, [r4, #20]
 80057e4:	60a2      	str	r2, [r4, #8]
 80057e6:	e7f4      	b.n	80057d2 <__swsetup_r+0x8e>
 80057e8:	2000      	movs	r0, #0
 80057ea:	e7f7      	b.n	80057dc <__swsetup_r+0x98>
 80057ec:	20000018 	.word	0x20000018

080057f0 <_raise_r>:
 80057f0:	291f      	cmp	r1, #31
 80057f2:	b538      	push	{r3, r4, r5, lr}
 80057f4:	4605      	mov	r5, r0
 80057f6:	460c      	mov	r4, r1
 80057f8:	d904      	bls.n	8005804 <_raise_r+0x14>
 80057fa:	2316      	movs	r3, #22
 80057fc:	6003      	str	r3, [r0, #0]
 80057fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005802:	bd38      	pop	{r3, r4, r5, pc}
 8005804:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005806:	b112      	cbz	r2, 800580e <_raise_r+0x1e>
 8005808:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800580c:	b94b      	cbnz	r3, 8005822 <_raise_r+0x32>
 800580e:	4628      	mov	r0, r5
 8005810:	f000 f830 	bl	8005874 <_getpid_r>
 8005814:	4622      	mov	r2, r4
 8005816:	4601      	mov	r1, r0
 8005818:	4628      	mov	r0, r5
 800581a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800581e:	f000 b817 	b.w	8005850 <_kill_r>
 8005822:	2b01      	cmp	r3, #1
 8005824:	d00a      	beq.n	800583c <_raise_r+0x4c>
 8005826:	1c59      	adds	r1, r3, #1
 8005828:	d103      	bne.n	8005832 <_raise_r+0x42>
 800582a:	2316      	movs	r3, #22
 800582c:	6003      	str	r3, [r0, #0]
 800582e:	2001      	movs	r0, #1
 8005830:	e7e7      	b.n	8005802 <_raise_r+0x12>
 8005832:	2100      	movs	r1, #0
 8005834:	4620      	mov	r0, r4
 8005836:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800583a:	4798      	blx	r3
 800583c:	2000      	movs	r0, #0
 800583e:	e7e0      	b.n	8005802 <_raise_r+0x12>

08005840 <raise>:
 8005840:	4b02      	ldr	r3, [pc, #8]	@ (800584c <raise+0xc>)
 8005842:	4601      	mov	r1, r0
 8005844:	6818      	ldr	r0, [r3, #0]
 8005846:	f7ff bfd3 	b.w	80057f0 <_raise_r>
 800584a:	bf00      	nop
 800584c:	20000018 	.word	0x20000018

08005850 <_kill_r>:
 8005850:	b538      	push	{r3, r4, r5, lr}
 8005852:	2300      	movs	r3, #0
 8005854:	4d06      	ldr	r5, [pc, #24]	@ (8005870 <_kill_r+0x20>)
 8005856:	4604      	mov	r4, r0
 8005858:	4608      	mov	r0, r1
 800585a:	4611      	mov	r1, r2
 800585c:	602b      	str	r3, [r5, #0]
 800585e:	f7fb fdca 	bl	80013f6 <_kill>
 8005862:	1c43      	adds	r3, r0, #1
 8005864:	d102      	bne.n	800586c <_kill_r+0x1c>
 8005866:	682b      	ldr	r3, [r5, #0]
 8005868:	b103      	cbz	r3, 800586c <_kill_r+0x1c>
 800586a:	6023      	str	r3, [r4, #0]
 800586c:	bd38      	pop	{r3, r4, r5, pc}
 800586e:	bf00      	nop
 8005870:	200003a0 	.word	0x200003a0

08005874 <_getpid_r>:
 8005874:	f7fb bdb8 	b.w	80013e8 <_getpid>

08005878 <__swhatbuf_r>:
 8005878:	b570      	push	{r4, r5, r6, lr}
 800587a:	460c      	mov	r4, r1
 800587c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005880:	4615      	mov	r5, r2
 8005882:	2900      	cmp	r1, #0
 8005884:	461e      	mov	r6, r3
 8005886:	b096      	sub	sp, #88	@ 0x58
 8005888:	da0c      	bge.n	80058a4 <__swhatbuf_r+0x2c>
 800588a:	89a3      	ldrh	r3, [r4, #12]
 800588c:	2100      	movs	r1, #0
 800588e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005892:	bf14      	ite	ne
 8005894:	2340      	movne	r3, #64	@ 0x40
 8005896:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800589a:	2000      	movs	r0, #0
 800589c:	6031      	str	r1, [r6, #0]
 800589e:	602b      	str	r3, [r5, #0]
 80058a0:	b016      	add	sp, #88	@ 0x58
 80058a2:	bd70      	pop	{r4, r5, r6, pc}
 80058a4:	466a      	mov	r2, sp
 80058a6:	f000 f849 	bl	800593c <_fstat_r>
 80058aa:	2800      	cmp	r0, #0
 80058ac:	dbed      	blt.n	800588a <__swhatbuf_r+0x12>
 80058ae:	9901      	ldr	r1, [sp, #4]
 80058b0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80058b4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80058b8:	4259      	negs	r1, r3
 80058ba:	4159      	adcs	r1, r3
 80058bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80058c0:	e7eb      	b.n	800589a <__swhatbuf_r+0x22>

080058c2 <__smakebuf_r>:
 80058c2:	898b      	ldrh	r3, [r1, #12]
 80058c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058c6:	079d      	lsls	r5, r3, #30
 80058c8:	4606      	mov	r6, r0
 80058ca:	460c      	mov	r4, r1
 80058cc:	d507      	bpl.n	80058de <__smakebuf_r+0x1c>
 80058ce:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80058d2:	6023      	str	r3, [r4, #0]
 80058d4:	6123      	str	r3, [r4, #16]
 80058d6:	2301      	movs	r3, #1
 80058d8:	6163      	str	r3, [r4, #20]
 80058da:	b003      	add	sp, #12
 80058dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058de:	466a      	mov	r2, sp
 80058e0:	ab01      	add	r3, sp, #4
 80058e2:	f7ff ffc9 	bl	8005878 <__swhatbuf_r>
 80058e6:	9f00      	ldr	r7, [sp, #0]
 80058e8:	4605      	mov	r5, r0
 80058ea:	4639      	mov	r1, r7
 80058ec:	4630      	mov	r0, r6
 80058ee:	f7fe fecd 	bl	800468c <_malloc_r>
 80058f2:	b948      	cbnz	r0, 8005908 <__smakebuf_r+0x46>
 80058f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058f8:	059a      	lsls	r2, r3, #22
 80058fa:	d4ee      	bmi.n	80058da <__smakebuf_r+0x18>
 80058fc:	f023 0303 	bic.w	r3, r3, #3
 8005900:	f043 0302 	orr.w	r3, r3, #2
 8005904:	81a3      	strh	r3, [r4, #12]
 8005906:	e7e2      	b.n	80058ce <__smakebuf_r+0xc>
 8005908:	89a3      	ldrh	r3, [r4, #12]
 800590a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800590e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005912:	81a3      	strh	r3, [r4, #12]
 8005914:	9b01      	ldr	r3, [sp, #4]
 8005916:	6020      	str	r0, [r4, #0]
 8005918:	b15b      	cbz	r3, 8005932 <__smakebuf_r+0x70>
 800591a:	4630      	mov	r0, r6
 800591c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005920:	f000 f81e 	bl	8005960 <_isatty_r>
 8005924:	b128      	cbz	r0, 8005932 <__smakebuf_r+0x70>
 8005926:	89a3      	ldrh	r3, [r4, #12]
 8005928:	f023 0303 	bic.w	r3, r3, #3
 800592c:	f043 0301 	orr.w	r3, r3, #1
 8005930:	81a3      	strh	r3, [r4, #12]
 8005932:	89a3      	ldrh	r3, [r4, #12]
 8005934:	431d      	orrs	r5, r3
 8005936:	81a5      	strh	r5, [r4, #12]
 8005938:	e7cf      	b.n	80058da <__smakebuf_r+0x18>
	...

0800593c <_fstat_r>:
 800593c:	b538      	push	{r3, r4, r5, lr}
 800593e:	2300      	movs	r3, #0
 8005940:	4d06      	ldr	r5, [pc, #24]	@ (800595c <_fstat_r+0x20>)
 8005942:	4604      	mov	r4, r0
 8005944:	4608      	mov	r0, r1
 8005946:	4611      	mov	r1, r2
 8005948:	602b      	str	r3, [r5, #0]
 800594a:	f7fb fdb3 	bl	80014b4 <_fstat>
 800594e:	1c43      	adds	r3, r0, #1
 8005950:	d102      	bne.n	8005958 <_fstat_r+0x1c>
 8005952:	682b      	ldr	r3, [r5, #0]
 8005954:	b103      	cbz	r3, 8005958 <_fstat_r+0x1c>
 8005956:	6023      	str	r3, [r4, #0]
 8005958:	bd38      	pop	{r3, r4, r5, pc}
 800595a:	bf00      	nop
 800595c:	200003a0 	.word	0x200003a0

08005960 <_isatty_r>:
 8005960:	b538      	push	{r3, r4, r5, lr}
 8005962:	2300      	movs	r3, #0
 8005964:	4d05      	ldr	r5, [pc, #20]	@ (800597c <_isatty_r+0x1c>)
 8005966:	4604      	mov	r4, r0
 8005968:	4608      	mov	r0, r1
 800596a:	602b      	str	r3, [r5, #0]
 800596c:	f7fb fdb1 	bl	80014d2 <_isatty>
 8005970:	1c43      	adds	r3, r0, #1
 8005972:	d102      	bne.n	800597a <_isatty_r+0x1a>
 8005974:	682b      	ldr	r3, [r5, #0]
 8005976:	b103      	cbz	r3, 800597a <_isatty_r+0x1a>
 8005978:	6023      	str	r3, [r4, #0]
 800597a:	bd38      	pop	{r3, r4, r5, pc}
 800597c:	200003a0 	.word	0x200003a0

08005980 <_init>:
 8005980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005982:	bf00      	nop
 8005984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005986:	bc08      	pop	{r3}
 8005988:	469e      	mov	lr, r3
 800598a:	4770      	bx	lr

0800598c <_fini>:
 800598c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800598e:	bf00      	nop
 8005990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005992:	bc08      	pop	{r3}
 8005994:	469e      	mov	lr, r3
 8005996:	4770      	bx	lr
