ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 70 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 70 3 view .LVU2
  41 0004 0022     		movs	r2, #0
  42 0006 0092     		str	r2, [sp]
  43              		.loc 1 70 3 view .LVU3
  44 0008 0D4B     		ldr	r3, .L3
  45 000a 596C     		ldr	r1, [r3, #68]
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 3


  46 000c 41F48041 		orr	r1, r1, #16384
  47 0010 5964     		str	r1, [r3, #68]
  48              		.loc 1 70 3 view .LVU4
  49 0012 596C     		ldr	r1, [r3, #68]
  50 0014 01F48041 		and	r1, r1, #16384
  51 0018 0091     		str	r1, [sp]
  52              		.loc 1 70 3 view .LVU5
  53 001a 0099     		ldr	r1, [sp]
  54              	.LBE2:
  55              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 71 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 71 3 view .LVU8
  59 001c 0192     		str	r2, [sp, #4]
  60              		.loc 1 71 3 view .LVU9
  61 001e 196C     		ldr	r1, [r3, #64]
  62 0020 41F08051 		orr	r1, r1, #268435456
  63 0024 1964     		str	r1, [r3, #64]
  64              		.loc 1 71 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 71 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  72              		.loc 1 75 3 view .LVU13
  73 0030 0F21     		movs	r1, #15
  74 0032 6FF00100 		mvn	r0, #1
  75 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL0:
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  77              		.loc 1 80 1 is_stmt 0 view .LVU14
  78 003a 03B0     		add	sp, sp, #12
  79              		.cfi_def_cfa_offset 4
  80              		@ sp needed
  81 003c 5DF804FB 		ldr	pc, [sp], #4
  82              	.L4:
  83              		.align	2
  84              	.L3:
  85 0040 00380240 		.word	1073887232
  86              		.cfi_endproc
  87              	.LFE134:
  89              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  90              		.align	1
  91              		.global	HAL_I2C_MspInit
  92              		.syntax unified
  93              		.thumb
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 4


  94              		.thumb_func
  96              	HAL_I2C_MspInit:
  97              	.LVL1:
  98              	.LFB135:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c ****   */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
  99              		.loc 1 89 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 32
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		.loc 1 89 1 is_stmt 0 view .LVU16
 104 0000 30B5     		push	{r4, r5, lr}
 105              		.cfi_def_cfa_offset 12
 106              		.cfi_offset 4, -12
 107              		.cfi_offset 5, -8
 108              		.cfi_offset 14, -4
 109 0002 89B0     		sub	sp, sp, #36
 110              		.cfi_def_cfa_offset 48
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 111              		.loc 1 90 3 is_stmt 1 view .LVU17
 112              		.loc 1 90 20 is_stmt 0 view .LVU18
 113 0004 0023     		movs	r3, #0
 114 0006 0393     		str	r3, [sp, #12]
 115 0008 0493     		str	r3, [sp, #16]
 116 000a 0593     		str	r3, [sp, #20]
 117 000c 0693     		str	r3, [sp, #24]
 118 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 119              		.loc 1 91 3 is_stmt 1 view .LVU19
 120              		.loc 1 91 10 is_stmt 0 view .LVU20
 121 0010 0268     		ldr	r2, [r0]
 122              		.loc 1 91 5 view .LVU21
 123 0012 154B     		ldr	r3, .L9
 124 0014 9A42     		cmp	r2, r3
 125 0016 01D0     		beq	.L8
 126              	.LVL2:
 127              	.L5:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 100:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 101:Core/Src/stm32f4xx_hal_msp.c ****     */
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 5


 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 1 */
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c ****   }
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** }
 128              		.loc 1 117 1 view .LVU22
 129 0018 09B0     		add	sp, sp, #36
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 12
 132              		@ sp needed
 133 001a 30BD     		pop	{r4, r5, pc}
 134              	.LVL3:
 135              	.L8:
 136              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 137              		.loc 1 97 5 is_stmt 1 view .LVU23
 138              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 139              		.loc 1 97 5 view .LVU24
 140 001c 0025     		movs	r5, #0
 141 001e 0195     		str	r5, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 142              		.loc 1 97 5 view .LVU25
 143 0020 124C     		ldr	r4, .L9+4
 144 0022 236B     		ldr	r3, [r4, #48]
 145 0024 43F00203 		orr	r3, r3, #2
 146 0028 2363     		str	r3, [r4, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 97 5 view .LVU26
 148 002a 236B     		ldr	r3, [r4, #48]
 149 002c 03F00203 		and	r3, r3, #2
 150 0030 0193     		str	r3, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 151              		.loc 1 97 5 view .LVU27
 152 0032 019B     		ldr	r3, [sp, #4]
 153              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 154              		.loc 1 97 5 view .LVU28
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 155              		.loc 1 102 5 view .LVU29
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 156              		.loc 1 102 25 is_stmt 0 view .LVU30
 157 0034 C023     		movs	r3, #192
 158 0036 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 159              		.loc 1 103 5 is_stmt 1 view .LVU31
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 160              		.loc 1 103 26 is_stmt 0 view .LVU32
 161 0038 1223     		movs	r3, #18
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 6


 162 003a 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 163              		.loc 1 104 5 is_stmt 1 view .LVU33
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 164              		.loc 1 104 26 is_stmt 0 view .LVU34
 165 003c 0123     		movs	r3, #1
 166 003e 0593     		str	r3, [sp, #20]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 167              		.loc 1 105 5 is_stmt 1 view .LVU35
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 168              		.loc 1 105 27 is_stmt 0 view .LVU36
 169 0040 0323     		movs	r3, #3
 170 0042 0693     		str	r3, [sp, #24]
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 171              		.loc 1 106 5 is_stmt 1 view .LVU37
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 172              		.loc 1 106 31 is_stmt 0 view .LVU38
 173 0044 0423     		movs	r3, #4
 174 0046 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 175              		.loc 1 107 5 is_stmt 1 view .LVU39
 176 0048 03A9     		add	r1, sp, #12
 177 004a 0948     		ldr	r0, .L9+8
 178              	.LVL4:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 179              		.loc 1 107 5 is_stmt 0 view .LVU40
 180 004c FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL5:
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 182              		.loc 1 110 5 is_stmt 1 view .LVU41
 183              	.LBB5:
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 184              		.loc 1 110 5 view .LVU42
 185 0050 0295     		str	r5, [sp, #8]
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 186              		.loc 1 110 5 view .LVU43
 187 0052 236C     		ldr	r3, [r4, #64]
 188 0054 43F40013 		orr	r3, r3, #2097152
 189 0058 2364     		str	r3, [r4, #64]
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 190              		.loc 1 110 5 view .LVU44
 191 005a 236C     		ldr	r3, [r4, #64]
 192 005c 03F40013 		and	r3, r3, #2097152
 193 0060 0293     		str	r3, [sp, #8]
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 194              		.loc 1 110 5 view .LVU45
 195 0062 029B     		ldr	r3, [sp, #8]
 196              	.LBE5:
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 197              		.loc 1 110 5 discriminator 1 view .LVU46
 198              		.loc 1 117 1 is_stmt 0 view .LVU47
 199 0064 D8E7     		b	.L5
 200              	.L10:
 201 0066 00BF     		.align	2
 202              	.L9:
 203 0068 00540040 		.word	1073763328
 204 006c 00380240 		.word	1073887232
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 7


 205 0070 00040240 		.word	1073873920
 206              		.cfi_endproc
 207              	.LFE135:
 209              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_I2C_MspDeInit
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	HAL_I2C_MspDeInit:
 217              	.LVL6:
 218              	.LFB136:
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c **** /**
 120:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP De-Initialization
 121:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
 123:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 124:Core/Src/stm32f4xx_hal_msp.c ****   */
 125:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 126:Core/Src/stm32f4xx_hal_msp.c **** {
 219              		.loc 1 126 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 127:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 223              		.loc 1 127 3 view .LVU49
 224              		.loc 1 127 10 is_stmt 0 view .LVU50
 225 0000 0268     		ldr	r2, [r0]
 226              		.loc 1 127 5 view .LVU51
 227 0002 0A4B     		ldr	r3, .L18
 228 0004 9A42     		cmp	r2, r3
 229 0006 00D0     		beq	.L17
 230 0008 7047     		bx	lr
 231              	.L17:
 126:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 232              		.loc 1 126 1 view .LVU52
 233 000a 10B5     		push	{r4, lr}
 234              		.cfi_def_cfa_offset 8
 235              		.cfi_offset 4, -8
 236              		.cfi_offset 14, -4
 128:Core/Src/stm32f4xx_hal_msp.c ****   {
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 0 */
 132:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 237              		.loc 1 133 5 is_stmt 1 view .LVU53
 238 000c 084A     		ldr	r2, .L18+4
 239 000e 136C     		ldr	r3, [r2, #64]
 240 0010 23F40013 		bic	r3, r3, #2097152
 241 0014 1364     		str	r3, [r2, #64]
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 136:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 137:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 138:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 8


 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 242              		.loc 1 139 5 view .LVU54
 243 0016 074C     		ldr	r4, .L18+8
 244 0018 4021     		movs	r1, #64
 245 001a 2046     		mov	r0, r4
 246              	.LVL7:
 247              		.loc 1 139 5 is_stmt 0 view .LVU55
 248 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 249              	.LVL8:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 250              		.loc 1 141 5 is_stmt 1 view .LVU56
 251 0020 8021     		movs	r1, #128
 252 0022 2046     		mov	r0, r4
 253 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 254              	.LVL9:
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 1 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 1 */
 146:Core/Src/stm32f4xx_hal_msp.c ****   }
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c **** }
 255              		.loc 1 148 1 is_stmt 0 view .LVU57
 256 0028 10BD     		pop	{r4, pc}
 257              	.L19:
 258 002a 00BF     		.align	2
 259              	.L18:
 260 002c 00540040 		.word	1073763328
 261 0030 00380240 		.word	1073887232
 262 0034 00040240 		.word	1073873920
 263              		.cfi_endproc
 264              	.LFE136:
 266              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 267              		.align	1
 268              		.global	HAL_TIM_Encoder_MspInit
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	HAL_TIM_Encoder_MspInit:
 274              	.LVL10:
 275              	.LFB137:
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c **** /**
 151:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Encoder MSP Initialization
 152:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 153:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_encoder: TIM_Encoder handle pointer
 154:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 155:Core/Src/stm32f4xx_hal_msp.c ****   */
 156:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 157:Core/Src/stm32f4xx_hal_msp.c **** {
 276              		.loc 1 157 1 is_stmt 1 view -0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 32
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280              		.loc 1 157 1 is_stmt 0 view .LVU59
 281 0000 00B5     		push	{lr}
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 9


 282              		.cfi_def_cfa_offset 4
 283              		.cfi_offset 14, -4
 284 0002 89B0     		sub	sp, sp, #36
 285              		.cfi_def_cfa_offset 40
 158:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 286              		.loc 1 158 3 is_stmt 1 view .LVU60
 287              		.loc 1 158 20 is_stmt 0 view .LVU61
 288 0004 0023     		movs	r3, #0
 289 0006 0393     		str	r3, [sp, #12]
 290 0008 0493     		str	r3, [sp, #16]
 291 000a 0593     		str	r3, [sp, #20]
 292 000c 0693     		str	r3, [sp, #24]
 293 000e 0793     		str	r3, [sp, #28]
 159:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 294              		.loc 1 159 3 is_stmt 1 view .LVU62
 295              		.loc 1 159 18 is_stmt 0 view .LVU63
 296 0010 0368     		ldr	r3, [r0]
 297              		.loc 1 159 5 view .LVU64
 298 0012 B3F1804F 		cmp	r3, #1073741824
 299 0016 02D0     		beq	.L23
 300              	.LVL11:
 301              	.L20:
 160:Core/Src/stm32f4xx_hal_msp.c ****   {
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 0 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 0 */
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 169:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 170:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 171:Core/Src/stm32f4xx_hal_msp.c ****     */
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 1 */
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****   }
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c **** }
 302              		.loc 1 185 1 view .LVU65
 303 0018 09B0     		add	sp, sp, #36
 304              		.cfi_remember_state
 305              		.cfi_def_cfa_offset 4
 306              		@ sp needed
 307 001a 5DF804FB 		ldr	pc, [sp], #4
 308              	.LVL12:
 309              	.L23:
 310              		.cfi_restore_state
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 10


 165:Core/Src/stm32f4xx_hal_msp.c **** 
 311              		.loc 1 165 5 is_stmt 1 view .LVU66
 312              	.LBB6:
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 313              		.loc 1 165 5 view .LVU67
 314 001e 0021     		movs	r1, #0
 315 0020 0191     		str	r1, [sp, #4]
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 316              		.loc 1 165 5 view .LVU68
 317 0022 03F50E33 		add	r3, r3, #145408
 318 0026 1A6C     		ldr	r2, [r3, #64]
 319 0028 42F00102 		orr	r2, r2, #1
 320 002c 1A64     		str	r2, [r3, #64]
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 321              		.loc 1 165 5 view .LVU69
 322 002e 1A6C     		ldr	r2, [r3, #64]
 323 0030 02F00102 		and	r2, r2, #1
 324 0034 0192     		str	r2, [sp, #4]
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 325              		.loc 1 165 5 view .LVU70
 326 0036 019A     		ldr	r2, [sp, #4]
 327              	.LBE6:
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 328              		.loc 1 165 5 view .LVU71
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 329              		.loc 1 167 5 view .LVU72
 330              	.LBB7:
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 331              		.loc 1 167 5 view .LVU73
 332 0038 0291     		str	r1, [sp, #8]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 333              		.loc 1 167 5 view .LVU74
 334 003a 1A6B     		ldr	r2, [r3, #48]
 335 003c 42F00102 		orr	r2, r2, #1
 336 0040 1A63     		str	r2, [r3, #48]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 337              		.loc 1 167 5 view .LVU75
 338 0042 1B6B     		ldr	r3, [r3, #48]
 339 0044 03F00103 		and	r3, r3, #1
 340 0048 0293     		str	r3, [sp, #8]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 341              		.loc 1 167 5 view .LVU76
 342 004a 029B     		ldr	r3, [sp, #8]
 343              	.LBE7:
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 344              		.loc 1 167 5 view .LVU77
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 345              		.loc 1 172 5 view .LVU78
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 346              		.loc 1 172 25 is_stmt 0 view .LVU79
 347 004c 0323     		movs	r3, #3
 348 004e 0393     		str	r3, [sp, #12]
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 349              		.loc 1 173 5 is_stmt 1 view .LVU80
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 350              		.loc 1 173 26 is_stmt 0 view .LVU81
 351 0050 0223     		movs	r3, #2
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 11


 352 0052 0493     		str	r3, [sp, #16]
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 353              		.loc 1 174 5 is_stmt 1 view .LVU82
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 354              		.loc 1 174 26 is_stmt 0 view .LVU83
 355 0054 0123     		movs	r3, #1
 356 0056 0593     		str	r3, [sp, #20]
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 357              		.loc 1 175 5 is_stmt 1 view .LVU84
 176:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 358              		.loc 1 176 5 view .LVU85
 176:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 359              		.loc 1 176 31 is_stmt 0 view .LVU86
 360 0058 0793     		str	r3, [sp, #28]
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 361              		.loc 1 177 5 is_stmt 1 view .LVU87
 362 005a 03A9     		add	r1, sp, #12
 363 005c 0148     		ldr	r0, .L24
 364              	.LVL13:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 365              		.loc 1 177 5 is_stmt 0 view .LVU88
 366 005e FFF7FEFF 		bl	HAL_GPIO_Init
 367              	.LVL14:
 368              		.loc 1 185 1 view .LVU89
 369 0062 D9E7     		b	.L20
 370              	.L25:
 371              		.align	2
 372              	.L24:
 373 0064 00000240 		.word	1073872896
 374              		.cfi_endproc
 375              	.LFE137:
 377              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 378              		.align	1
 379              		.global	HAL_TIM_Encoder_MspDeInit
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	HAL_TIM_Encoder_MspDeInit:
 385              	.LVL15:
 386              	.LFB138:
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c **** /**
 188:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Encoder MSP De-Initialization
 189:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 190:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_encoder: TIM_Encoder handle pointer
 191:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 192:Core/Src/stm32f4xx_hal_msp.c ****   */
 193:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 194:Core/Src/stm32f4xx_hal_msp.c **** {
 387              		.loc 1 194 1 is_stmt 1 view -0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 0, uses_anonymous_args = 0
 391              		.loc 1 194 1 is_stmt 0 view .LVU91
 392 0000 08B5     		push	{r3, lr}
 393              		.cfi_def_cfa_offset 8
 394              		.cfi_offset 3, -8
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 12


 395              		.cfi_offset 14, -4
 195:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 396              		.loc 1 195 3 is_stmt 1 view .LVU92
 397              		.loc 1 195 18 is_stmt 0 view .LVU93
 398 0002 0368     		ldr	r3, [r0]
 399              		.loc 1 195 5 view .LVU94
 400 0004 B3F1804F 		cmp	r3, #1073741824
 401 0008 00D0     		beq	.L29
 402              	.LVL16:
 403              	.L26:
 196:Core/Src/stm32f4xx_hal_msp.c ****   {
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 0 */
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 0 */
 200:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 201:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 204:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 205:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 206:Core/Src/stm32f4xx_hal_msp.c ****     */
 207:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 1 */
 212:Core/Src/stm32f4xx_hal_msp.c ****   }
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c **** }
 404              		.loc 1 214 1 view .LVU95
 405 000a 08BD     		pop	{r3, pc}
 406              	.LVL17:
 407              	.L29:
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 408              		.loc 1 201 5 is_stmt 1 view .LVU96
 409 000c 044A     		ldr	r2, .L30
 410 000e 136C     		ldr	r3, [r2, #64]
 411 0010 23F00103 		bic	r3, r3, #1
 412 0014 1364     		str	r3, [r2, #64]
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 413              		.loc 1 207 5 view .LVU97
 414 0016 0321     		movs	r1, #3
 415 0018 0248     		ldr	r0, .L30+4
 416              	.LVL18:
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 417              		.loc 1 207 5 is_stmt 0 view .LVU98
 418 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 419              	.LVL19:
 420              		.loc 1 214 1 view .LVU99
 421 001e F4E7     		b	.L26
 422              	.L31:
 423              		.align	2
 424              	.L30:
 425 0020 00380240 		.word	1073887232
 426 0024 00000240 		.word	1073872896
 427              		.cfi_endproc
 428              	.LFE138:
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 13


 430              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 431              		.align	1
 432              		.global	HAL_UART_MspInit
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 437              	HAL_UART_MspInit:
 438              	.LVL20:
 439              	.LFB139:
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c **** /**
 217:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP Initialization
 218:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 219:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 220:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 221:Core/Src/stm32f4xx_hal_msp.c ****   */
 222:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 223:Core/Src/stm32f4xx_hal_msp.c **** {
 440              		.loc 1 223 1 is_stmt 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 32
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444              		.loc 1 223 1 is_stmt 0 view .LVU101
 445 0000 00B5     		push	{lr}
 446              		.cfi_def_cfa_offset 4
 447              		.cfi_offset 14, -4
 448 0002 89B0     		sub	sp, sp, #36
 449              		.cfi_def_cfa_offset 40
 224:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 450              		.loc 1 224 3 is_stmt 1 view .LVU102
 451              		.loc 1 224 20 is_stmt 0 view .LVU103
 452 0004 0023     		movs	r3, #0
 453 0006 0393     		str	r3, [sp, #12]
 454 0008 0493     		str	r3, [sp, #16]
 455 000a 0593     		str	r3, [sp, #20]
 456 000c 0693     		str	r3, [sp, #24]
 457 000e 0793     		str	r3, [sp, #28]
 225:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 458              		.loc 1 225 3 is_stmt 1 view .LVU104
 459              		.loc 1 225 11 is_stmt 0 view .LVU105
 460 0010 0268     		ldr	r2, [r0]
 461              		.loc 1 225 5 view .LVU106
 462 0012 154B     		ldr	r3, .L36
 463 0014 9A42     		cmp	r2, r3
 464 0016 02D0     		beq	.L35
 465              	.LVL21:
 466              	.L32:
 226:Core/Src/stm32f4xx_hal_msp.c ****   {
 227:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 0 */
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 0 */
 230:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 231:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 233:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 234:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 235:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 14


 236:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 237:Core/Src/stm32f4xx_hal_msp.c ****     */
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 240:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 241:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 243:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 245:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 1 */
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 247:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 1 */
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****   }
 250:Core/Src/stm32f4xx_hal_msp.c **** 
 251:Core/Src/stm32f4xx_hal_msp.c **** }
 467              		.loc 1 251 1 view .LVU107
 468 0018 09B0     		add	sp, sp, #36
 469              		.cfi_remember_state
 470              		.cfi_def_cfa_offset 4
 471              		@ sp needed
 472 001a 5DF804FB 		ldr	pc, [sp], #4
 473              	.LVL22:
 474              	.L35:
 475              		.cfi_restore_state
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 476              		.loc 1 231 5 is_stmt 1 view .LVU108
 477              	.LBB8:
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 478              		.loc 1 231 5 view .LVU109
 479 001e 0021     		movs	r1, #0
 480 0020 0191     		str	r1, [sp, #4]
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 481              		.loc 1 231 5 view .LVU110
 482 0022 03F5FA33 		add	r3, r3, #128000
 483 0026 1A6C     		ldr	r2, [r3, #64]
 484 0028 42F40032 		orr	r2, r2, #131072
 485 002c 1A64     		str	r2, [r3, #64]
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 486              		.loc 1 231 5 view .LVU111
 487 002e 1A6C     		ldr	r2, [r3, #64]
 488 0030 02F40032 		and	r2, r2, #131072
 489 0034 0192     		str	r2, [sp, #4]
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 490              		.loc 1 231 5 view .LVU112
 491 0036 019A     		ldr	r2, [sp, #4]
 492              	.LBE8:
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 493              		.loc 1 231 5 view .LVU113
 233:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 494              		.loc 1 233 5 view .LVU114
 495              	.LBB9:
 233:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 496              		.loc 1 233 5 view .LVU115
 497 0038 0291     		str	r1, [sp, #8]
 233:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 498              		.loc 1 233 5 view .LVU116
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 15


 499 003a 1A6B     		ldr	r2, [r3, #48]
 500 003c 42F00102 		orr	r2, r2, #1
 501 0040 1A63     		str	r2, [r3, #48]
 233:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 502              		.loc 1 233 5 view .LVU117
 503 0042 1B6B     		ldr	r3, [r3, #48]
 504 0044 03F00103 		and	r3, r3, #1
 505 0048 0293     		str	r3, [sp, #8]
 233:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 506              		.loc 1 233 5 view .LVU118
 507 004a 029B     		ldr	r3, [sp, #8]
 508              	.LBE9:
 233:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 509              		.loc 1 233 5 view .LVU119
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 510              		.loc 1 238 5 view .LVU120
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 511              		.loc 1 238 25 is_stmt 0 view .LVU121
 512 004c 0C23     		movs	r3, #12
 513 004e 0393     		str	r3, [sp, #12]
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 514              		.loc 1 239 5 is_stmt 1 view .LVU122
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 515              		.loc 1 239 26 is_stmt 0 view .LVU123
 516 0050 0223     		movs	r3, #2
 517 0052 0493     		str	r3, [sp, #16]
 240:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 518              		.loc 1 240 5 is_stmt 1 view .LVU124
 241:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 519              		.loc 1 241 5 view .LVU125
 241:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 520              		.loc 1 241 27 is_stmt 0 view .LVU126
 521 0054 0323     		movs	r3, #3
 522 0056 0693     		str	r3, [sp, #24]
 242:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 523              		.loc 1 242 5 is_stmt 1 view .LVU127
 242:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 524              		.loc 1 242 31 is_stmt 0 view .LVU128
 525 0058 0723     		movs	r3, #7
 526 005a 0793     		str	r3, [sp, #28]
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 527              		.loc 1 243 5 is_stmt 1 view .LVU129
 528 005c 03A9     		add	r1, sp, #12
 529 005e 0348     		ldr	r0, .L36+4
 530              	.LVL23:
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 531              		.loc 1 243 5 is_stmt 0 view .LVU130
 532 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 533              	.LVL24:
 534              		.loc 1 251 1 view .LVU131
 535 0064 D8E7     		b	.L32
 536              	.L37:
 537 0066 00BF     		.align	2
 538              	.L36:
 539 0068 00440040 		.word	1073759232
 540 006c 00000240 		.word	1073872896
 541              		.cfi_endproc
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 16


 542              	.LFE139:
 544              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 545              		.align	1
 546              		.global	HAL_UART_MspDeInit
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 551              	HAL_UART_MspDeInit:
 552              	.LVL25:
 553              	.LFB140:
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c **** /**
 254:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 255:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 256:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 257:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 258:Core/Src/stm32f4xx_hal_msp.c ****   */
 259:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 260:Core/Src/stm32f4xx_hal_msp.c **** {
 554              		.loc 1 260 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		.loc 1 260 1 is_stmt 0 view .LVU133
 559 0000 08B5     		push	{r3, lr}
 560              		.cfi_def_cfa_offset 8
 561              		.cfi_offset 3, -8
 562              		.cfi_offset 14, -4
 261:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 563              		.loc 1 261 3 is_stmt 1 view .LVU134
 564              		.loc 1 261 11 is_stmt 0 view .LVU135
 565 0002 0268     		ldr	r2, [r0]
 566              		.loc 1 261 5 view .LVU136
 567 0004 064B     		ldr	r3, .L42
 568 0006 9A42     		cmp	r2, r3
 569 0008 00D0     		beq	.L41
 570              	.LVL26:
 571              	.L38:
 262:Core/Src/stm32f4xx_hal_msp.c ****   {
 263:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 0 */
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 0 */
 266:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 267:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 270:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 271:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 272:Core/Src/stm32f4xx_hal_msp.c ****     */
 273:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 1 */
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 277:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 1 */
 278:Core/Src/stm32f4xx_hal_msp.c ****   }
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 280:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 17


 572              		.loc 1 280 1 view .LVU137
 573 000a 08BD     		pop	{r3, pc}
 574              	.LVL27:
 575              	.L41:
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 576              		.loc 1 267 5 is_stmt 1 view .LVU138
 577 000c 054A     		ldr	r2, .L42+4
 578 000e 136C     		ldr	r3, [r2, #64]
 579 0010 23F40033 		bic	r3, r3, #131072
 580 0014 1364     		str	r3, [r2, #64]
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 581              		.loc 1 273 5 view .LVU139
 582 0016 0C21     		movs	r1, #12
 583 0018 0348     		ldr	r0, .L42+8
 584              	.LVL28:
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 585              		.loc 1 273 5 is_stmt 0 view .LVU140
 586 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 587              	.LVL29:
 588              		.loc 1 280 1 view .LVU141
 589 001e F4E7     		b	.L38
 590              	.L43:
 591              		.align	2
 592              	.L42:
 593 0020 00440040 		.word	1073759232
 594 0024 00380240 		.word	1073887232
 595 0028 00000240 		.word	1073872896
 596              		.cfi_endproc
 597              	.LFE140:
 599              		.text
 600              	.Letext0:
 601              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 602              		.file 3 "/Users/antoinemg/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode
 603              		.file 4 "/Users/antoinemg/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode
 604              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 605              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 606              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 607              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 608              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 609              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 610              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:21     .text.HAL_MspInit:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:85     .text.HAL_MspInit:00000040 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:90     .text.HAL_I2C_MspInit:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:96     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:203    .text.HAL_I2C_MspInit:00000068 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:210    .text.HAL_I2C_MspDeInit:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:216    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:260    .text.HAL_I2C_MspDeInit:0000002c $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:267    .text.HAL_TIM_Encoder_MspInit:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:273    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:373    .text.HAL_TIM_Encoder_MspInit:00000064 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:378    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:384    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:425    .text.HAL_TIM_Encoder_MspDeInit:00000020 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:431    .text.HAL_UART_MspInit:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:437    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:539    .text.HAL_UART_MspInit:00000068 $d
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:545    .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:551    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/ls/xtnbpyh15yxdpzgvzlqj4t780000gn/T//ccnwdgef.s:593    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
