/*
 * BQ79616-Q1.h
 *
 *  Created on: Aug 11, 2023
 *      Author: User
 */

#ifndef DRIVERS_INC_HW_BQ79616_Q1_H_
#define DRIVERS_INC_HW_BQ79616_Q1_H_

#include"C:\Users\User\Desktop\BMS\Prototips\3\Code\drivers\inc\HW_librarys.h"

//
// NVM REGISTERS
//
#define DIR0_ADDR_OTP       0x0000
#define DIR1_ADDR_OTP       0x0001
#define DEV_CONF            0x0002
#define ACTIVE_CELL         0x0003
#define OTP_SPARE15         0x0004
#define BBVC_POSN1          0x0005
#define BBVC_POSN2          0x0006
#define ADC_CONF1           0x0007
#define ADC_CONF2           0x0008
#define OV_THRESH           0x0009
#define UV_THRESH           0x000A
#define OTUT_THRESH         0x000B
#define UV_DISABLE1         0x000C
#define UV_DISABLE2         0x000D
#define GPIO_CONF1          0x000E
#define GPIO_CONF2          0x000F
#define GPIO_CONF3          0x0010
#define GPIO_CONF4          0x0011
#define OTP_SPARE14         0x0012
#define OTP_SPARE13         0x0013
#define OTP_SPARE12         0x0014
#define OTP_SPARE11         0x0015
#define FAULT_MSK1          0x0016
#define FAULT_MSK2          0x0017
#define PWR_TRANSIT_CONF    0x0018
#define COMM_TIMEOUT_CONF   0x0019
#define TX_HOLD_OFF         0x001A
#define MAIN_ADC_CAL1       0x001B
#define MAIN_ADC_CAL2       0x001C
#define AUX_ADC_CAL2        0x001D
#define AUX_ADC_CAL1        0x001E
#define OTP_RSVD1F          0x001F
#define OTP_RSVD20          0x0020
#define CUST_MISC1          0x0021
#define CUST_MISC2          0x0022
#define CUST_MISC3          0x0023
#define CUST_MISC4          0x0024
#define CUST_MISC5          0x0025
#define CUST_MISC6          0x0026
#define CUST_MISC7          0x0027
#define CUST_MISC8          0x0028
#define STACK_RESPONSE      0x0029
#define BBP_LOC             0x002A
#define OTP_RSVD2B          0x002B
#define OTP_SPARE10         0x002C
#define OTP_SPARE9          0x002D
#define OTP_SPARE8          0x002E
#define OTP_SPARE7          0x002F
#define OTP_SPARE6          0x0030
#define OTP_SPARE5          0x0031
#define OTP_SPARE4          0x0032
#define OTP_SPARE3          0x0033
#define OTP_SPARE2          0x0034
#define OTP_SPARE1          0x0035
#define CUST_CRC_HI         0x0036
#define CUST_CRC_LO         0x0037

//
// READ/WRITE REGISTERS
//
#define OTP_PROG_UNLOCK1A   0x0300
#define OTP_PROG_UNLOCK1B   0x0301
#define OTP_PROG_UNLOCK1C   0x0302
#define OTP_PROG_UNLOCK1D   0x0303
#define DIR0_ADDR           0x0306
#define DIR1_ADDR           0x0307
#define COMM_CTRL           0x0308
#define CONTROL1            0x0309
#define CONTROL2            0x030A
#define OTP_PROG_CTRL       0x030B
#define ADC_CTRL1           0x030D
#define ADC_CTRL2           0x030E
#define ADC_CTRL3           0x030F
#define REG_INT_RSVD        0x0310
#define CB_CELL16_CTRL      0x0318
#define CB_CELL15_CTRL      0x0319
#define CB_CELL14_CTRL      0x031A
#define CB_CELL13_CTRL      0x031B
#define CB_CELL12_CTRL      0x031C
#define CB_CELL11_CTRL      0x031D
#define CB_CELL10_CTRL      0x031E
#define CB_CELL9_CTRL       0x031F
#define CB_CELL8_CTRL       0x0320
#define CB_CELL7_CTRL       0x0321
#define CB_CELL6_CTRL       0x0322
#define CB_CELL5_CTRL       0x0323
#define CB_CELL4_CTRL       0x0324
#define CB_CELL3_CTRL       0x0325
#define CB_CELL2_CTRL       0x0326
#define CB_CELL1_CTRL       0x0327
#define VMB_DONE_THRESH     0x0328
#define MB_TIMER_CTRL       0x0329
#define VCB_DONE_THRESH     0x032A
#define OTCB_THRESH         0x032B
#define OVUV_CTRL           0x032C
#define OTUT_CTRL           0x032D
#define BAL_CTRL1           0x032E
#define BAL_CTRL2           0x032F
#define BAL_CTRL3           0x0330
#define FAULT_RST1          0x0331
#define FAULT_RST2          0x0332
#define DIAG_OTP_CTRL       0x0335
#define DIAG_COMM_CTRL      0x0336
#define DIAG_PWR_CTRL       0x0337
#define DIAG_CBFET_CTRL1    0x0338
#define DIAG_CBFET_CTRL2    0x0339
#define DIAG_COMP_CTRL1     0x033A
#define DIAG_COMP_CTRL2     0x033B
#define DIAG_COMP_CTRL3     0x033C
#define DIAG_COMP_CTRL4     0x033D
#define DIAG_PROT_CTRL      0x033E
#define OTP_ECC_DATAIN1     0x0343
#define OTP_ECC_DATAIN2     0x0344
#define OTP_ECC_DATAIN3     0x0345
#define OTP_ECC_DATAIN4     0x0346
#define OTP_ECC_DATAIN5     0x0347
#define OTP_ECC_DATAIN6     0x0348
#define OTP_ECC_DATAIN7     0x0349
#define OTP_ECC_DATAIN8     0x034A
#define OTP_ECC_DATAIN9     0x034B
#define OTP_ECC_TEST        0x034C
#define SPI_CONF            0x034D
#define SPI_TX3             0x034E
#define SPI_TX2             0x034F
#define SPI_TX1             0x0350
#define SPI_EXE             0x0351
#define OTP_PROG_UNLOCK2A   0x0352
#define OTP_PROG_UNLOCK2B   0x0353
#define OTP_PROG_UNLOCK2C   0x0354
#define OTP_PROG_UNLOCK2D   0x0355
#define DEBUG_CTRL_UNLOCK   0x0700
#define DEBUG_COMM_CTRL1    0x0701
#define DEBUG_COMM_CTRL2    0x0702

//
// READ-ONLY REGISTERS
//
#define PARTID              0x0500
#define DEV_REVID           0x0E00
#define DIE_ID1             0x0501
#define DIE_ID2             0x0502
#define DIE_ID3             0x0503
#define DIE_ID4             0x0504
#define DIE_ID5             0x0505
#define DIE_ID6             0x0506
#define DIE_ID7             0x0507
#define DIE_ID8             0x0508
#define DIE_ID9             0x0509
#define CUST_CRC_RSLT_HI    0x050C
#define CUST_CRC_RSLT_LO    0x050D
#define OTP_ECC_DATA_OUT1   0x0510
#define OTP_ECC_DATA_OUT2   0x0511
#define OTP_ECC_DATA_OUT3   0x0512
#define OTP_ECC_DATA_OUT4   0x0513
#define OTP_ECC_DATA_OUT5   0x0514
#define OTP_ECC_DATA_OUT6   0x0515
#define OTP_ECC_DATA_OUT7   0x0516
#define OTP_ECC_DATA_OUT8   0x0517
#define OTP_ECC_DATA_OUT9   0x0518
#define OTP_PROG_STAT       0x0519
#define OTP_CUST1_STAT      0x051A
#define OTP_CUST2_STAT      0x051B
#define SPI_RX3             0x0520
#define SPI_RX2             0x0521
#define SPI_RX1             0x0522
#define DIAG_STAT           0x0526
#define ADC_STAT1           0x0527
#define ADC_STAT2           0x0528
#define GPIO_STAT           0x052A
#define BAL_STAT            0x052B
#define DEV_STAT            0x052C
#define FAULT_SUMMARY       0x052D
#define FAULT_COMM1         0x0530
#define FAULT_COMM2         0x0531
#define FAULT_COMM3         0x0532
#define FAULT_OTP           0x0535
#define FAULT_SYS           0x0536
#define FAULT_PROT1         0x053A
#define FAULT_PROT2         0x53B
#define FAULT_OV1           0x053C
#define FAULT_OV2           0x053D
#define FAULT_UV1           0x053E
#define FAULT_UV2           0x053F
#define FAULT_OT            0x0540
#define FAULT_UT            0x0541
#define FAULT_COMP_GPIO     0x0543
#define FAULT_COMP_VCCB1    0x0545
#define FAULT_COMP_VCCB2    0x0546
#define FAULT_COMP_VCOW1    0x0548
#define FAULT_COMP_VCOW2    0x0549
#define FAULT_COMP_VBOW1    0x054B
#define FAULT_COMP_VBOW2    0x054C
#define FAULT_COMP_CBFET1   0x054E
#define FAULT_COMP_CBFET2   0x054F
#define FAULT_COMP_MISC     0x0550
#define FAULT_PWR1          0x0552
#define FAULT_PWR2          0x0553
#define FAULT_PWR3          0x0554
#define CB_COMPLATE1        0x0556
#define CB_COMPLATE2        0x0557
#define BAL_TIME            0x0558
#define VCELL16_HI          0x0568
#define VCELL16_LO          0x0569
#define VCELL15_HI          0x056A
#define VCELL15_LO          0x056B
#define VCELL14_HI          0x056C
#define VCELL14_LO          0x056D
#define VCELL13_HI          0x056E
#define VCELL13_LO          0x056F
#define VCELL12_HI          0x0570
#define VCELL12_LO          0x0571
#define VCELL11_HI          0x0572
#define VCELL11_LO          0x0573
#define VCELL10_HI          0x0574
#define VCELL10_LO          0x0575
#define VCELL9_HI           0x0576
#define VCELL9_LO           0x0577
#define VCELL8_HI           0x0578
#define VCELL8_LO           0x0579
#define VCELL7_HI           0x057A
#define VCELL7_LO           0x057B
#define VCELL6_HI           0x057C
#define VCELL6_LO           0x057D
#define VCELL5_HI           0x057E
#define VCELL5_LO           0x057F
#define VCELL4_HI           0x0580
#define VCELL4_LO           0x0581
#define VCELL3_HI           0x0582
#define VCELL3_LO           0x0583
#define VCELL2_HI           0x0584
#define VCELL2_LO           0x0585
#define VCELL1_HI           0x0586
#define VCELL1_LO           0x0587
#define BUSBAR_HI           0x0588
#define BUSBAR_LO           0x0589
#define TSREF_HI            0x058C
#define TSREF_LO            0x058D
#define GPIO1_HI            0x058E
#define GPIO1_LO            0x058F
#define GPIO2_HI            0x0590
#define GPIO2_LO            0x0591
#define GPIO3_HI            0x0592
#define GPIO3_LO            0x0593
#define GPIO4_HI            0x0594
#define GPIO4_LO            0x0595
#define GPIO5_HI            0x0596
#define GPIO5_LO            0x0597
#define GPIO6_HI            0x0598
#define GPIO6_LO            0x0599
#define GPIO7_HI            0x059A
#define GPIO7_LO            0x059B
#define GPIO8_HI            0x059C
#define GPIO8_LO            0x059D
#define DIETEMP1_HI         0x05AE
#define DIETEMP1_LO         0x05AF
#define DIETEMP2_HI         0x05B0
#define DIETEMP2_LO         0x05B1
#define AUX_CELL_HI         0x05B2
#define AUX_CELL_LO         0x05B3
#define AUX_GPIO_HI         0x05B4
#define AUX_GPIO_LO         0x05B5
#define AUX_BAT_HI          0x05B6
#define AUX_BAT_LO          0x05B7
#define AUX_REFL_HI         0x05B8
#define AUX_REFL_LO         0x05B9
#define AUX_VBG2_HI         0x05BA
#define AUX_VBG2_LO         0x05BB
#define AUX_AVAO_REF_HI     0x05BE
#define AUX_AVAO_REF_LO     0x05BF
#define AUX_AVDD_REF_HI     0x05C0
#define AUX_AVDD_REF_LO     0x05C1
#define AUX_OV_DAC_HI       0x05C2
#define AUX_OV_DAC_LO       0x05C3
#define AUX_UV_DAC_HI       0x05C4
#define AUX_UV_DAC_LO       0x05C5
#define AUX_OT_OTCB_DAC_HI  0x05C6
#define AUX_OT_OTCB_DAC_LO  0x05C7
#define AUX_UT_DAC_HI       0x05C8
#define AUX_UT_DAC_LO       0x05C9
#define AUX_VCBDONE_DAC_HI  0x05CA
#define AUX_VCBDONE_DAC_LO  0x05CB
#define AUX_VCM_HI          0x05CC
#define AUX_VCM_LO          0x05CD
#define REFOVDAC_HI         0x05D0
#define REFOVDAC_LO         0x05D1
#define DIAG_MAIN_HI        0x05D2
#define DIAG_MAIN_LO        0x05D3
#define DIAG_AUX_HI         0x05D4
#define DIAG_AUX_LO         0x05D5
#define DEBUG_COMM_STAT     0x0780
#define DEBUG_UART_RC       0x0781
#define DEBUG_UART_RR_TR    0x0782
#define T                   0x0783
#define DEBUG_COMH_RC       0x0784
#define DEBUG_COMH_RR_TR    0x0785
#define DEBUG_COML_BI       0x0786
#define DEBUG_COML_RC       0x0787
#define DEBUG_COML_RR_TR    0x0788
#define DEBUG_UART_DISCARD  0x0789
#define DEBUG_COMH_DISCARD  0x078A
#define DEBUG_COML_DISCARD  0x078B
#define DEBUG_UART_VALID_HI 0x078C
#define DEBUG_UART_VALID_LO 0x078D
#define DEBUG_COMH_VALID_HI 0x078E
#define DEBUG_COMH_VALID_LO 0x078F
#define DEBUG_COML_VALID_HI 0x0790
#define DEBUG_COML_VALID_LO 0x0791
#define DEBUG_OTP_SEC_BLK   0x07A0
#define DEBUG_OTP_DED_BLK   0x07A1


#endif /* DRIVERS_INC_HW_BQ79616_Q1_H_ */
