###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Thu Nov 13 20:50:35 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: clk_hfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.049	          	r    timer1/timer_value_reg[18]/CK
       0.020	     0.027	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.049	          	r    timer1/timer_value_reg[17]/CK
       0.020	     0.027	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.049	          	r    timer1/timer_value_reg[16]/CK
       0.020	     0.027	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.049	          	r    timer1/timer_value_reg[15]/CK
       0.020	     0.027	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.049	          	r    timer1/timer_value_reg[14]/CK
       0.020	     0.027	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.049	          	r    timer1/timer_value_reg[21]/CK
       0.020	     0.027	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.049	          	r    timer1/timer_value_reg[20]/CK
       0.020	     0.027	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.049	          	r    timer1/timer_value_reg[19]/CK
       0.020	     0.027	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.049	          	r    timer1/timer_value_reg[22]/CK
       0.020	     0.027	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.049	          	r    timer1/timer_value_reg[18]/CK
       0.020	     0.027	    -0.002	r    timer1/compare0_output_reg/CK

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.114	          	ri   spi1/baud_counter_reg[7]/CK
       0.160	    -0.046	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.114	          	ri   spi1/baud_counter_reg[6]/CK
       0.160	    -0.046	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.114	          	ri   spi1/baud_counter_reg[5]/CK
       0.160	    -0.046	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.114	          	ri   spi1/baud_counter_reg[4]/CK
       0.160	    -0.046	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.114	          	ri   spi1/baud_counter_reg[3]/CK
       0.160	    -0.046	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.114	          	ri   spi1/baud_counter_reg[2]/CK
       0.160	    -0.046	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.114	          	ri   spi1/baud_counter_reg[1]/CK
       0.160	    -0.046	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.080	          	f    uart0/rx_in_progress_reg/CKN
       0.156	    -0.077	    -0.000	r    uart0/USR_OVF_reg/CK
            	     0.080	          	f    uart0/rx_in_progress_reg/CKN
       0.156	    -0.077	    -0.000	r    uart0/rx_parity_reg/CK
            	     0.080	          	f    uart0/rx_in_progress_reg/CKN
       0.156	    -0.077	    -0.000	r    uart0/clr_rx_in_progress_reg/CK

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.150	          	ri   adddec0/write_data_reg[18]/CK
       0.287	    -0.137	    -0.000	r    npu0/NPUCR_reg[18]/CK
            	     0.150	          	ri   adddec0/write_data_reg[16]/CK
       0.287	    -0.137	    -0.000	r    npu0/NPUTHINK_reg/CK
            	     0.150	          	ri   adddec0/write_data_reg[17]/CK
       0.287	    -0.137	    -0.000	r    npu0/NPUCR_reg[17]/CK
            	     0.194	          	ri   adddec0/write_data_reg[31]/CK
       0.272	    -0.078	    -0.000	r    ram0/CLK
            	     0.194	          	ri   adddec0/write_data_reg[30]/CK
       0.272	    -0.078	    -0.000	r    ram0/CLK
            	     0.194	          	ri   adddec0/write_data_reg[28]/CK
       0.272	    -0.078	    -0.000	r    ram0/CLK
            	     0.194	          	ri   adddec0/write_data_reg[27]/CK
       0.272	    -0.078	    -0.000	r    ram0/CLK
            	     0.194	          	ri   adddec0/write_data_reg[26]/CK
       0.272	    -0.078	    -0.000	r    ram0/CLK
            	     0.194	          	ri   adddec0/write_data_reg[25]/CK
       0.272	    -0.078	    -0.000	r    ram0/CLK
            	     0.194	          	ri   adddec0/write_data_reg[24]/CK
       0.272	    -0.078	    -0.000	r    ram0/CLK

  Clock: clk_lfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.042	          	r    timer1/timer_value_reg[18]/CK
       0.020	     0.020	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.042	          	r    timer1/timer_value_reg[17]/CK
       0.020	     0.020	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.042	          	r    timer1/timer_value_reg[16]/CK
       0.020	     0.020	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.042	          	r    timer1/timer_value_reg[15]/CK
       0.020	     0.020	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.042	          	r    timer1/timer_value_reg[14]/CK
       0.020	     0.020	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.042	          	r    timer1/timer_value_reg[21]/CK
       0.020	     0.020	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.042	          	r    timer1/timer_value_reg[20]/CK
       0.020	     0.020	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.042	          	r    timer1/timer_value_reg[19]/CK
       0.020	     0.020	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.042	          	r    timer1/timer_value_reg[22]/CK
       0.020	     0.020	    -0.002	r    timer1/compare1_output_reg/CK
            	     0.042	          	r    timer1/timer_value_reg[18]/CK
       0.020	     0.020	    -0.002	r    timer1/compare0_output_reg/CK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.035	          	ri   spi1/s_counter_reg[5]/CK
       0.028	     0.007	    -0.000	r    spi1/s_tx_sreg_reg[2]/CK
            	     0.035	          	ri   spi1/s_counter_reg[5]/CK
       0.028	     0.007	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.035	          	ri   spi1/s_counter_reg[4]/CK
       0.028	     0.007	    -0.000	r    spi1/s_tx_sreg_reg[2]/CK
            	     0.035	          	ri   spi1/s_counter_reg[4]/CK
       0.028	     0.007	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.035	          	ri   spi1/s_counter_reg[3]/CK
       0.028	     0.007	    -0.000	r    spi1/s_tx_sreg_reg[2]/CK
            	     0.035	          	ri   spi1/s_counter_reg[3]/CK
       0.028	     0.007	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.035	          	ri   spi1/s_counter_reg[2]/CK
       0.028	     0.007	    -0.000	r    spi1/s_tx_sreg_reg[2]/CK
            	     0.035	          	ri   spi1/s_counter_reg[2]/CK
       0.028	     0.007	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.035	          	ri   spi1/s_counter_reg[1]/CK
       0.028	     0.007	    -0.000	r    spi1/s_tx_sreg_reg[2]/CK
            	     0.035	          	ri   spi1/s_counter_reg[1]/CK
       0.028	     0.007	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.024	          	r    core/irq_handler_inst/single_isr_active_reg/CK
       0.158	    -0.134	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
            	     0.024	          	r    core/irq_handler_inst/single_isr_active_reg/CK
       0.158	    -0.134	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[2]/CK
            	     0.024	          	r    core/irq_handler_inst/single_isr_active_reg/CK
       0.158	    -0.134	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[0]/CK
            	     0.033	          	r    ram1/CLK
       0.141	    -0.109	    -0.000	r    core/irq_handler_inst/current_state_reg[2]/CK
            	     0.033	          	r    ram1/CLK
       0.141	    -0.109	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.033	          	r    ram1/CLK
       0.141	    -0.109	    -0.000	r    core/irq_handler_inst/current_state_reg[0]/CK
            	     0.030	          	r    core/current_state_reg[4]/CK
       0.138	    -0.109	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.030	          	r    core/current_state_reg[4]/CK
       0.138	    -0.109	    -0.000	r    core/irq_handler_inst/current_state_reg[0]/CK
            	     0.030	          	r    core/current_state_reg[2]/CK
       0.138	    -0.109	    -0.000	r    core/irq_handler_inst/current_state_reg[2]/CK
            	     0.030	          	r    core/current_state_reg[2]/CK
       0.138	    -0.109	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.040	          	ri   spi0/s_counter_reg[5]/CK
       0.031	     0.009	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.040	          	ri   spi0/s_counter_reg[4]/CK
       0.031	     0.009	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.040	          	ri   spi0/s_counter_reg[3]/CK
       0.031	     0.009	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.040	          	ri   spi0/s_counter_reg[2]/CK
       0.031	     0.009	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.040	          	ri   spi0/s_counter_reg[1]/CK
       0.031	     0.009	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.040	          	ri   spi0/s_counter_reg[5]/CK
       0.031	     0.009	    -0.000	r    spi0/s_tx_sreg_reg[2]/CK
            	     0.040	          	ri   spi0/s_counter_reg[4]/CK
       0.031	     0.009	    -0.000	r    spi0/s_tx_sreg_reg[2]/CK
            	     0.040	          	ri   spi0/s_counter_reg[3]/CK
       0.031	     0.009	    -0.000	r    spi0/s_tx_sreg_reg[2]/CK
            	     0.040	          	ri   spi0/s_counter_reg[2]/CK
       0.031	     0.009	    -0.000	r    spi0/s_tx_sreg_reg[2]/CK
            	     0.040	          	ri   spi0/s_counter_reg[1]/CK
       0.031	     0.009	    -0.000	r    spi0/s_tx_sreg_reg[10]/CK

