<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\gwsynthesis\HDMI_IP_Test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Dec 16 20:37:11 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4487</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2119</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>228</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>320</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>48</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_i_ibuf/I </td>
</tr>
<tr>
<td>IOCTRL_CE</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>IOCTRL_CE_s2/F </td>
</tr>
<tr>
<td>AmoreAccurateClk_4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>AmoreAccurateClk_s1/Q </td>
</tr>
<tr>
<td>n743_20</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n743_s1/F </td>
</tr>
<tr>
<td>LED_WR_18</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>LED_WR_s7/F </td>
</tr>
<tr>
<td>PortSDconfigOut_17</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>PortSDconfigOut_s8/F </td>
</tr>
<tr>
<td>PortSDout_24</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>PortSDout_s10/F </td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>VideoGenerator/CPU_INT_n_s/F </td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.004</td>
<td>249.750
<td>0.000</td>
<td>2.002</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.040</td>
<td>24.975
<td>0.000</td>
<td>20.020</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUTD </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>AmoreAccurateClk_4</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">25.585(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>n743_20</td>
<td>50.000(MHz)</td>
<td>97.594(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>CPU_INT_n</td>
<td>50.000(MHz)</td>
<td>98.997(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>SerialKeyboard/RX_Strobe</td>
<td>50.000(MHz)</td>
<td>142.014(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>249.750(MHz)</td>
<td style="color: #FF0000;" class = "error">134.338(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>24.975(MHz)</td>
<td>46.306(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin_i!</h4>
<h4>No timing paths to get frequency of IOCTRL_CE!</h4>
<h4>No timing paths to get frequency of LED_WR_18!</h4>
<h4>No timing paths to get frequency of PortSDconfigOut_17!</h4>
<h4>No timing paths to get frequency of PortSDout_24!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>IOCTRL_CE</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>IOCTRL_CE</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AmoreAccurateClk_4</td>
<td>Setup</td>
<td>-1898.555</td>
<td>279</td>
</tr>
<tr>
<td>AmoreAccurateClk_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n743_20</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n743_20</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LED_WR_18</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LED_WR_18</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PortSDconfigOut_17</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PortSDconfigOut_17</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PortSDout_24</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PortSDout_24</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-104.165</td>
<td>41</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-19.086</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/IncDecZ_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-18.437</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/F_6_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.037</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-18.218</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.175</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-18.169</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.125</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-18.169</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.125</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-17.961</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/F_2_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-17.883</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.840</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-17.762</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-17.722</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.679</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-17.714</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/F_7_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.314</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-17.568</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-17.552</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-17.415</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-17.153</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.109</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-16.936</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/SP_15_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-16.728</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/ACC_7_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.328</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-16.672</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.629</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-16.625</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.581</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-16.625</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.581</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-16.625</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.581</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-16.414</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/DO_7_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.014</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-16.354</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[0]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.311</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-16.337</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.294</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-16.286</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.242</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-16.255</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/SP_7_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.855</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.437</td>
<td>SPIoutBuffer_0_s2/Q</td>
<td>SPIBuffer_0_s2/D</td>
<td>PortSDout_24:[F]</td>
<td>n743_20:[F]</td>
<td>0.000</td>
<td>-0.470</td>
<td>0.937</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>SerialKeyboard/TypeRateCounter_0_s0/Q</td>
<td>SerialKeyboard/TypeRateCounter_0_s0/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>HighClkPrescale_s0/Q</td>
<td>HighClkPrescale_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>VideoGenerator/ViewPortY_0_s0/Q</td>
<td>VideoGenerator/ViewPortY_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>CLKPreScale_0_s0/Q</td>
<td>CLKPreScale_0_s0/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>SPIclkCount_0_s4/Q</td>
<td>SPIclkCount_0_s4/D</td>
<td>n743_20:[F]</td>
<td>n743_20:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>SPIclkCount_2_s3/Q</td>
<td>SPIclkCount_2_s3/D</td>
<td>n743_20:[F]</td>
<td>n743_20:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_1_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_1_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_4_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_4_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>VideoGenerator/ViewPortX_3_s0/Q</td>
<td>VideoGenerator/ViewPortX_3_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>VideoGenerator/ViewPortX_6_s0/Q</td>
<td>VideoGenerator/ViewPortX_6_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>VideoGenerator/ViewPortX_4_s0/Q</td>
<td>VideoGenerator/ViewPortX_4_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>CPU/u0/R_1_s1/Q</td>
<td>CPU/u0/R_1_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>CPU/u0/R_2_s1/Q</td>
<td>CPU/u0/R_2_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>CPU/u0/R_4_s1/Q</td>
<td>CPU/u0/R_4_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>VideoGenerator/Ycounter_0_s0/Q</td>
<td>VideoGenerator/Ycounter_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>CPU/u0/TState_1_s1/Q</td>
<td>CPU/u0/TState_1_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.712</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_0_s0/Q</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>23</td>
<td>0.712</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>24</td>
<td>0.712</td>
<td>VideoGenerator/ViewPortX_0_s0/Q</td>
<td>VideoGenerator/ViewPortX_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>25</td>
<td>0.714</td>
<td>CPU/u0/TState_0_s1/Q</td>
<td>CPU/u0/TState_0_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.172</td>
<td>SerialKeyboard/reg7F_3_s1/Q</td>
<td>SerialKeyboard/reg7F_3_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>7.930</td>
</tr>
<tr>
<td>2</td>
<td>2.049</td>
<td>SerialKeyboard/regEF_5_s0/Q</td>
<td>SerialKeyboard/regEF_5_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>7.054</td>
</tr>
<tr>
<td>3</td>
<td>2.770</td>
<td>SerialKeyboard/regF7_3_s0/Q</td>
<td>SerialKeyboard/regF7_3_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>6.333</td>
</tr>
<tr>
<td>4</td>
<td>3.084</td>
<td>SerialKeyboard/regBF_1_s1/Q</td>
<td>SerialKeyboard/regBF_1_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>6.019</td>
</tr>
<tr>
<td>5</td>
<td>3.299</td>
<td>SerialKeyboard/reg7F_3_s4/Q</td>
<td>SerialKeyboard/reg7F_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.824</td>
<td>7.452</td>
</tr>
<tr>
<td>6</td>
<td>3.302</td>
<td>SerialKeyboard/regDF_2_s1/Q</td>
<td>SerialKeyboard/regDF_2_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>5.801</td>
</tr>
<tr>
<td>7</td>
<td>3.337</td>
<td>SerialKeyboard/regEF_4_s1/Q</td>
<td>SerialKeyboard/regEF_4_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>5.766</td>
</tr>
<tr>
<td>8</td>
<td>3.509</td>
<td>SerialKeyboard/regDF_0_s0/Q</td>
<td>SerialKeyboard/regDF_0_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>5.594</td>
</tr>
<tr>
<td>9</td>
<td>3.541</td>
<td>SerialKeyboard/regF7_0_s1/Q</td>
<td>SerialKeyboard/regF7_0_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>5.561</td>
</tr>
<tr>
<td>10</td>
<td>3.784</td>
<td>SerialKeyboard/reg7F_0_s0/Q</td>
<td>SerialKeyboard/reg7F_0_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>5.319</td>
</tr>
<tr>
<td>11</td>
<td>4.057</td>
<td>SerialKeyboard/regFD_2_s1/Q</td>
<td>SerialKeyboard/regFD_2_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>5.046</td>
</tr>
<tr>
<td>12</td>
<td>4.116</td>
<td>SerialKeyboard/regFE_3_s0/Q</td>
<td>SerialKeyboard/regFE_3_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>4.987</td>
</tr>
<tr>
<td>13</td>
<td>4.170</td>
<td>SerialKeyboard/regFD_3_s0/Q</td>
<td>SerialKeyboard/regFD_3_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>4.933</td>
</tr>
<tr>
<td>14</td>
<td>4.174</td>
<td>SerialKeyboard/regDF_1_s1/Q</td>
<td>SerialKeyboard/regDF_1_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.817</td>
<td>4.937</td>
</tr>
<tr>
<td>15</td>
<td>4.232</td>
<td>SerialKeyboard/regFB_2_s0/Q</td>
<td>SerialKeyboard/regFB_2_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>4.871</td>
</tr>
<tr>
<td>16</td>
<td>4.293</td>
<td>SerialKeyboard/regFE_5_s0/Q</td>
<td>SerialKeyboard/regFE_5_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>4.809</td>
</tr>
<tr>
<td>17</td>
<td>4.358</td>
<td>SerialKeyboard/regEF_5_s4/Q</td>
<td>SerialKeyboard/regEF_5_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.824</td>
<td>6.393</td>
</tr>
<tr>
<td>18</td>
<td>4.364</td>
<td>SerialKeyboard/regEF_1_s0/Q</td>
<td>SerialKeyboard/regEF_1_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>4.738</td>
</tr>
<tr>
<td>19</td>
<td>4.364</td>
<td>SerialKeyboard/regEF_0_s0/Q</td>
<td>SerialKeyboard/regEF_0_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>4.738</td>
</tr>
<tr>
<td>20</td>
<td>4.518</td>
<td>SerialKeyboard/reg7F_1_s1/Q</td>
<td>SerialKeyboard/reg7F_1_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>4.584</td>
</tr>
<tr>
<td>21</td>
<td>4.570</td>
<td>SerialKeyboard/regFE_4_s0/Q</td>
<td>SerialKeyboard/regFE_4_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>4.532</td>
</tr>
<tr>
<td>22</td>
<td>4.628</td>
<td>SerialKeyboard/regF7_3_s4/Q</td>
<td>SerialKeyboard/regF7_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.824</td>
<td>6.123</td>
</tr>
<tr>
<td>23</td>
<td>4.632</td>
<td>SerialKeyboard/regEF_5_s4/Q</td>
<td>SerialKeyboard/regEF_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>-0.824</td>
<td>6.118</td>
</tr>
<tr>
<td>24</td>
<td>4.689</td>
<td>SerialKeyboard/regFD_0_s1/Q</td>
<td>SerialKeyboard/regFD_0_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>4.414</td>
</tr>
<tr>
<td>25</td>
<td>4.696</td>
<td>SerialKeyboard/regDF_4_s0/Q</td>
<td>SerialKeyboard/regDF_4_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.824</td>
<td>4.407</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_26_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_26_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_27_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_27_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_28_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_28_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.418</td>
<td>SerialKeyboard/TypeRateCounter_29_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_29_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.416</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.416</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.416</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.416</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.416</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.416</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.416</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.897</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_31_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_30_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_29_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClk_s1</td>
</tr>
<tr>
<td>8</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_28_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_17_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_9_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.771</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.191</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>CPU/u0/n1484_s15/I0</td>
</tr>
<tr>
<td>31.223</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s15/F</td>
</tr>
<tr>
<td>31.234</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>CPU/u0/n1349_s47/I1</td>
</tr>
<tr>
<td>32.295</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s47/F</td>
</tr>
<tr>
<td>32.714</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>CPU/u0/n1349_s38/I3</td>
</tr>
<tr>
<td>33.516</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s38/F</td>
</tr>
<tr>
<td>33.935</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>CPU/u0/n1349_s23/I1</td>
</tr>
<tr>
<td>34.757</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s23/F</td>
</tr>
<tr>
<td>35.578</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>CPU/u0/n1349_s11/I3</td>
</tr>
<tr>
<td>36.203</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s11/F</td>
</tr>
<tr>
<td>36.622</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>CPU/u0/n1349_s3/I3</td>
</tr>
<tr>
<td>37.721</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s3/F</td>
</tr>
<tr>
<td>39.515</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>CPU/u0/n1830_s0/I2</td>
</tr>
<tr>
<td>40.547</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1830_s0/F</td>
</tr>
<tr>
<td>40.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/IncDecZ_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>CPU/u0/IncDecZ_s1/CLK</td>
</tr>
<tr>
<td>21.460</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.014, 43.980%; route: 18.212, 47.077%; tC2Q: 3.460, 8.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.771</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.191</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>CPU/u0/n1484_s15/I0</td>
</tr>
<tr>
<td>31.223</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s15/F</td>
</tr>
<tr>
<td>31.234</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>CPU/u0/n1349_s47/I1</td>
</tr>
<tr>
<td>32.295</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s47/F</td>
</tr>
<tr>
<td>32.714</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>CPU/u0/n1349_s38/I3</td>
</tr>
<tr>
<td>33.516</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s38/F</td>
</tr>
<tr>
<td>33.935</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>CPU/u0/n1349_s23/I1</td>
</tr>
<tr>
<td>34.757</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s23/F</td>
</tr>
<tr>
<td>35.578</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>CPU/u0/n1349_s11/I3</td>
</tr>
<tr>
<td>36.203</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s11/F</td>
</tr>
<tr>
<td>36.622</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>CPU/u0/n1349_s3/I3</td>
</tr>
<tr>
<td>37.721</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s3/F</td>
</tr>
<tr>
<td>38.865</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>CPU/u0/n1349_s1/I1</td>
</tr>
<tr>
<td>39.897</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s1/F</td>
</tr>
<tr>
<td>39.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/F_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>CPU/u0/F_6_s1/CLK</td>
</tr>
<tr>
<td>21.460</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>CPU/u0/F_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.014, 44.730%; route: 17.563, 46.173%; tC2Q: 3.460, 9.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>28.270</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>29.074</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>CPU/u0/n1374_s13/I0</td>
</tr>
<tr>
<td>29.896</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s13/F</td>
</tr>
<tr>
<td>30.728</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td>CPU/u0/n1374_s9/I0</td>
</tr>
<tr>
<td>31.827</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s9/F</td>
</tr>
<tr>
<td>31.832</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>32.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>32.870</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>CPU/u0/n1374_s20/I2</td>
</tr>
<tr>
<td>33.496</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s20/F</td>
</tr>
<tr>
<td>35.130</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>CPU/u0/RegDIH_6_s2/I3</td>
</tr>
<tr>
<td>36.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>37.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>38.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>40.035</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.699, 41.124%; route: 19.016, 49.812%; tC2Q: 3.460, 9.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>28.270</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>29.074</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>CPU/u0/n1374_s13/I0</td>
</tr>
<tr>
<td>29.896</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s13/F</td>
</tr>
<tr>
<td>30.728</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td>CPU/u0/n1374_s9/I0</td>
</tr>
<tr>
<td>31.827</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s9/F</td>
</tr>
<tr>
<td>31.832</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>32.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>32.870</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>CPU/u0/n1374_s20/I2</td>
</tr>
<tr>
<td>33.496</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s20/F</td>
</tr>
<tr>
<td>35.647</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td>CPU/u0/RegDIL_6_s2/I3</td>
</tr>
<tr>
<td>36.679</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>38.133</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>39.165</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C28[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>39.986</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C29</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.632, 41.002%; route: 19.033, 49.923%; tC2Q: 3.460, 9.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>28.270</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>29.074</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>CPU/u0/n1374_s13/I0</td>
</tr>
<tr>
<td>29.896</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s13/F</td>
</tr>
<tr>
<td>30.728</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td>CPU/u0/n1374_s9/I0</td>
</tr>
<tr>
<td>31.827</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s9/F</td>
</tr>
<tr>
<td>31.832</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>32.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>32.870</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>CPU/u0/n1374_s20/I2</td>
</tr>
<tr>
<td>33.496</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s20/F</td>
</tr>
<tr>
<td>35.647</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td>CPU/u0/RegDIL_6_s2/I3</td>
</tr>
<tr>
<td>36.679</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>38.133</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>39.165</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C28[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>39.986</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.632, 41.002%; route: 19.033, 49.923%; tC2Q: 3.460, 9.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.771</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>30.191</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][B]</td>
<td>CPU/u0/n1484_s15/I0</td>
</tr>
<tr>
<td>31.223</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s15/F</td>
</tr>
<tr>
<td>31.234</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>CPU/u0/n1489_s38/I1</td>
</tr>
<tr>
<td>32.333</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s38/F</td>
</tr>
<tr>
<td>33.138</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>CPU/u0/n1489_s27/I0</td>
</tr>
<tr>
<td>34.237</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s27/F</td>
</tr>
<tr>
<td>35.041</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>CPU/u0/n1489_s15/I3</td>
</tr>
<tr>
<td>36.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s15/F</td>
</tr>
<tr>
<td>36.877</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>CPU/u0/n1489_s9/I0</td>
</tr>
<tr>
<td>37.903</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s9/F</td>
</tr>
<tr>
<td>38.322</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>CPU/u0/n1489_s7/I1</td>
</tr>
<tr>
<td>39.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s7/F</td>
</tr>
<tr>
<td>39.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/F_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>CPU/u0/F_2_s1/CLK</td>
</tr>
<tr>
<td>21.460</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>CPU/u0/F_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.928, 45.068%; route: 17.173, 45.720%; tC2Q: 3.460, 9.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>28.270</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>29.074</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>CPU/u0/n1374_s13/I0</td>
</tr>
<tr>
<td>29.896</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s13/F</td>
</tr>
<tr>
<td>30.728</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td>CPU/u0/n1374_s9/I0</td>
</tr>
<tr>
<td>31.827</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s9/F</td>
</tr>
<tr>
<td>31.832</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>32.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>32.870</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>CPU/u0/n1374_s20/I2</td>
</tr>
<tr>
<td>33.496</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s20/F</td>
</tr>
<tr>
<td>35.130</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>CPU/u0/RegDIH_6_s2/I3</td>
</tr>
<tr>
<td>36.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>37.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>38.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>39.700</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.699, 41.488%; route: 18.681, 49.368%; tC2Q: 3.460, 9.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>28.270</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>29.074</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>CPU/u0/n1374_s13/I0</td>
</tr>
<tr>
<td>29.896</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s13/F</td>
</tr>
<tr>
<td>30.728</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td>CPU/u0/n1374_s9/I0</td>
</tr>
<tr>
<td>31.827</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s9/F</td>
</tr>
<tr>
<td>31.832</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>32.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>32.870</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>CPU/u0/n1374_s20/I2</td>
</tr>
<tr>
<td>33.496</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s20/F</td>
</tr>
<tr>
<td>35.647</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td>CPU/u0/RegDIL_6_s2/I3</td>
</tr>
<tr>
<td>36.679</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>38.133</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>39.159</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C28[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>39.580</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.626, 41.427%; route: 18.633, 49.400%; tC2Q: 3.460, 9.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>28.213</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>29.022</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>CPU/u0/n1375_s14/I1</td>
</tr>
<tr>
<td>29.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s14/F</td>
</tr>
<tr>
<td>30.648</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>31.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>32.484</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>33.110</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>34.756</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>CPU/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>35.578</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>37.037</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>CPU/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>38.069</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>39.539</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.266, 37.862%; route: 19.953, 52.955%; tC2Q: 3.460, 9.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.809</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>29.819</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>CPU/u0/n1484_s24/I1</td>
</tr>
<tr>
<td>30.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>32.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>CPU/u0/n1373_s7/I2</td>
</tr>
<tr>
<td>32.788</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>34.582</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>CPU/u0/n1373_s2/I2</td>
</tr>
<tr>
<td>35.614</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>38.075</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>CPU/u0/n1484_s6/I2</td>
</tr>
<tr>
<td>39.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s6/F</td>
</tr>
<tr>
<td>39.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/F_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>CPU/u0/F_7_s1/CLK</td>
</tr>
<tr>
<td>21.460</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>CPU/u0/F_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.368, 38.506%; route: 19.486, 52.221%; tC2Q: 3.460, 9.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>28.213</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>29.022</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>CPU/u0/n1375_s14/I1</td>
</tr>
<tr>
<td>29.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s14/F</td>
</tr>
<tr>
<td>30.648</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>31.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>32.484</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>33.110</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>34.756</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>CPU/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>35.578</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>37.037</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>CPU/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>38.069</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>39.385</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.266, 38.017%; route: 19.799, 52.762%; tC2Q: 3.460, 9.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>28.213</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>29.022</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>CPU/u0/n1375_s14/I1</td>
</tr>
<tr>
<td>29.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s14/F</td>
</tr>
<tr>
<td>30.648</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>31.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>32.484</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>33.110</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>34.756</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>CPU/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>35.578</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>37.037</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>CPU/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>38.069</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>39.369</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.266, 38.034%; route: 19.782, 52.741%; tC2Q: 3.460, 9.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>28.270</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>29.074</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>CPU/u0/n1374_s13/I0</td>
</tr>
<tr>
<td>29.896</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s13/F</td>
</tr>
<tr>
<td>30.728</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td>CPU/u0/n1374_s9/I0</td>
</tr>
<tr>
<td>31.827</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s9/F</td>
</tr>
<tr>
<td>31.832</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>32.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>32.870</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>CPU/u0/n1374_s20/I2</td>
</tr>
<tr>
<td>33.496</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s20/F</td>
</tr>
<tr>
<td>35.130</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>CPU/u0/RegDIH_6_s2/I3</td>
</tr>
<tr>
<td>36.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>37.301</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>38.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.699, 42.008%; route: 18.213, 48.734%; tC2Q: 3.460, 9.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.809</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>29.819</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>CPU/u0/n1484_s24/I1</td>
</tr>
<tr>
<td>30.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>32.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>CPU/u0/n1373_s7/I2</td>
</tr>
<tr>
<td>32.788</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>34.412</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>CPU/u0/RegDIH_7_s2/I0</td>
</tr>
<tr>
<td>35.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s2/F</td>
</tr>
<tr>
<td>36.517</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>CPU/u0/RegDIH_7_s0/I1</td>
</tr>
<tr>
<td>37.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>38.970</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.881, 37.406%; route: 19.768, 53.270%; tC2Q: 3.460, 9.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/SP_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.809</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>29.819</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>CPU/u0/n1484_s24/I1</td>
</tr>
<tr>
<td>30.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>32.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>CPU/u0/n1373_s7/I2</td>
</tr>
<tr>
<td>32.788</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>34.582</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>CPU/u0/n1373_s2/I2</td>
</tr>
<tr>
<td>35.614</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>37.574</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>CPU/u0/n1468_s4/I0</td>
</tr>
<tr>
<td>38.396</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1468_s4/F</td>
</tr>
<tr>
<td>38.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">CPU/u0/SP_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>CPU/u0/SP_15_s1/CLK</td>
</tr>
<tr>
<td>21.460</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>CPU/u0/SP_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.091, 38.568%; route: 18.985, 51.962%; tC2Q: 3.460, 9.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/ACC_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.809</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>29.819</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>CPU/u0/n1484_s24/I1</td>
</tr>
<tr>
<td>30.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>32.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>CPU/u0/n1373_s7/I2</td>
</tr>
<tr>
<td>32.788</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>34.582</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>CPU/u0/n1373_s2/I2</td>
</tr>
<tr>
<td>35.614</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>37.090</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>CPU/u0/n1452_s3/I0</td>
</tr>
<tr>
<td>38.189</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1452_s3/F</td>
</tr>
<tr>
<td>38.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" font-weight:bold;">CPU/u0/ACC_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>CPU/u0/ACC_7_s1/CLK</td>
</tr>
<tr>
<td>21.460</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>CPU/u0/ACC_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.368, 39.551%; route: 18.500, 50.925%; tC2Q: 3.460, 9.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.809</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>29.819</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>CPU/u0/n1484_s24/I1</td>
</tr>
<tr>
<td>30.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>32.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>CPU/u0/n1373_s7/I2</td>
</tr>
<tr>
<td>32.788</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>34.412</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>CPU/u0/RegDIH_7_s2/I0</td>
</tr>
<tr>
<td>35.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s2/F</td>
</tr>
<tr>
<td>36.517</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>CPU/u0/RegDIH_7_s0/I1</td>
</tr>
<tr>
<td>37.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>38.489</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.881, 37.897%; route: 19.288, 52.657%; tC2Q: 3.460, 9.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>28.213</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>29.022</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>CPU/u0/n1375_s14/I1</td>
</tr>
<tr>
<td>29.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s14/F</td>
</tr>
<tr>
<td>30.648</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>31.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>32.484</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>33.110</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>35.890</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>CPU/u0/RegDIL_5_s1/I0</td>
</tr>
<tr>
<td>36.516</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s1/F</td>
</tr>
<tr>
<td>36.521</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>CPU/u0/RegDIL_5_s0/I0</td>
</tr>
<tr>
<td>37.147</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>38.442</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C29</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.664, 37.352%; route: 19.457, 53.189%; tC2Q: 3.460, 9.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>28.213</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>29.022</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>CPU/u0/n1375_s14/I1</td>
</tr>
<tr>
<td>29.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s14/F</td>
</tr>
<tr>
<td>30.648</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>31.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>32.484</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>33.110</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>35.890</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>CPU/u0/RegDIL_5_s1/I0</td>
</tr>
<tr>
<td>36.516</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s1/F</td>
</tr>
<tr>
<td>36.521</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>CPU/u0/RegDIL_5_s0/I0</td>
</tr>
<tr>
<td>37.147</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>38.442</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.664, 37.352%; route: 19.457, 53.189%; tC2Q: 3.460, 9.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>28.213</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>29.022</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>CPU/u0/n1375_s14/I1</td>
</tr>
<tr>
<td>29.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s14/F</td>
</tr>
<tr>
<td>30.648</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>31.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>32.484</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>33.110</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>35.890</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>CPU/u0/RegDIL_5_s1/I0</td>
</tr>
<tr>
<td>36.516</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s1/F</td>
</tr>
<tr>
<td>36.521</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>CPU/u0/RegDIL_5_s0/I0</td>
</tr>
<tr>
<td>37.147</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>38.442</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.664, 37.352%; route: 19.457, 53.189%; tC2Q: 3.460, 9.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/DO_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.809</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>29.819</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>CPU/u0/n1484_s24/I1</td>
</tr>
<tr>
<td>30.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>32.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>CPU/u0/n1373_s7/I2</td>
</tr>
<tr>
<td>32.788</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>34.582</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>CPU/u0/n1373_s2/I2</td>
</tr>
<tr>
<td>35.614</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>36.775</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>CPU/u0/n1373_s0/I1</td>
</tr>
<tr>
<td>37.874</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s0/F</td>
</tr>
<tr>
<td>37.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/DO_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>CPU/u0/DO_7_s1/CLK</td>
</tr>
<tr>
<td>21.460</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>CPU/u0/DO_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.368, 39.896%; route: 18.186, 50.497%; tC2Q: 3.460, 9.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>28.121</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>28.540</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>CPU/u0/n1376_s10/I0</td>
</tr>
<tr>
<td>29.166</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s10/F</td>
</tr>
<tr>
<td>29.661</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td>CPU/u0/n1376_s14/I0</td>
</tr>
<tr>
<td>30.483</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s14/F</td>
</tr>
<tr>
<td>30.489</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>CPU/u0/n1376_s2/I2</td>
</tr>
<tr>
<td>31.521</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s2/F</td>
</tr>
<tr>
<td>34.289</td>
<td>2.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>CPU/u0/RegDIH_4_s1/I1</td>
</tr>
<tr>
<td>35.111</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s1/F</td>
</tr>
<tr>
<td>35.921</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>CPU/u0/RegDIL_4_s0/I2</td>
</tr>
<tr>
<td>37.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>38.172</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.241, 39.220%; route: 18.610, 51.252%; tC2Q: 3.460, 9.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.809</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>29.819</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>CPU/u0/n1484_s24/I1</td>
</tr>
<tr>
<td>30.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>32.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>CPU/u0/n1373_s7/I2</td>
</tr>
<tr>
<td>32.788</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>34.412</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>CPU/u0/RegDIH_7_s2/I0</td>
</tr>
<tr>
<td>35.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s2/F</td>
</tr>
<tr>
<td>36.517</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>CPU/u0/RegDIH_7_s0/I1</td>
</tr>
<tr>
<td>37.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>38.154</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.881, 38.246%; route: 18.953, 52.221%; tC2Q: 3.460, 9.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.809</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>29.819</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>CPU/u0/n1484_s24/I1</td>
</tr>
<tr>
<td>30.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>32.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>CPU/u0/n1373_s7/I2</td>
</tr>
<tr>
<td>32.788</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>35.067</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>CPU/u0/RegDIL_7_s2/I0</td>
</tr>
<tr>
<td>35.693</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s2/F</td>
</tr>
<tr>
<td>35.698</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>CPU/u0/RegDIL_7_s0/I1</td>
</tr>
<tr>
<td>36.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>38.103</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.817</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.962, 38.524%; route: 18.820, 51.929%; tC2Q: 3.460, 9.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/SP_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[3]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.320</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.081</td>
<td>2.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s14/I1</td>
</tr>
<tr>
<td>9.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s14/F</td>
</tr>
<tr>
<td>9.560</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>10.362</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>11.603</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>13.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.937</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>CPU/u0/n2206_s19/I2</td>
</tr>
<tr>
<td>15.969</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s19/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>CPU/u0/alu/n23_s12/I1</td>
</tr>
<tr>
<td>17.595</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s12/F</td>
</tr>
<tr>
<td>18.740</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>CPU/u0/alu/n23_s3/I2</td>
</tr>
<tr>
<td>19.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>21.032</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>CPU/u0/alu/n23_s11/I1</td>
</tr>
<tr>
<td>22.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s11/F</td>
</tr>
<tr>
<td>22.946</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>24.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>24.535</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>25.085</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>25.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>25.142</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>25.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>25.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>25.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>25.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>27.593</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>27.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>27.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>27.707</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>27.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>27.761</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.710</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CPU/u0/n1484_s20/I2</td>
</tr>
<tr>
<td>29.809</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s20/F</td>
</tr>
<tr>
<td>29.819</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>CPU/u0/n1484_s24/I1</td>
</tr>
<tr>
<td>30.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>32.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>CPU/u0/n1373_s7/I2</td>
</tr>
<tr>
<td>32.788</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>34.582</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>CPU/u0/n1373_s2/I2</td>
</tr>
<tr>
<td>35.614</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>37.090</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>CPU/u0/n1476_s4/I0</td>
</tr>
<tr>
<td>37.716</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1476_s4/F</td>
</tr>
<tr>
<td>37.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/SP_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.860</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>CPU/u0/SP_7_s1/CLK</td>
</tr>
<tr>
<td>21.460</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>CPU/u0/SP_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.895, 38.753%; route: 18.500, 51.597%; tC2Q: 3.460, 9.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.860, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIoutBuffer_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIBuffer_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PortSDout_24:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n743_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PortSDout_24</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R11C14[1][B]</td>
<td>PortSDout_s10/F</td>
</tr>
<tr>
<td>11.680</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>SPIoutBuffer_0_s2/CLK</td>
</tr>
<tr>
<td>12.013</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">SPIoutBuffer_0_s2/Q</td>
</tr>
<tr>
<td>12.616</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">SPIBuffer_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R12C14[1][B]</td>
<td>n743_s1/F</td>
</tr>
<tr>
<td>12.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>SPIBuffer_0_s2/CLK</td>
</tr>
<tr>
<td>12.180</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPIBuffer_0_s2</td>
</tr>
<tr>
<td>12.180</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>SPIBuffer_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.470</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.256</td>
<td>2.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.589</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_0_s0/Q</td>
</tr>
<tr>
<td>2.592</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>SerialKeyboard/n516_s2/I0</td>
</tr>
<tr>
<td>2.964</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n516_s2/F</td>
</tr>
<tr>
<td>2.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.256</td>
<td>2.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.256</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.256, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.256, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">HighClkPrescale_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>n1060_s2/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">n1060_s2/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">HighClkPrescale_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>VideoGenerator/n467_s2/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n467_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLKPreScale_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLKPreScale_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>CLKPreScale_0_s0/CLK</td>
</tr>
<tr>
<td>1.654</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">CLKPreScale_0_s0/Q</td>
</tr>
<tr>
<td>1.656</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>n732_s2/I0</td>
</tr>
<tr>
<td>2.028</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n732_s2/F</td>
</tr>
<tr>
<td>2.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">CLKPreScale_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>CLKPreScale_0_s0/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>CLKPreScale_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.150</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIclkCount_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIclkCount_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n743_20:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n743_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R12C14[1][B]</td>
<td>n743_s1/F</td>
</tr>
<tr>
<td>12.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>SPIclkCount_0_s4/CLK</td>
</tr>
<tr>
<td>12.483</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">SPIclkCount_0_s4/Q</td>
</tr>
<tr>
<td>12.487</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n754_s5/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n754_s5/F</td>
</tr>
<tr>
<td>12.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">SPIclkCount_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R12C14[1][B]</td>
<td>n743_s1/F</td>
</tr>
<tr>
<td>12.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>SPIclkCount_0_s4/CLK</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>SPIclkCount_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.150</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIclkCount_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIclkCount_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n743_20:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n743_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R12C14[1][B]</td>
<td>n743_s1/F</td>
</tr>
<tr>
<td>12.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>SPIclkCount_2_s3/CLK</td>
</tr>
<tr>
<td>12.483</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">SPIclkCount_2_s3/Q</td>
</tr>
<tr>
<td>12.487</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>n752_s3/I0</td>
</tr>
<tr>
<td>12.859</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">n752_s3/F</td>
</tr>
<tr>
<td>12.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">SPIclkCount_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R12C14[1][B]</td>
<td>n743_s1/F</td>
</tr>
<tr>
<td>12.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>SPIclkCount_2_s3/CLK</td>
</tr>
<tr>
<td>12.150</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>SPIclkCount_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R23C5[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_0_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>SerialKeyboard/SerialUART/n136_s15/I1</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n136_s15/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C5[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C5[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_2_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>SerialKeyboard/SerialUART/n134_s16/I2</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n134_s16/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C5[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_1_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C7[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_1_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>SerialKeyboard/SerialUART/n132_s18/I1</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n132_s18/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_1_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C5[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_4_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C5[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_4_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C5[0][A]</td>
<td>SerialKeyboard/SerialUART/n129_s20/I0</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C5[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n129_s20/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C5[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_4_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C5[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C5[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C5[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_5_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C5[1][A]</td>
<td>SerialKeyboard/SerialUART/n128_s18/I2</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C5[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n128_s18/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C5[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C5[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C5[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>VideoGenerator/ViewPortX_3_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_3_s0/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>VideoGenerator/n527_s3/I3</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n527_s3/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>VideoGenerator/ViewPortX_3_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>VideoGenerator/ViewPortX_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>VideoGenerator/ViewPortX_6_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_6_s0/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>VideoGenerator/n524_s3/I3</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n524_s3/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>VideoGenerator/ViewPortX_6_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>VideoGenerator/ViewPortX_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C7[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_0_s1/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>SerialKeyboard/SerialUART/n133_s20/I0</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n133_s20/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>VideoGenerator/ViewPortX_4_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_4_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>VideoGenerator/n526_s3/I0</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n526_s3/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>VideoGenerator/ViewPortX_4_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>VideoGenerator/ViewPortX_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>CPU/u0/R_1_s1/CLK</td>
</tr>
<tr>
<td>1.654</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_1_s1/Q</td>
</tr>
<tr>
<td>1.658</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>CPU/u0/n1109_s0/I2</td>
</tr>
<tr>
<td>2.030</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1109_s0/F</td>
</tr>
<tr>
<td>2.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>CPU/u0/R_1_s1/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>CPU/u0/R_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>CPU/u0/R_2_s1/CLK</td>
</tr>
<tr>
<td>1.654</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_2_s1/Q</td>
</tr>
<tr>
<td>1.658</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>CPU/u0/n1108_s0/I2</td>
</tr>
<tr>
<td>2.030</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1108_s0/F</td>
</tr>
<tr>
<td>2.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>CPU/u0/R_2_s1/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>CPU/u0/R_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>CPU/u0/R_4_s1/CLK</td>
</tr>
<tr>
<td>1.654</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_4_s1/Q</td>
</tr>
<tr>
<td>1.658</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>CPU/u0/n1106_s0/I1</td>
</tr>
<tr>
<td>2.030</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1106_s0/F</td>
</tr>
<tr>
<td>2.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>CPU/u0/R_4_s1/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>CPU/u0/R_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>VideoGenerator/Ycounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_0_s0/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>VideoGenerator/n458_s2/I0</td>
</tr>
<tr>
<td>2.405</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n458_s2/F</td>
</tr>
<tr>
<td>2.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>VideoGenerator/Ycounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/TState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/TState_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>CPU/u0/TState_1_s1/CLK</td>
</tr>
<tr>
<td>1.654</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/TState_1_s1/Q</td>
</tr>
<tr>
<td>1.659</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>CPU/u0/n2449_s2/I1</td>
</tr>
<tr>
<td>2.031</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2449_s2/F</td>
</tr>
<tr>
<td>2.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/TState_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>CPU/u0/TState_1_s1/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>CPU/u0/TState_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R22C6[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_0_s0/Q</td>
</tr>
<tr>
<td>2.034</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][A]</td>
<td>SerialKeyboard/SerialUART/n139_s9/I1</td>
</tr>
<tr>
<td>2.406</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C6[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n139_s9/F</td>
</tr>
<tr>
<td>2.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C6[1][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R22C6[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
</tr>
<tr>
<td>2.034</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[0][A]</td>
<td>SerialKeyboard/SerialUART/n138_s6/I3</td>
</tr>
<tr>
<td>2.406</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C6[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n138_s6/F</td>
</tr>
<tr>
<td>2.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C6[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>VideoGenerator/ViewPortX_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_0_s0/Q</td>
</tr>
<tr>
<td>2.034</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>VideoGenerator/n541_s2/I0</td>
</tr>
<tr>
<td>2.406</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n541_s2/F</td>
</tr>
<tr>
<td>2.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>VideoGenerator/ViewPortX_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>VideoGenerator/ViewPortX_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/TState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/TState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>CPU/u0/TState_0_s1/CLK</td>
</tr>
<tr>
<td>1.654</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/TState_0_s1/Q</td>
</tr>
<tr>
<td>1.662</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>CPU/u0/n2450_s2/I0</td>
</tr>
<tr>
<td>2.034</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2450_s2/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/TState_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>491</td>
<td>R14C13[0][A]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>CPU/u0/TState_0_s1/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>CPU/u0/TState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.320, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>SerialKeyboard/reg7F_3_s1/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C13[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s1/Q</td>
</tr>
<tr>
<td>3.985</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][A]</td>
<td>SerialKeyboard/n720_s3/I0</td>
</tr>
<tr>
<td>5.084</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C13[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n720_s3/F</td>
</tr>
<tr>
<td>6.379</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[1][B]</td>
<td>SerialKeyboard/n285_s1/I3</td>
</tr>
<tr>
<td>7.005</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n285_s1/F</td>
</tr>
<tr>
<td>8.303</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[1][B]</td>
<td>SerialKeyboard/n1070_s0/I0</td>
</tr>
<tr>
<td>9.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C13[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1070_s0/F</td>
</tr>
<tr>
<td>11.113</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>SerialKeyboard/reg7F_3_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 34.765%; route: 4.715, 59.456%; tC2Q: 0.458, 5.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>SerialKeyboard/regEF_5_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C7[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s0/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[3][A]</td>
<td>SerialKeyboard/n680_s3/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C7[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n680_s3/F</td>
</tr>
<tr>
<td>6.043</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>SerialKeyboard/n309_s1/I3</td>
</tr>
<tr>
<td>6.865</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C9[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n309_s1/F</td>
</tr>
<tr>
<td>7.359</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[0][B]</td>
<td>SerialKeyboard/n993_s0/I0</td>
</tr>
<tr>
<td>8.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C7[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n993_s0/F</td>
</tr>
<tr>
<td>10.236</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][A]</td>
<td>SerialKeyboard/regEF_5_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C7[2][A]</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 42.813%; route: 3.576, 50.690%; tC2Q: 0.458, 6.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][A]</td>
<td>SerialKeyboard/regF7_3_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C18[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s0/Q</td>
</tr>
<tr>
<td>4.062</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][B]</td>
<td>SerialKeyboard/n133_s2/I1</td>
</tr>
<tr>
<td>5.094</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C18[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n133_s2/F</td>
</tr>
<tr>
<td>5.584</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>SerialKeyboard/n133_s1/I3</td>
</tr>
<tr>
<td>6.616</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n133_s1/F</td>
</tr>
<tr>
<td>7.111</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[0][B]</td>
<td>SerialKeyboard/n980_s0/I0</td>
</tr>
<tr>
<td>7.737</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C18[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n980_s0/F</td>
</tr>
<tr>
<td>9.515</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>SerialKeyboard/regF7_3_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.690, 42.478%; route: 3.184, 50.284%; tC2Q: 0.458, 7.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>SerialKeyboard/regBF_1_s1/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C5[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s1/Q</td>
</tr>
<tr>
<td>3.985</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][B]</td>
<td>SerialKeyboard/n712_s3/I0</td>
</tr>
<tr>
<td>5.084</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C5[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n712_s3/F</td>
</tr>
<tr>
<td>5.911</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][B]</td>
<td>SerialKeyboard/n337_s1/I3</td>
</tr>
<tr>
<td>6.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C7[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n337_s1/F</td>
</tr>
<tr>
<td>7.756</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[3][A]</td>
<td>SerialKeyboard/n1054_s0/I0</td>
</tr>
<tr>
<td>8.855</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C5[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1054_s0/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[2][A]</td>
<td>SerialKeyboard/regBF_1_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C5[2][A]</td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 53.664%; route: 2.331, 38.721%; tC2Q: 0.458, 7.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>SerialKeyboard/reg7F_3_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R22C13[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s4/Q</td>
</tr>
<tr>
<td>13.156</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[3][A]</td>
<td>SerialKeyboard/n720_s3/I2</td>
</tr>
<tr>
<td>13.782</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C13[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n720_s3/F</td>
</tr>
<tr>
<td>15.076</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[1][B]</td>
<td>SerialKeyboard/n285_s1/I3</td>
</tr>
<tr>
<td>15.702</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n285_s1/F</td>
</tr>
<tr>
<td>17.000</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[1][B]</td>
<td>SerialKeyboard/n1070_s0/I0</td>
</tr>
<tr>
<td>18.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C13[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1070_s0/F</td>
</tr>
<tr>
<td>19.810</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>23.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[1][A]</td>
<td>SerialKeyboard/reg7F_3_s0/CLK</td>
</tr>
<tr>
<td>23.152</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
<tr>
<td>23.109</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C13[1][A]</td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.284, 30.650%; route: 4.709, 63.199%; tC2Q: 0.458, 6.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>SerialKeyboard/regDF_2_s1/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C11[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s1/Q</td>
</tr>
<tr>
<td>3.985</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[0][B]</td>
<td>SerialKeyboard/n698_s3/I0</td>
</tr>
<tr>
<td>5.084</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C11[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n698_s3/F</td>
</tr>
<tr>
<td>5.095</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[3][A]</td>
<td>SerialKeyboard/n105_s1/I3</td>
</tr>
<tr>
<td>6.156</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C11[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n105_s1/F</td>
</tr>
<tr>
<td>6.579</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[2][B]</td>
<td>SerialKeyboard/n1026_s0/I0</td>
</tr>
<tr>
<td>7.205</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C11[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1026_s0/F</td>
</tr>
<tr>
<td>8.983</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11[2][A]</td>
<td>SerialKeyboard/regDF_2_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C11[2][A]</td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 48.028%; route: 2.556, 44.071%; tC2Q: 0.458, 7.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>SerialKeyboard/regEF_4_s1/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s1/Q</td>
</tr>
<tr>
<td>3.979</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>SerialKeyboard/n682_s3/I0</td>
</tr>
<tr>
<td>5.011</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n682_s3/F</td>
</tr>
<tr>
<td>5.022</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>SerialKeyboard/n473_s1/I3</td>
</tr>
<tr>
<td>6.121</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n473_s1/F</td>
</tr>
<tr>
<td>6.138</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>SerialKeyboard/n997_s0/I0</td>
</tr>
<tr>
<td>7.170</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n997_s0/F</td>
</tr>
<tr>
<td>8.948</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td>SerialKeyboard/regEF_4_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[1][A]</td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.163, 54.858%; route: 2.144, 37.193%; tC2Q: 0.458, 7.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>SerialKeyboard/regDF_0_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C10[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s0/Q</td>
</tr>
<tr>
<td>4.061</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[2][B]</td>
<td>SerialKeyboard/n702_s3/I1</td>
</tr>
<tr>
<td>5.160</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C10[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n702_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[0][B]</td>
<td>SerialKeyboard/n150_s1/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C10[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n150_s1/F</td>
</tr>
<tr>
<td>6.219</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[3][A]</td>
<td>SerialKeyboard/n1034_s0/I0</td>
</tr>
<tr>
<td>7.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C10[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1034_s0/F</td>
</tr>
<tr>
<td>8.776</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[1][A]</td>
<td>SerialKeyboard/regDF_0_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C10[1][A]</td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 57.742%; route: 1.906, 34.065%; tC2Q: 0.458, 8.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>SerialKeyboard/regF7_0_s1/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_0_s1/Q</td>
</tr>
<tr>
<td>3.985</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[3][A]</td>
<td>SerialKeyboard/n678_s3/I0</td>
</tr>
<tr>
<td>5.017</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C8[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n678_s3/F</td>
</tr>
<tr>
<td>5.028</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>SerialKeyboard/n144_s1/I3</td>
</tr>
<tr>
<td>5.850</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C8[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n144_s1/F</td>
</tr>
<tr>
<td>5.867</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>SerialKeyboard/n989_s0/I0</td>
</tr>
<tr>
<td>6.966</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n989_s0/F</td>
</tr>
<tr>
<td>8.744</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[2][A]</td>
<td>SerialKeyboard/regF7_0_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_0_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[2][A]</td>
<td>SerialKeyboard/regF7_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 53.097%; route: 2.150, 38.662%; tC2Q: 0.458, 8.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[2][B]</td>
<td>SerialKeyboard/reg7F_0_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C10[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_0_s0/Q</td>
</tr>
<tr>
<td>3.985</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[1][A]</td>
<td>SerialKeyboard/n726_s4/I1</td>
</tr>
<tr>
<td>5.084</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C10[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n726_s4/F</td>
</tr>
<tr>
<td>5.894</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>SerialKeyboard/n1082_s1/I2</td>
</tr>
<tr>
<td>6.716</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C10[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1082_s1/F</td>
</tr>
<tr>
<td>8.501</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td>SerialKeyboard/reg7F_0_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_0_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C10[1][A]</td>
<td>SerialKeyboard/reg7F_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 36.118%; route: 2.939, 55.264%; tC2Q: 0.458, 8.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFD_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>SerialKeyboard/regFD_2_s1/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s1/Q</td>
</tr>
<tr>
<td>3.985</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[3][A]</td>
<td>SerialKeyboard/n650_s3/I0</td>
</tr>
<tr>
<td>5.084</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C11[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n650_s3/F</td>
</tr>
<tr>
<td>5.095</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[3][B]</td>
<td>SerialKeyboard/n17_s1/I2</td>
</tr>
<tr>
<td>5.897</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C11[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n17_s1/F</td>
</tr>
<tr>
<td>6.320</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>SerialKeyboard/n936_s0/I0</td>
</tr>
<tr>
<td>7.419</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n936_s0/F</td>
</tr>
<tr>
<td>8.228</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[2][A]</td>
<td>SerialKeyboard/regFD_2_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C11[2][A]</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 59.457%; route: 1.587, 31.460%; tC2Q: 0.458, 9.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFE_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFE_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>SerialKeyboard/regFE_3_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C8[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFE_3_s0/Q</td>
</tr>
<tr>
<td>4.448</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>SerialKeyboard/n636_s3/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n636_s3/F</td>
</tr>
<tr>
<td>5.569</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>SerialKeyboard/n911_s1/I2</td>
</tr>
<tr>
<td>6.391</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n911_s1/F</td>
</tr>
<tr>
<td>8.169</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFE_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>SerialKeyboard/regFE_3_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFE_3_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>SerialKeyboard/regFE_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 38.522%; route: 2.607, 52.287%; tC2Q: 0.458, 9.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFD_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFD_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>SerialKeyboard/regFD_3_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C13[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_3_s0/Q</td>
</tr>
<tr>
<td>4.059</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>SerialKeyboard/n648_s3/I1</td>
</tr>
<tr>
<td>5.085</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C13[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n648_s3/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>SerialKeyboard/n932_s1/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n932_s1/F</td>
</tr>
<tr>
<td>8.115</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>SerialKeyboard/regFD_3_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFD_3_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>SerialKeyboard/regFD_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.848, 37.465%; route: 2.626, 53.243%; tC2Q: 0.458, 9.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.175</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>SerialKeyboard/regDF_1_s1/CLK</td>
</tr>
<tr>
<td>3.633</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C9[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_1_s1/Q</td>
</tr>
<tr>
<td>4.056</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>SerialKeyboard/n700_s3/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C10[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n700_s3/F</td>
</tr>
<tr>
<td>5.510</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[2][B]</td>
<td>SerialKeyboard/n1030_s1/I2</td>
</tr>
<tr>
<td>6.332</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C9[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1030_s1/F</td>
</tr>
<tr>
<td>8.111</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>SerialKeyboard/regDF_1_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_1_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>SerialKeyboard/regDF_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.175, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.848, 37.435%; route: 2.630, 53.280%; tC2Q: 0.458, 9.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFB_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFB_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[1][A]</td>
<td>SerialKeyboard/regFB_2_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C7[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFB_2_s0/Q</td>
</tr>
<tr>
<td>4.061</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[1][B]</td>
<td>SerialKeyboard/n112_s4/I1</td>
</tr>
<tr>
<td>5.160</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C7[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n112_s4/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][B]</td>
<td>SerialKeyboard/n960_s0/I0</td>
</tr>
<tr>
<td>6.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C7[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n960_s0/F</td>
</tr>
<tr>
<td>8.053</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFB_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][A]</td>
<td>SerialKeyboard/regFB_2_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFB_2_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C7[2][A]</td>
<td>SerialKeyboard/regFB_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 45.125%; route: 2.215, 45.465%; tC2Q: 0.458, 9.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFE_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFE_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>SerialKeyboard/regFE_5_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C17[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFE_5_s0/Q</td>
</tr>
<tr>
<td>4.061</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>SerialKeyboard/n632_s3/I1</td>
</tr>
<tr>
<td>5.093</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C17[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n632_s3/F</td>
</tr>
<tr>
<td>5.114</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>SerialKeyboard/n901_s1/I2</td>
</tr>
<tr>
<td>6.213</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n901_s1/F</td>
</tr>
<tr>
<td>7.992</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFE_5_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>SerialKeyboard/regFE_5_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFE_5_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>SerialKeyboard/regFE_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 44.309%; route: 2.220, 46.161%; tC2Q: 0.458, 9.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][A]</td>
<td>SerialKeyboard/regEF_5_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C7[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s4/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[3][A]</td>
<td>SerialKeyboard/n680_s3/I2</td>
</tr>
<tr>
<td>13.787</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C7[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n680_s3/F</td>
</tr>
<tr>
<td>14.283</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>SerialKeyboard/n309_s1/I3</td>
</tr>
<tr>
<td>15.105</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C9[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n309_s1/F</td>
</tr>
<tr>
<td>15.940</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>SerialKeyboard/n991_s0/I1</td>
</tr>
<tr>
<td>16.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n991_s0/F</td>
</tr>
<tr>
<td>18.751</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>23.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>SerialKeyboard/regEF_5_s1/CLK</td>
</tr>
<tr>
<td>23.152</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_5_s1</td>
</tr>
<tr>
<td>23.109</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>SerialKeyboard/regEF_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.480, 38.794%; route: 3.454, 54.036%; tC2Q: 0.458, 7.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td>SerialKeyboard/regEF_1_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C14[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_1_s0/Q</td>
</tr>
<tr>
<td>4.062</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td>SerialKeyboard/n113_s1/I1</td>
</tr>
<tr>
<td>5.094</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C14[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n113_s1/F</td>
</tr>
<tr>
<td>5.111</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>SerialKeyboard/n1006_s0/I0</td>
</tr>
<tr>
<td>6.143</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1006_s0/F</td>
</tr>
<tr>
<td>7.921</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>SerialKeyboard/regEF_1_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_1_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>SerialKeyboard/regEF_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 43.559%; route: 2.216, 46.769%; tC2Q: 0.458, 9.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>SerialKeyboard/regEF_0_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C14[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_0_s0/Q</td>
</tr>
<tr>
<td>3.995</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>SerialKeyboard/n322_s3/I2</td>
</tr>
<tr>
<td>5.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n322_s3/F</td>
</tr>
<tr>
<td>5.043</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>SerialKeyboard/n1010_s0/I0</td>
</tr>
<tr>
<td>6.142</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1010_s0/F</td>
</tr>
<tr>
<td>7.920</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td>SerialKeyboard/regEF_0_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_0_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14[2][A]</td>
<td>SerialKeyboard/regEF_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 44.974%; route: 2.149, 45.354%; tC2Q: 0.458, 9.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td>SerialKeyboard/reg7F_1_s1/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C6[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s1/Q</td>
</tr>
<tr>
<td>3.985</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[3][B]</td>
<td>SerialKeyboard/n724_s3/I0</td>
</tr>
<tr>
<td>5.084</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C6[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n724_s3/F</td>
</tr>
<tr>
<td>5.106</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[3][A]</td>
<td>SerialKeyboard/n1078_s1/I2</td>
</tr>
<tr>
<td>6.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C6[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1078_s1/F</td>
</tr>
<tr>
<td>7.766</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>SerialKeyboard/reg7F_1_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 46.485%; route: 1.995, 43.517%; tC2Q: 0.458, 9.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFE_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFE_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>SerialKeyboard/regFE_4_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C15[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFE_4_s0/Q</td>
</tr>
<tr>
<td>4.061</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[3][A]</td>
<td>SerialKeyboard/n634_s3/I1</td>
</tr>
<tr>
<td>5.093</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R20C15[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n634_s3/F</td>
</tr>
<tr>
<td>5.114</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][B]</td>
<td>SerialKeyboard/n907_s1/I2</td>
</tr>
<tr>
<td>5.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C15[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n907_s1/F</td>
</tr>
<tr>
<td>7.715</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFE_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>SerialKeyboard/regFE_4_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFE_4_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>SerialKeyboard/regFE_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 40.906%; route: 2.220, 48.982%; tC2Q: 0.458, 10.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>SerialKeyboard/regF7_3_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R21C18[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s4/Q</td>
</tr>
<tr>
<td>13.238</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][B]</td>
<td>SerialKeyboard/n133_s2/I2</td>
</tr>
<tr>
<td>14.060</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C18[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n133_s2/F</td>
</tr>
<tr>
<td>14.550</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>SerialKeyboard/n133_s1/I3</td>
</tr>
<tr>
<td>15.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n133_s1/F</td>
</tr>
<tr>
<td>16.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[0][B]</td>
<td>SerialKeyboard/n980_s0/I0</td>
</tr>
<tr>
<td>16.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C18[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n980_s0/F</td>
</tr>
<tr>
<td>18.481</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>23.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][A]</td>
<td>SerialKeyboard/regF7_3_s0/CLK</td>
</tr>
<tr>
<td>23.152</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_3_s0</td>
</tr>
<tr>
<td>23.109</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C18[1][A]</td>
<td>SerialKeyboard/regF7_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.480, 40.505%; route: 3.184, 52.009%; tC2Q: 0.458, 7.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][A]</td>
<td>SerialKeyboard/regEF_5_s4/G</td>
</tr>
<tr>
<td>12.817</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C7[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s4/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[3][A]</td>
<td>SerialKeyboard/n680_s3/I2</td>
</tr>
<tr>
<td>13.787</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C7[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n680_s3/F</td>
</tr>
<tr>
<td>14.283</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>SerialKeyboard/n309_s1/I3</td>
</tr>
<tr>
<td>15.105</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C9[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n309_s1/F</td>
</tr>
<tr>
<td>15.599</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[0][B]</td>
<td>SerialKeyboard/n993_s0/I0</td>
</tr>
<tr>
<td>16.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C7[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n993_s0/F</td>
</tr>
<tr>
<td>18.476</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>23.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>SerialKeyboard/regEF_5_s0/CLK</td>
</tr>
<tr>
<td>23.152</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
<tr>
<td>23.109</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 41.630%; route: 3.113, 50.879%; tC2Q: 0.458, 7.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFD_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFD_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>SerialKeyboard/regFD_0_s1/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_0_s1/Q</td>
</tr>
<tr>
<td>3.985</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>SerialKeyboard/n654_s3/I0</td>
</tr>
<tr>
<td>5.084</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n654_s3/F</td>
</tr>
<tr>
<td>5.106</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>SerialKeyboard/n944_s1/I2</td>
</tr>
<tr>
<td>6.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n944_s1/F</td>
</tr>
<tr>
<td>7.596</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>SerialKeyboard/regFD_0_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFD_0_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>SerialKeyboard/regFD_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 48.278%; route: 1.825, 41.338%; tC2Q: 0.458, 10.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>3.182</td>
<td>3.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[0][A]</td>
<td>SerialKeyboard/regDF_4_s0/CLK</td>
</tr>
<tr>
<td>3.640</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C8[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_4_s0/Q</td>
</tr>
<tr>
<td>3.985</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][B]</td>
<td>SerialKeyboard/n694_s3/I1</td>
</tr>
<tr>
<td>5.084</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C8[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n694_s3/F</td>
</tr>
<tr>
<td>5.095</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[0][B]</td>
<td>SerialKeyboard/n117_s1/I3</td>
</tr>
<tr>
<td>6.127</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C8[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n117_s1/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[3][B]</td>
<td>SerialKeyboard/n1018_s0/I0</td>
</tr>
<tr>
<td>7.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C8[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1018_s0/F</td>
</tr>
<tr>
<td>7.589</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.358</td>
<td>2.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[1][A]</td>
<td>SerialKeyboard/regDF_4_s4/G</td>
</tr>
<tr>
<td>12.328</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_4_s4</td>
</tr>
<tr>
<td>12.285</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C8[1][A]</td>
<td>SerialKeyboard/regDF_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.824</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.182, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 73.300%; route: 0.718, 16.299%; tC2Q: 0.458, 10.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.358, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_26_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_26_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_27_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_27_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_28_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_28_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_29_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_29_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.896, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R23C4[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>R16C8[2][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.269</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td>2.314</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.897, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_31_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_29_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClk_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClk_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClk_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_28_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_17_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_9_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>491</td>
<td>AmoreAccurateClk_4</td>
<td>-19.086</td>
<td>2.677</td>
</tr>
<tr>
<td>177</td>
<td>clk25mhz</td>
<td>13.986</td>
<td>0.262</td>
</tr>
<tr>
<td>167</td>
<td>RX_Strobe</td>
<td>-4.607</td>
<td>3.177</td>
</tr>
<tr>
<td>124</td>
<td>CPU_INT_n</td>
<td>0.569</td>
<td>4.405</td>
</tr>
<tr>
<td>105</td>
<td>IR[2]</td>
<td>-11.446</td>
<td>4.595</td>
</tr>
<tr>
<td>101</td>
<td>IR[1]</td>
<td>-13.165</td>
<td>4.754</td>
</tr>
<tr>
<td>93</td>
<td>IR[3]</td>
<td>-12.449</td>
<td>5.852</td>
</tr>
<tr>
<td>91</td>
<td>IR[0]</td>
<td>-14.331</td>
<td>5.722</td>
</tr>
<tr>
<td>86</td>
<td>IR[5]</td>
<td>-11.974</td>
<td>7.971</td>
</tr>
<tr>
<td>83</td>
<td>IR_4[4]</td>
<td>-10.661</td>
<td>3.168</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R15C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R24C23</td>
<td>83.33%</td>
</tr>
<tr>
<td>R15C28</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C8</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C16</td>
<td>81.94%</td>
</tr>
<tr>
<td>R22C17</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C32</td>
<td>81.94%</td>
</tr>
<tr>
<td>R13C14</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C28</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
