#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Nov 21 15:57:56 2025
# Process ID         : 39288
# Current directory  : C:/AES-128_CTR_parallel_pipeline/AES-128_CTR
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent33556 C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.xpr
# Log file           : C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/vivado.log
# Journal file       : C:/AES-128_CTR_parallel_pipeline/AES-128_CTR\vivado.jou
# Running On         : BOOK-48STL6P6JS
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 5 125H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 18
# Host memory        : 16728 MB
# Swap memory        : 21474 MB
# Total Virtual      : 38203 MB
# Available Virtual  : 18525 MB
#-----------------------------------------------------------
start_gui
open_project C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1681.008 ; gain = 176.070
update_compile_order -fileset sources_1
add_files -norecurse C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.srcs/sources_1/imports/new/ghash_core.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Fri Nov 21 16:00:01 2025] Launched synth_1...
Run output will be captured here: C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Fri Nov 21 16:02:44 2025] Launched impl_1...
Run output will be captured here: C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1970.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.215 . Memory (MB): peak = 2127.688 ; gain = 18.668
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2784.305 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2784.305 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2816.176 ; gain = 31.871
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.176 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.467 . Memory (MB): peak = 2840.125 ; gain = 23.949
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2840.125 ; gain = 55.820
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2840.125 ; gain = 55.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2840.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 394 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 388 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3324.172 ; gain = 1613.562
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3410.148 ; gain = 75.961
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Nov 21 16:08:25 2025] Launched impl_1...
Run output will be captured here: C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2025.1
  **** Build date : May  6 2025 at 09:15:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 14 2025-04:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3743.668 ; gain = 13.887
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645810A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Nov 21 16:09:37 2025] Launched impl_1...
Run output will be captured here: C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-48] File not found: C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/impl_1/debug_nets.ltx
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-48] File not found: C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/impl_1/debug_nets.ltx
set_property PROBES.FILE {C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\ghash_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\top.v:]
ERROR: [Common 17-180] Spawn failed: 작업을 완료했습니다.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\ghash_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\ghash_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\ghash_core.v:]
ERROR: [Common 17-180] Spawn failed: 작업을 완료했습니다.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\ghash_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\ghash_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\ghash_core.v:]
ERROR: [Common 17-180] Spawn failed: 작업을 완료했습니다.

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.srcs/utils_1/imports/synth_1/top.dcp with file C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Fri Nov 21 16:27:05 2025] Launched synth_1...
Run output will be captured here: C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/synth_1

launch_runs synth_1 -jobs 16
[Fri Nov 21 16:27:31 2025] Launched synth_1...
Run output will be captured here: C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/synth_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292645810A
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.gen/sources_1/ip/keystream_fifo/keystream_fifo.dcp' for cell 'u_keystream_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 3761.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14877 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.gen/sources_1/ip/keystream_fifo/keystream_fifo.xdc] for cell 'u_keystream_fifo/U0'
Finished Parsing XDC File [c:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.gen/sources_1/ip/keystream_fifo/keystream_fifo.xdc] for cell 'u_keystream_fifo/U0'
Parsing XDC File [C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.srcs/constrs_1/imports/new/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.srcs/constrs_1/imports/new/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3761.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3803.250 ; gain = 42.035
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list CLK100MHZ_IBUF_BUFG ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {pipe_out_data[1][0]} {pipe_out_data[1][1]} {pipe_out_data[1][2]} {pipe_out_data[1][3]} {pipe_out_data[1][4]} {pipe_out_data[1][5]} {pipe_out_data[1][6]} {pipe_out_data[1][7]} {pipe_out_data[1][8]} {pipe_out_data[1][9]} {pipe_out_data[1][10]} {pipe_out_data[1][11]} {pipe_out_data[1][12]} {pipe_out_data[1][13]} {pipe_out_data[1][14]} {pipe_out_data[1][15]} {pipe_out_data[1][16]} {pipe_out_data[1][17]} {pipe_out_data[1][18]} {pipe_out_data[1][19]} {pipe_out_data[1][20]} {pipe_out_data[1][21]} {pipe_out_data[1][22]} {pipe_out_data[1][23]} {pipe_out_data[1][24]} {pipe_out_data[1][25]} {pipe_out_data[1][26]} {pipe_out_data[1][27]} {pipe_out_data[1][28]} {pipe_out_data[1][29]} {pipe_out_data[1][30]} {pipe_out_data[1][31]} {pipe_out_data[1][32]} {pipe_out_data[1][33]} {pipe_out_data[1][34]} {pipe_out_data[1][35]} {pipe_out_data[1][36]} {pipe_out_data[1][37]} {pipe_out_data[1][38]} {pipe_out_data[1][39]} {pipe_out_data[1][40]} {pipe_out_data[1][41]} {pipe_out_data[1][42]} {pipe_out_data[1][43]} {pipe_out_data[1][44]} {pipe_out_data[1][45]} {pipe_out_data[1][46]} {pipe_out_data[1][47]} {pipe_out_data[1][48]} {pipe_out_data[1][49]} {pipe_out_data[1][50]} {pipe_out_data[1][51]} {pipe_out_data[1][52]} {pipe_out_data[1][53]} {pipe_out_data[1][54]} {pipe_out_data[1][55]} {pipe_out_data[1][56]} {pipe_out_data[1][57]} {pipe_out_data[1][58]} {pipe_out_data[1][59]} {pipe_out_data[1][60]} {pipe_out_data[1][61]} {pipe_out_data[1][62]} {pipe_out_data[1][63]} {pipe_out_data[1][64]} {pipe_out_data[1][65]} {pipe_out_data[1][66]} {pipe_out_data[1][67]} {pipe_out_data[1][68]} {pipe_out_data[1][69]} {pipe_out_data[1][70]} {pipe_out_data[1][71]} {pipe_out_data[1][72]} {pipe_out_data[1][73]} {pipe_out_data[1][74]} {pipe_out_data[1][75]} {pipe_out_data[1][76]} {pipe_out_data[1][77]} {pipe_out_data[1][78]} {pipe_out_data[1][79]} {pipe_out_data[1][80]} {pipe_out_data[1][81]} {pipe_out_data[1][82]} {pipe_out_data[1][83]} {pipe_out_data[1][84]} {pipe_out_data[1][85]} {pipe_out_data[1][86]} {pipe_out_data[1][87]} {pipe_out_data[1][88]} {pipe_out_data[1][89]} {pipe_out_data[1][90]} {pipe_out_data[1][91]} {pipe_out_data[1][92]} {pipe_out_data[1][93]} {pipe_out_data[1][94]} {pipe_out_data[1][95]} {pipe_out_data[1][96]} {pipe_out_data[1][97]} {pipe_out_data[1][98]} {pipe_out_data[1][99]} {pipe_out_data[1][100]} {pipe_out_data[1][101]} {pipe_out_data[1][102]} {pipe_out_data[1][103]} {pipe_out_data[1][104]} {pipe_out_data[1][105]} {pipe_out_data[1][106]} {pipe_out_data[1][107]} {pipe_out_data[1][108]} {pipe_out_data[1][109]} {pipe_out_data[1][110]} {pipe_out_data[1][111]} {pipe_out_data[1][112]} {pipe_out_data[1][113]} {pipe_out_data[1][114]} {pipe_out_data[1][115]} {pipe_out_data[1][116]} {pipe_out_data[1][117]} {pipe_out_data[1][118]} {pipe_out_data[1][119]} {pipe_out_data[1][120]} {pipe_out_data[1][121]} {pipe_out_data[1][122]} {pipe_out_data[1][123]} {pipe_out_data[1][124]} {pipe_out_data[1][125]} {pipe_out_data[1][126]} {pipe_out_data[1][127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {nonce_counter_reg[0]} {nonce_counter_reg[1]} {nonce_counter_reg[2]} {nonce_counter_reg[3]} {nonce_counter_reg[4]} {nonce_counter_reg[5]} {nonce_counter_reg[6]} {nonce_counter_reg[7]} {nonce_counter_reg[8]} {nonce_counter_reg[9]} {nonce_counter_reg[10]} {nonce_counter_reg[11]} {nonce_counter_reg[12]} {nonce_counter_reg[13]} {nonce_counter_reg[14]} {nonce_counter_reg[15]} {nonce_counter_reg[16]} {nonce_counter_reg[17]} {nonce_counter_reg[18]} {nonce_counter_reg[19]} {nonce_counter_reg[20]} {nonce_counter_reg[21]} {nonce_counter_reg[22]} {nonce_counter_reg[23]} {nonce_counter_reg[24]} {nonce_counter_reg[25]} {nonce_counter_reg[26]} {nonce_counter_reg[27]} {nonce_counter_reg[28]} {nonce_counter_reg[29]} {nonce_counter_reg[30]} {nonce_counter_reg[31]} {nonce_counter_reg[32]} {nonce_counter_reg[33]} {nonce_counter_reg[34]} {nonce_counter_reg[35]} {nonce_counter_reg[36]} {nonce_counter_reg[37]} {nonce_counter_reg[38]} {nonce_counter_reg[39]} {nonce_counter_reg[40]} {nonce_counter_reg[41]} {nonce_counter_reg[42]} {nonce_counter_reg[43]} {nonce_counter_reg[44]} {nonce_counter_reg[45]} {nonce_counter_reg[46]} {nonce_counter_reg[47]} {nonce_counter_reg[48]} {nonce_counter_reg[49]} {nonce_counter_reg[50]} {nonce_counter_reg[51]} {nonce_counter_reg[52]} {nonce_counter_reg[53]} {nonce_counter_reg[54]} {nonce_counter_reg[55]} {nonce_counter_reg[56]} {nonce_counter_reg[57]} {nonce_counter_reg[58]} {nonce_counter_reg[59]} {nonce_counter_reg[60]} {nonce_counter_reg[61]} {nonce_counter_reg[62]} {nonce_counter_reg[63]} {nonce_counter_reg[64]} {nonce_counter_reg[65]} {nonce_counter_reg[66]} {nonce_counter_reg[67]} {nonce_counter_reg[68]} {nonce_counter_reg[69]} {nonce_counter_reg[70]} {nonce_counter_reg[71]} {nonce_counter_reg[72]} {nonce_counter_reg[73]} {nonce_counter_reg[74]} {nonce_counter_reg[75]} {nonce_counter_reg[76]} {nonce_counter_reg[77]} {nonce_counter_reg[78]} {nonce_counter_reg[79]} {nonce_counter_reg[80]} {nonce_counter_reg[81]} {nonce_counter_reg[82]} {nonce_counter_reg[83]} {nonce_counter_reg[84]} {nonce_counter_reg[85]} {nonce_counter_reg[86]} {nonce_counter_reg[87]} {nonce_counter_reg[88]} {nonce_counter_reg[89]} {nonce_counter_reg[90]} {nonce_counter_reg[91]} {nonce_counter_reg[92]} {nonce_counter_reg[93]} {nonce_counter_reg[94]} {nonce_counter_reg[95]} {nonce_counter_reg[96]} {nonce_counter_reg[97]} {nonce_counter_reg[98]} {nonce_counter_reg[99]} {nonce_counter_reg[100]} {nonce_counter_reg[101]} {nonce_counter_reg[102]} {nonce_counter_reg[103]} {nonce_counter_reg[104]} {nonce_counter_reg[105]} {nonce_counter_reg[106]} {nonce_counter_reg[107]} {nonce_counter_reg[108]} {nonce_counter_reg[109]} {nonce_counter_reg[110]} {nonce_counter_reg[111]} {nonce_counter_reg[112]} {nonce_counter_reg[113]} {nonce_counter_reg[114]} {nonce_counter_reg[115]} {nonce_counter_reg[116]} {nonce_counter_reg[117]} {nonce_counter_reg[118]} {nonce_counter_reg[119]} {nonce_counter_reg[120]} {nonce_counter_reg[121]} {nonce_counter_reg[122]} {nonce_counter_reg[123]} {nonce_counter_reg[124]} {nonce_counter_reg[125]} {nonce_counter_reg[126]} {nonce_counter_reg[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {keystream_fifo_rd_data[0]} {keystream_fifo_rd_data[1]} {keystream_fifo_rd_data[2]} {keystream_fifo_rd_data[3]} {keystream_fifo_rd_data[4]} {keystream_fifo_rd_data[5]} {keystream_fifo_rd_data[6]} {keystream_fifo_rd_data[7]} {keystream_fifo_rd_data[8]} {keystream_fifo_rd_data[9]} {keystream_fifo_rd_data[10]} {keystream_fifo_rd_data[11]} {keystream_fifo_rd_data[12]} {keystream_fifo_rd_data[13]} {keystream_fifo_rd_data[14]} {keystream_fifo_rd_data[15]} {keystream_fifo_rd_data[16]} {keystream_fifo_rd_data[17]} {keystream_fifo_rd_data[18]} {keystream_fifo_rd_data[19]} {keystream_fifo_rd_data[20]} {keystream_fifo_rd_data[21]} {keystream_fifo_rd_data[22]} {keystream_fifo_rd_data[23]} {keystream_fifo_rd_data[24]} {keystream_fifo_rd_data[25]} {keystream_fifo_rd_data[26]} {keystream_fifo_rd_data[27]} {keystream_fifo_rd_data[28]} {keystream_fifo_rd_data[29]} {keystream_fifo_rd_data[30]} {keystream_fifo_rd_data[31]} {keystream_fifo_rd_data[32]} {keystream_fifo_rd_data[33]} {keystream_fifo_rd_data[34]} {keystream_fifo_rd_data[35]} {keystream_fifo_rd_data[36]} {keystream_fifo_rd_data[37]} {keystream_fifo_rd_data[38]} {keystream_fifo_rd_data[39]} {keystream_fifo_rd_data[40]} {keystream_fifo_rd_data[41]} {keystream_fifo_rd_data[42]} {keystream_fifo_rd_data[43]} {keystream_fifo_rd_data[44]} {keystream_fifo_rd_data[45]} {keystream_fifo_rd_data[46]} {keystream_fifo_rd_data[47]} {keystream_fifo_rd_data[48]} {keystream_fifo_rd_data[49]} {keystream_fifo_rd_data[50]} {keystream_fifo_rd_data[51]} {keystream_fifo_rd_data[52]} {keystream_fifo_rd_data[53]} {keystream_fifo_rd_data[54]} {keystream_fifo_rd_data[55]} {keystream_fifo_rd_data[56]} {keystream_fifo_rd_data[57]} {keystream_fifo_rd_data[58]} {keystream_fifo_rd_data[59]} {keystream_fifo_rd_data[60]} {keystream_fifo_rd_data[61]} {keystream_fifo_rd_data[62]} {keystream_fifo_rd_data[63]} {keystream_fifo_rd_data[64]} {keystream_fifo_rd_data[65]} {keystream_fifo_rd_data[66]} {keystream_fifo_rd_data[67]} {keystream_fifo_rd_data[68]} {keystream_fifo_rd_data[69]} {keystream_fifo_rd_data[70]} {keystream_fifo_rd_data[71]} {keystream_fifo_rd_data[72]} {keystream_fifo_rd_data[73]} {keystream_fifo_rd_data[74]} {keystream_fifo_rd_data[75]} {keystream_fifo_rd_data[76]} {keystream_fifo_rd_data[77]} {keystream_fifo_rd_data[78]} {keystream_fifo_rd_data[79]} {keystream_fifo_rd_data[80]} {keystream_fifo_rd_data[81]} {keystream_fifo_rd_data[82]} {keystream_fifo_rd_data[83]} {keystream_fifo_rd_data[84]} {keystream_fifo_rd_data[85]} {keystream_fifo_rd_data[86]} {keystream_fifo_rd_data[87]} {keystream_fifo_rd_data[88]} {keystream_fifo_rd_data[89]} {keystream_fifo_rd_data[90]} {keystream_fifo_rd_data[91]} {keystream_fifo_rd_data[92]} {keystream_fifo_rd_data[93]} {keystream_fifo_rd_data[94]} {keystream_fifo_rd_data[95]} {keystream_fifo_rd_data[96]} {keystream_fifo_rd_data[97]} {keystream_fifo_rd_data[98]} {keystream_fifo_rd_data[99]} {keystream_fifo_rd_data[100]} {keystream_fifo_rd_data[101]} {keystream_fifo_rd_data[102]} {keystream_fifo_rd_data[103]} {keystream_fifo_rd_data[104]} {keystream_fifo_rd_data[105]} {keystream_fifo_rd_data[106]} {keystream_fifo_rd_data[107]} {keystream_fifo_rd_data[108]} {keystream_fifo_rd_data[109]} {keystream_fifo_rd_data[110]} {keystream_fifo_rd_data[111]} {keystream_fifo_rd_data[112]} {keystream_fifo_rd_data[113]} {keystream_fifo_rd_data[114]} {keystream_fifo_rd_data[115]} {keystream_fifo_rd_data[116]} {keystream_fifo_rd_data[117]} {keystream_fifo_rd_data[118]} {keystream_fifo_rd_data[119]} {keystream_fifo_rd_data[120]} {keystream_fifo_rd_data[121]} {keystream_fifo_rd_data[122]} {keystream_fifo_rd_data[123]} {keystream_fifo_rd_data[124]} {keystream_fifo_rd_data[125]} {keystream_fifo_rd_data[126]} {keystream_fifo_rd_data[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {pipe_out_data[3][0]} {pipe_out_data[3][1]} {pipe_out_data[3][2]} {pipe_out_data[3][3]} {pipe_out_data[3][4]} {pipe_out_data[3][5]} {pipe_out_data[3][6]} {pipe_out_data[3][7]} {pipe_out_data[3][8]} {pipe_out_data[3][9]} {pipe_out_data[3][10]} {pipe_out_data[3][11]} {pipe_out_data[3][12]} {pipe_out_data[3][13]} {pipe_out_data[3][14]} {pipe_out_data[3][15]} {pipe_out_data[3][16]} {pipe_out_data[3][17]} {pipe_out_data[3][18]} {pipe_out_data[3][19]} {pipe_out_data[3][20]} {pipe_out_data[3][21]} {pipe_out_data[3][22]} {pipe_out_data[3][23]} {pipe_out_data[3][24]} {pipe_out_data[3][25]} {pipe_out_data[3][26]} {pipe_out_data[3][27]} {pipe_out_data[3][28]} {pipe_out_data[3][29]} {pipe_out_data[3][30]} {pipe_out_data[3][31]} {pipe_out_data[3][32]} {pipe_out_data[3][33]} {pipe_out_data[3][34]} {pipe_out_data[3][35]} {pipe_out_data[3][36]} {pipe_out_data[3][37]} {pipe_out_data[3][38]} {pipe_out_data[3][39]} {pipe_out_data[3][40]} {pipe_out_data[3][41]} {pipe_out_data[3][42]} {pipe_out_data[3][43]} {pipe_out_data[3][44]} {pipe_out_data[3][45]} {pipe_out_data[3][46]} {pipe_out_data[3][47]} {pipe_out_data[3][48]} {pipe_out_data[3][49]} {pipe_out_data[3][50]} {pipe_out_data[3][51]} {pipe_out_data[3][52]} {pipe_out_data[3][53]} {pipe_out_data[3][54]} {pipe_out_data[3][55]} {pipe_out_data[3][56]} {pipe_out_data[3][57]} {pipe_out_data[3][58]} {pipe_out_data[3][59]} {pipe_out_data[3][60]} {pipe_out_data[3][61]} {pipe_out_data[3][62]} {pipe_out_data[3][63]} {pipe_out_data[3][64]} {pipe_out_data[3][65]} {pipe_out_data[3][66]} {pipe_out_data[3][67]} {pipe_out_data[3][68]} {pipe_out_data[3][69]} {pipe_out_data[3][70]} {pipe_out_data[3][71]} {pipe_out_data[3][72]} {pipe_out_data[3][73]} {pipe_out_data[3][74]} {pipe_out_data[3][75]} {pipe_out_data[3][76]} {pipe_out_data[3][77]} {pipe_out_data[3][78]} {pipe_out_data[3][79]} {pipe_out_data[3][80]} {pipe_out_data[3][81]} {pipe_out_data[3][82]} {pipe_out_data[3][83]} {pipe_out_data[3][84]} {pipe_out_data[3][85]} {pipe_out_data[3][86]} {pipe_out_data[3][87]} {pipe_out_data[3][88]} {pipe_out_data[3][89]} {pipe_out_data[3][90]} {pipe_out_data[3][91]} {pipe_out_data[3][92]} {pipe_out_data[3][93]} {pipe_out_data[3][94]} {pipe_out_data[3][95]} {pipe_out_data[3][96]} {pipe_out_data[3][97]} {pipe_out_data[3][98]} {pipe_out_data[3][99]} {pipe_out_data[3][100]} {pipe_out_data[3][101]} {pipe_out_data[3][102]} {pipe_out_data[3][103]} {pipe_out_data[3][104]} {pipe_out_data[3][105]} {pipe_out_data[3][106]} {pipe_out_data[3][107]} {pipe_out_data[3][108]} {pipe_out_data[3][109]} {pipe_out_data[3][110]} {pipe_out_data[3][111]} {pipe_out_data[3][112]} {pipe_out_data[3][113]} {pipe_out_data[3][114]} {pipe_out_data[3][115]} {pipe_out_data[3][116]} {pipe_out_data[3][117]} {pipe_out_data[3][118]} {pipe_out_data[3][119]} {pipe_out_data[3][120]} {pipe_out_data[3][121]} {pipe_out_data[3][122]} {pipe_out_data[3][123]} {pipe_out_data[3][124]} {pipe_out_data[3][125]} {pipe_out_data[3][126]} {pipe_out_data[3][127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ks_state[0]} {ks_state[1]} {ks_state[2]} {ks_state[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {pipe_out_data[0][0]} {pipe_out_data[0][1]} {pipe_out_data[0][2]} {pipe_out_data[0][3]} {pipe_out_data[0][4]} {pipe_out_data[0][5]} {pipe_out_data[0][6]} {pipe_out_data[0][7]} {pipe_out_data[0][8]} {pipe_out_data[0][9]} {pipe_out_data[0][10]} {pipe_out_data[0][11]} {pipe_out_data[0][12]} {pipe_out_data[0][13]} {pipe_out_data[0][14]} {pipe_out_data[0][15]} {pipe_out_data[0][16]} {pipe_out_data[0][17]} {pipe_out_data[0][18]} {pipe_out_data[0][19]} {pipe_out_data[0][20]} {pipe_out_data[0][21]} {pipe_out_data[0][22]} {pipe_out_data[0][23]} {pipe_out_data[0][24]} {pipe_out_data[0][25]} {pipe_out_data[0][26]} {pipe_out_data[0][27]} {pipe_out_data[0][28]} {pipe_out_data[0][29]} {pipe_out_data[0][30]} {pipe_out_data[0][31]} {pipe_out_data[0][32]} {pipe_out_data[0][33]} {pipe_out_data[0][34]} {pipe_out_data[0][35]} {pipe_out_data[0][36]} {pipe_out_data[0][37]} {pipe_out_data[0][38]} {pipe_out_data[0][39]} {pipe_out_data[0][40]} {pipe_out_data[0][41]} {pipe_out_data[0][42]} {pipe_out_data[0][43]} {pipe_out_data[0][44]} {pipe_out_data[0][45]} {pipe_out_data[0][46]} {pipe_out_data[0][47]} {pipe_out_data[0][48]} {pipe_out_data[0][49]} {pipe_out_data[0][50]} {pipe_out_data[0][51]} {pipe_out_data[0][52]} {pipe_out_data[0][53]} {pipe_out_data[0][54]} {pipe_out_data[0][55]} {pipe_out_data[0][56]} {pipe_out_data[0][57]} {pipe_out_data[0][58]} {pipe_out_data[0][59]} {pipe_out_data[0][60]} {pipe_out_data[0][61]} {pipe_out_data[0][62]} {pipe_out_data[0][63]} {pipe_out_data[0][64]} {pipe_out_data[0][65]} {pipe_out_data[0][66]} {pipe_out_data[0][67]} {pipe_out_data[0][68]} {pipe_out_data[0][69]} {pipe_out_data[0][70]} {pipe_out_data[0][71]} {pipe_out_data[0][72]} {pipe_out_data[0][73]} {pipe_out_data[0][74]} {pipe_out_data[0][75]} {pipe_out_data[0][76]} {pipe_out_data[0][77]} {pipe_out_data[0][78]} {pipe_out_data[0][79]} {pipe_out_data[0][80]} {pipe_out_data[0][81]} {pipe_out_data[0][82]} {pipe_out_data[0][83]} {pipe_out_data[0][84]} {pipe_out_data[0][85]} {pipe_out_data[0][86]} {pipe_out_data[0][87]} {pipe_out_data[0][88]} {pipe_out_data[0][89]} {pipe_out_data[0][90]} {pipe_out_data[0][91]} {pipe_out_data[0][92]} {pipe_out_data[0][93]} {pipe_out_data[0][94]} {pipe_out_data[0][95]} {pipe_out_data[0][96]} {pipe_out_data[0][97]} {pipe_out_data[0][98]} {pipe_out_data[0][99]} {pipe_out_data[0][100]} {pipe_out_data[0][101]} {pipe_out_data[0][102]} {pipe_out_data[0][103]} {pipe_out_data[0][104]} {pipe_out_data[0][105]} {pipe_out_data[0][106]} {pipe_out_data[0][107]} {pipe_out_data[0][108]} {pipe_out_data[0][109]} {pipe_out_data[0][110]} {pipe_out_data[0][111]} {pipe_out_data[0][112]} {pipe_out_data[0][113]} {pipe_out_data[0][114]} {pipe_out_data[0][115]} {pipe_out_data[0][116]} {pipe_out_data[0][117]} {pipe_out_data[0][118]} {pipe_out_data[0][119]} {pipe_out_data[0][120]} {pipe_out_data[0][121]} {pipe_out_data[0][122]} {pipe_out_data[0][123]} {pipe_out_data[0][124]} {pipe_out_data[0][125]} {pipe_out_data[0][126]} {pipe_out_data[0][127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {state[0]} {state[1]} {state[2]} {state[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {pipe_out_data[2][0]} {pipe_out_data[2][1]} {pipe_out_data[2][2]} {pipe_out_data[2][3]} {pipe_out_data[2][4]} {pipe_out_data[2][5]} {pipe_out_data[2][6]} {pipe_out_data[2][7]} {pipe_out_data[2][8]} {pipe_out_data[2][9]} {pipe_out_data[2][10]} {pipe_out_data[2][11]} {pipe_out_data[2][12]} {pipe_out_data[2][13]} {pipe_out_data[2][14]} {pipe_out_data[2][15]} {pipe_out_data[2][16]} {pipe_out_data[2][17]} {pipe_out_data[2][18]} {pipe_out_data[2][19]} {pipe_out_data[2][20]} {pipe_out_data[2][21]} {pipe_out_data[2][22]} {pipe_out_data[2][23]} {pipe_out_data[2][24]} {pipe_out_data[2][25]} {pipe_out_data[2][26]} {pipe_out_data[2][27]} {pipe_out_data[2][28]} {pipe_out_data[2][29]} {pipe_out_data[2][30]} {pipe_out_data[2][31]} {pipe_out_data[2][32]} {pipe_out_data[2][33]} {pipe_out_data[2][34]} {pipe_out_data[2][35]} {pipe_out_data[2][36]} {pipe_out_data[2][37]} {pipe_out_data[2][38]} {pipe_out_data[2][39]} {pipe_out_data[2][40]} {pipe_out_data[2][41]} {pipe_out_data[2][42]} {pipe_out_data[2][43]} {pipe_out_data[2][44]} {pipe_out_data[2][45]} {pipe_out_data[2][46]} {pipe_out_data[2][47]} {pipe_out_data[2][48]} {pipe_out_data[2][49]} {pipe_out_data[2][50]} {pipe_out_data[2][51]} {pipe_out_data[2][52]} {pipe_out_data[2][53]} {pipe_out_data[2][54]} {pipe_out_data[2][55]} {pipe_out_data[2][56]} {pipe_out_data[2][57]} {pipe_out_data[2][58]} {pipe_out_data[2][59]} {pipe_out_data[2][60]} {pipe_out_data[2][61]} {pipe_out_data[2][62]} {pipe_out_data[2][63]} {pipe_out_data[2][64]} {pipe_out_data[2][65]} {pipe_out_data[2][66]} {pipe_out_data[2][67]} {pipe_out_data[2][68]} {pipe_out_data[2][69]} {pipe_out_data[2][70]} {pipe_out_data[2][71]} {pipe_out_data[2][72]} {pipe_out_data[2][73]} {pipe_out_data[2][74]} {pipe_out_data[2][75]} {pipe_out_data[2][76]} {pipe_out_data[2][77]} {pipe_out_data[2][78]} {pipe_out_data[2][79]} {pipe_out_data[2][80]} {pipe_out_data[2][81]} {pipe_out_data[2][82]} {pipe_out_data[2][83]} {pipe_out_data[2][84]} {pipe_out_data[2][85]} {pipe_out_data[2][86]} {pipe_out_data[2][87]} {pipe_out_data[2][88]} {pipe_out_data[2][89]} {pipe_out_data[2][90]} {pipe_out_data[2][91]} {pipe_out_data[2][92]} {pipe_out_data[2][93]} {pipe_out_data[2][94]} {pipe_out_data[2][95]} {pipe_out_data[2][96]} {pipe_out_data[2][97]} {pipe_out_data[2][98]} {pipe_out_data[2][99]} {pipe_out_data[2][100]} {pipe_out_data[2][101]} {pipe_out_data[2][102]} {pipe_out_data[2][103]} {pipe_out_data[2][104]} {pipe_out_data[2][105]} {pipe_out_data[2][106]} {pipe_out_data[2][107]} {pipe_out_data[2][108]} {pipe_out_data[2][109]} {pipe_out_data[2][110]} {pipe_out_data[2][111]} {pipe_out_data[2][112]} {pipe_out_data[2][113]} {pipe_out_data[2][114]} {pipe_out_data[2][115]} {pipe_out_data[2][116]} {pipe_out_data[2][117]} {pipe_out_data[2][118]} {pipe_out_data[2][119]} {pipe_out_data[2][120]} {pipe_out_data[2][121]} {pipe_out_data[2][122]} {pipe_out_data[2][123]} {pipe_out_data[2][124]} {pipe_out_data[2][125]} {pipe_out_data[2][126]} {pipe_out_data[2][127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {dbg_ghash_final_tag[0]} {dbg_ghash_final_tag[1]} {dbg_ghash_final_tag[2]} {dbg_ghash_final_tag[3]} {dbg_ghash_final_tag[4]} {dbg_ghash_final_tag[5]} {dbg_ghash_final_tag[6]} {dbg_ghash_final_tag[7]} {dbg_ghash_final_tag[8]} {dbg_ghash_final_tag[9]} {dbg_ghash_final_tag[10]} {dbg_ghash_final_tag[11]} {dbg_ghash_final_tag[12]} {dbg_ghash_final_tag[13]} {dbg_ghash_final_tag[14]} {dbg_ghash_final_tag[15]} {dbg_ghash_final_tag[16]} {dbg_ghash_final_tag[17]} {dbg_ghash_final_tag[18]} {dbg_ghash_final_tag[19]} {dbg_ghash_final_tag[20]} {dbg_ghash_final_tag[21]} {dbg_ghash_final_tag[22]} {dbg_ghash_final_tag[23]} {dbg_ghash_final_tag[24]} {dbg_ghash_final_tag[25]} {dbg_ghash_final_tag[26]} {dbg_ghash_final_tag[27]} {dbg_ghash_final_tag[28]} {dbg_ghash_final_tag[29]} {dbg_ghash_final_tag[30]} {dbg_ghash_final_tag[31]} {dbg_ghash_final_tag[32]} {dbg_ghash_final_tag[33]} {dbg_ghash_final_tag[34]} {dbg_ghash_final_tag[35]} {dbg_ghash_final_tag[36]} {dbg_ghash_final_tag[37]} {dbg_ghash_final_tag[38]} {dbg_ghash_final_tag[39]} {dbg_ghash_final_tag[40]} {dbg_ghash_final_tag[41]} {dbg_ghash_final_tag[42]} {dbg_ghash_final_tag[43]} {dbg_ghash_final_tag[44]} {dbg_ghash_final_tag[45]} {dbg_ghash_final_tag[46]} {dbg_ghash_final_tag[47]} {dbg_ghash_final_tag[48]} {dbg_ghash_final_tag[49]} {dbg_ghash_final_tag[50]} {dbg_ghash_final_tag[51]} {dbg_ghash_final_tag[52]} {dbg_ghash_final_tag[53]} {dbg_ghash_final_tag[54]} {dbg_ghash_final_tag[55]} {dbg_ghash_final_tag[56]} {dbg_ghash_final_tag[57]} {dbg_ghash_final_tag[58]} {dbg_ghash_final_tag[59]} {dbg_ghash_final_tag[60]} {dbg_ghash_final_tag[61]} {dbg_ghash_final_tag[62]} {dbg_ghash_final_tag[63]} {dbg_ghash_final_tag[64]} {dbg_ghash_final_tag[65]} {dbg_ghash_final_tag[66]} {dbg_ghash_final_tag[67]} {dbg_ghash_final_tag[68]} {dbg_ghash_final_tag[69]} {dbg_ghash_final_tag[70]} {dbg_ghash_final_tag[71]} {dbg_ghash_final_tag[72]} {dbg_ghash_final_tag[73]} {dbg_ghash_final_tag[74]} {dbg_ghash_final_tag[75]} {dbg_ghash_final_tag[76]} {dbg_ghash_final_tag[77]} {dbg_ghash_final_tag[78]} {dbg_ghash_final_tag[79]} {dbg_ghash_final_tag[80]} {dbg_ghash_final_tag[81]} {dbg_ghash_final_tag[82]} {dbg_ghash_final_tag[83]} {dbg_ghash_final_tag[84]} {dbg_ghash_final_tag[85]} {dbg_ghash_final_tag[86]} {dbg_ghash_final_tag[87]} {dbg_ghash_final_tag[88]} {dbg_ghash_final_tag[89]} {dbg_ghash_final_tag[90]} {dbg_ghash_final_tag[91]} {dbg_ghash_final_tag[92]} {dbg_ghash_final_tag[93]} {dbg_ghash_final_tag[94]} {dbg_ghash_final_tag[95]} {dbg_ghash_final_tag[96]} {dbg_ghash_final_tag[97]} {dbg_ghash_final_tag[98]} {dbg_ghash_final_tag[99]} {dbg_ghash_final_tag[100]} {dbg_ghash_final_tag[101]} {dbg_ghash_final_tag[102]} {dbg_ghash_final_tag[103]} {dbg_ghash_final_tag[104]} {dbg_ghash_final_tag[105]} {dbg_ghash_final_tag[106]} {dbg_ghash_final_tag[107]} {dbg_ghash_final_tag[108]} {dbg_ghash_final_tag[109]} {dbg_ghash_final_tag[110]} {dbg_ghash_final_tag[111]} {dbg_ghash_final_tag[112]} {dbg_ghash_final_tag[113]} {dbg_ghash_final_tag[114]} {dbg_ghash_final_tag[115]} {dbg_ghash_final_tag[116]} {dbg_ghash_final_tag[117]} {dbg_ghash_final_tag[118]} {dbg_ghash_final_tag[119]} {dbg_ghash_final_tag[120]} {dbg_ghash_final_tag[121]} {dbg_ghash_final_tag[122]} {dbg_ghash_final_tag[123]} {dbg_ghash_final_tag[124]} {dbg_ghash_final_tag[125]} {dbg_ghash_final_tag[126]} {dbg_ghash_final_tag[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list key_check_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list keystream_fifo_rd_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list pipe_global_valid_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {pipe_valid_out[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {pipe_valid_out[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {pipe_valid_out[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {pipe_valid_out[3]} ]]
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.srcs/utils_1/imports/synth_1/top.dcp with file C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\ghash_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\AES-128_CTR_parallel_pipeline\AES-128_CTR\AES-128_CTR.srcs\sources_1\imports\new\top.v:]
ERROR: [Common 17-180] Spawn failed: 작업을 완료했습니다.

launch_runs synth_1 -jobs 16
[Fri Nov 21 16:53:45 2025] Launched synth_1...
Run output will be captured here: C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/synth_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645810A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-48] File not found: C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/impl_1/debug_nets.ltx
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.srcs/utils_1/imports/synth_1/top.dcp with file C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AES-128_CTR_parallel_pipeline/AES-128_CTR/AES-128_CTR.runs/synth_1

exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 21 17:09:17 2025...
