2022,IEEE TCAD,"A Two-Level Approximate Logic Synthesis Combining Cube Insertion and Removal.",Gabriel Ammes; Walter Lau Neto; Paulo F. Butzen; Pierre-Emmanuel Gaillardon; Renato P. Ribas,https://doi.org/10.1109/TCAD.2022.3143489,null,J,no_arxiv,0
2020,IEEE TCAD,"maj-n Logic Synthesis for Emerging Technology.",Augusto Neutzling; Felipe S. Marranghello; Jody Maick Matos; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2019.2897704,null,J,no_arxiv,0
2020,IEEE TCAD,"Parallel Combinational Equivalence Checking.",Vinicius N. Possani; Alan Mishchenko; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1109/TCAD.2019.2946254,null,J,no_arxiv,0
2019,IEEE TCAD,"Effective Logic Synthesis for Threshold Logic Circuit Design.",Augusto Neutzling; Jody Maick Matos; Alan Mishchenko; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2018.2834434,null,J,no_arxiv,0
2019,IEEE TVLSI,"Four-Level Forms for Memristive Material Implication Logic.",Felipe S. Marranghello; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TVLSI.2019.2890843,null,J,no_arxiv,0
2018,IEEE TCAD,"A Simple and Effective Heuristic Method for Threshold Logic Identification.",Augusto Neutzling; Mayler G. A. Martins; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2017.2729403,null,J,no_arxiv,0
2018,ICCAD,"Unlocking fine-grain parallelism for AIG rewriting.",Vinicius N. Possani; Yi-Shan Lu; Alan Mishchenko; Keshav Pingali; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1145/3240765.3240861,top,C,no_arxiv,0
2017,IEEE TCAD,"Transistor Count Optimization in IG FinFET Network Design.",Vinicius N. Possani; André Inácio Reis; Renato P. Ribas; Felipe S. Marques 0001; Leomar S. da Rosa Jr.,https://doi.org/10.1109/TCAD.2016.2629451,null,J,no_arxiv,0
