Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Sep  3 20:13:55 2025
| Host         : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xcku035
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   319 |
|    Minimum number of control sets                        |   319 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   329 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   319 |
| >= 0 to < 4        |    31 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |    33 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     2 |
| >= 16              |   195 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1540 |          470 |
| No           | No                    | Yes                    |              46 |           12 |
| No           | Yes                   | No                     |            1783 |          428 |
| Yes          | No                    | No                     |           13702 |         2103 |
| Yes          | No                    | Yes                    |               2 |            2 |
| Yes          | Yes                   | No                     |            1226 |          289 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                  Clock Signal                                 |                                                                           Enable Signal                                                                          |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/m_axis_write_desc_status_valid_reg        |                1 |              1 |         1.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/irq_index_next                                                                                 |                                                                                                                                   |                1 |              1 |         1.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/p_6_out[1]                                      |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_reset_timer0                                                              | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy[1]                                 |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/p_6_out[0]                                      |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/p_10_out[1]                                     |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/p_10_out[0]                                     |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/p_0_out[1]                                      |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/p_0_out[0]                                      |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].ctrl_rd_en                           |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/port_reg[1]_i_1_n_0                                                                         | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_demux_inst/pcie_tlp_demux_inst/drop_next4_out                                                        | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_demux_inst/pcie_tlp_demux_inst/drop_next4_out                                                        | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_demux_inst/pcie_tlp_demux_inst/frame_reg                              |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/req_chunk_reg[2]_i_1_n_0                                                           |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tlp_data_valid_int_reg                    |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in                                         |                2 |              2 |         1.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset0                                |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/SR[0]                                          |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_wr_op_write                                                                   |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/op_table_read_commit_reg_0_63_0_0_i_2_n_0                                |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_0                                                               | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/p_8_in                                                                   | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              2 |         1.00 |
|  pcie3_ultrascale_inst/inst/bufg_gt_sysclk_n_0                                | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset                                                                                         | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n                                                       |                2 |              2 |         1.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_len_reg[1]_i_1_n_0                                                   |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/ram_mask_reg[1]_i_1__0_n_0                                               |                                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_seq_next                                                   | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_hdr_reg[71]_i_1_n_0         |                2 |              3 |         1.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/CEB2                                                                               |                                                                                                                                   |                1 |              3 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/E[0]                                            |                                                                                                                                   |                2 |              3 |         1.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/src_arst                            |                2 |              3 |         1.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/CEB2                                                                                    |                                                                                                                                   |                3 |              3 |         1.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[246]_i_1_n_0                                                   |                                                                                                                                   |                3 |              3 |         1.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/irq_index_next                                                                                 | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/irq_index_reg[4]_i_1_n_0                                        |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/op_table_tx_finish_en                                                    | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              4 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_max_payload[2]                  |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_max_read_req[2]                 |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/op_table_tx_start_en                                                     | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/read_cmd_ready1                                                          | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/read_state_reg                            |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/stat_wr_req_start_len_next                                               | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              4 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/op_table_error_code_reg_0_63_0_0_i_1_n_0                                 |                                                                                                                                   |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/input_cycle_count_reg0                                           | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/input_cycle_count_reg[11]_i_1_n_0 |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/p_8_in                                                                   | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/port_reg_reg[0]                           |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/FSM_sequential_axi_state_reg_reg[0]_0                            |                                                                                                                                   |                2 |              4 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/op_table_finish_en                                                       | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              4 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/mask_fifo_mask_reg_0_15_0_0_i_2_n_0                                      |                                                                                                                                   |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_demux_inst/pcie_tlp_demux_inst/out_tlp_hdr_reg_reg[121]_1[0]                                         |                                                                                                                                   |                2 |              4 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/fifo_read_en1                                                               | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/tlp_split1_reg_reg                           |                1 |              5 |         5.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/p_0_in73_in                                                              | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |              5 |         1.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/ram_mask_reg[1]_i_1__0_n_0                                               | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              5 |         2.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/first_cycle_reg_i_1_n_0                                          |                                                                                                                                   |                3 |              5 |         1.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/op_dword_count_reg[10]_i_1_n_0                                   | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/axi_addr_reg[6]_i_1__0_n_0        |                2 |              5 |         2.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/mask_fifo_mask_reg_0_15_0_0_i_2_n_0                                      | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              5 |         2.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].ram_wr_cmd_valid_reg_i_1_n_0                                  | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |              5 |         1.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].ram_wr_cmd_valid_reg_i_1_n_0                                  | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              5 |         2.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_valid_pipe_reg                                                | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              5 |         2.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/out_fifo_wdata_reg_0_31_0_13_i_1_n_0                             | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |              6 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg[255]_i_1_n_0                                     | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |              6 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/p_0_in_0                                                               | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |              6 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/resp_fifo_rd_op_read_reg_i_1_n_0                                                   | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |              6 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].done_count_reg[5]_i_1_n_0                                     | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_op_read_reg_i_1__0_n_0                                                     | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_we                                                                            | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/resp_fifo_we                                                                       | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                4 |              6 |         1.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_reg[5]_i_1_n_0             | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].rd_en                                | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/status_fifo_wr_en_reg                                                    | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].ctrl_rd_en                           | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].rd_en                                | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/status_fifo_rd_finish_reg_i_1_n_0                                        | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_tag_next                                                        |                                                                                                                                   |                1 |              6 |         6.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_tag_reg[5]_i_1_n_0                                                |                                                                                                                                   |                1 |              6 |         6.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_2_wr_ptr_reg[5]_i_1_n_0                                    | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_1_rd_ptr_reg[5]_i_1_n_0                                    | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                1 |              6 |         6.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_1_wr_ptr_reg[5]_i_1_n_0                                    | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                1 |              6 |         6.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].done_count_reg[5]_i_1_n_0                                     | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_be_pipe_reg[45]_i_1_n_0        |                3 |              6 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_2_rd_ptr_next                                              | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_eop_reg_reg[0]_0[0]                                        | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                1 |              7 |         7.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/wr_ptr_next                                                              | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |              7 |         2.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/I45                                                                      | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              7 |         3.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/wr_ptr_next                                     | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                1 |              7 |         7.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/op_tag_fifo_mem_reg_0_63_0_5_i_1_n_0                                     | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              7 |         3.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg[11]_i_1_n_0                                            | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg[6]_i_1_n_0              |                6 |              7 |         1.17 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_tag_reg[5]_i_1_n_0                                                | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |              7 |         2.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_data_reg_0_63_0_6_i_1__0_n_0 | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |              7 |         2.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_valid_reg_reg[0]_1[0]                                                               | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                1 |              7 |         7.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/seg_ram[0].rd_hdr_reg[105]_i_1_n_0                                       | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                4 |              7 |         1.75 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_valid_reg_reg[0]_0                                                                  | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                4 |              7 |         1.75 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B                         |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/op_tag_fifo_mem_reg_0_63_0_5_i_1_n_0                                     |                                                                                                                                   |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_cfg_inst/delay_reg[7]_i_2_n_0                                                                        | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_cfg_inst/delay_reg[7]_i_1_n_0                                         |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_cfg_inst/cfg_mgmt_function_number_reg[7]_i_2_n_0                                                     | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_cfg_inst/cfg_mgmt_function_number_reg[7]_i_1_n_0                      |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/Q[0]                                                             |                                                                                                                                   |                3 |              8 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/E[0]                                                             |                                                                                                                                   |                3 |              8 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/ram_rd_cmd_addr_reg[17]_i_1_n_0                                          |                                                                                                                                   |                3 |              8 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_desc_tag_reg[7]_i_1_n_0                                                                    |                                                                                                                                   |                7 |              8 |         1.14 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/ram_rd_cmd_addr_reg[7]_i_1_n_0                                           |                                                                                                                                   |                3 |              8 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/E[0]                                                                     | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              8 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_1_wr_ptr_reg[5]_i_1_n_0                                    |                                                                                                                                   |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/m_axil_addr_next                                                                   |                                                                                                                                   |                5 |              8 |         1.60 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/read_count_reg[7]_i_1_n_0                                                                        |                                                                                                                                   |                2 |              8 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_2_wr_ptr_reg[5]_i_1_n_0                                    |                                                                                                                                   |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/bufg_gt_sysclk_n_0                                |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B                         |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/stat_wr_op_finish_valid_reg_reg_0[0]                                     |                                                                                                                                   |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_seq_next                                                   | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_strb_next                   |                2 |              8 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/full_cur_reg_reg_4                              | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                2 |              8 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_tag_reg[7]_i_1_n_0                                                                   |                                                                                                                                   |                5 |              9 |         1.80 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_state_reg_n_0                                |                2 |              9 |         4.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/input_cycle_count_reg0                                           |                                                                                                                                   |                4 |              9 |         2.25 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/op_table_tag_reg_0_63_0_6_i_1_n_0                                        |                                                                                                                                   |                2 |             10 |         5.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/input_cycle_count_reg[9]_i_1__0_n_0                              |                                                                                                                                   |                3 |             10 |         3.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/axi_addr_next                                                    | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/op_dword_count_reg[10]_i_1__0_n_0 |                2 |             11 |         5.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_tlp_data_reg[255]_i_1__1_n_0                                       | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |             11 |         3.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/preset                                                                             | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                                       |                3 |             12 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/preset                                                                             | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                                       |                5 |             12 |         2.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[6].phy_txeq_i/preset                                                                             | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                                       |                3 |             12 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/stat_rd_op_finish_valid_reg_reg_0[0]                                     |                                                                                                                                   |                9 |             12 |         1.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/preset                                                                             | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                                       |                2 |             12 |         6.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/preset                                                                             | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                                       |                6 |             12 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/preset                                                                             | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                                       |                3 |             12 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/preset                                                                             | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                                       |                4 |             12 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_txeq_i/preset                                                                             | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                                       |                4 |             12 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/status_fifo_rd_finish_reg_i_1_n_0                                        |                                                                                                                                   |                2 |             13 |         6.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_next                                                                        |                                                                                                                                   |               10 |             14 |         1.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/axi_addr_next                                                    |                                                                                                                                   |                4 |             15 |         3.75 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg[11]_i_1_n_0                                            | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/SR[0]                                                                |                4 |             16 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_next                                                           | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_imm_en_reg_reg_0[0]                                   |                2 |             16 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_block_ram_offset_reg[15]_i_1_n_0                                                           |                                                                                                                                   |                5 |             16 |         3.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_awvalid_reg_reg_0[0]                                                             |                                                                                                                                   |                6 |             16 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[5]_0[0]                                                             |                                                                                                                                   |                9 |             16 |         1.78 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_8[0]                                                            |                                                                                                                                   |                6 |             16 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_6[0]                                                            |                                                                                                                                   |                8 |             16 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_4[0]                                                            |                                                                                                                                   |                7 |             16 |         2.29 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_14[0]                                                           |                                                                                                                                   |                9 |             16 |         1.78 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_10[0]                                                           |                                                                                                                                   |                5 |             16 |         3.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/write_addr_next                                                                                  |                                                                                                                                   |                4 |             16 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_len_reg[15]_i_1_n_0                                                                  |                                                                                                                                   |                9 |             16 |         1.78 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_ram_offset_reg[15]_i_1_n_0                                                          |                                                                                                                                   |                3 |             16 |         5.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_12[0]                                                           |                                                                                                                                   |                8 |             16 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_desc_ram_addr_reg[15]_i_1_n_0                                                              |                                                                                                                                   |                7 |             16 |         2.29 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_desc_len_reg[15]_i_1_n_0                                                                   |                                                                                                                                   |                6 |             16 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_wr_addr_reg[5]_i_1_n_0                  | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |             17 |         5.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/req_dword_count_reg[5]_i_1__0_n_0                                                       |                                                                                                                                   |               10 |             18 |         1.80 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/resp_fifo_wr_op_read                                                               |                                                                                                                                   |                9 |             18 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__0_n_0                                                       |                                                                                                                                   |                8 |             19 |         2.38 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[6].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                             |                                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__5_n_0                                                       |                                                                                                                                   |                6 |             19 |         3.17 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                             |                                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__6_n_0                                                       |                                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/input_active_reg0                                                |                                                                                                                                   |               10 |             19 |         1.90 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__4_n_0                                                       |                                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                             |                                                                                                                                   |                5 |             19 |         3.80 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                             |                                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__3_n_0                                                       |                                                                                                                                   |                6 |             19 |         3.17 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                             |                                                                                                                                   |                8 |             19 |         2.38 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__2_n_0                                                       |                                                                                                                                   |                5 |             19 |         3.80 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                             |                                                                                                                                   |                5 |             19 |         3.80 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                             |                                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | pcie3_ultrascale_inst/inst/read_rcvd_watchDog_cnt[18]_i_2_n_0                                                                                                    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/SR[0]                               |                3 |             19 |         6.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1_n_0                                                          |                                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                             |                                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__1_n_0                                                       |                                                                                                                                   |                5 |             19 |         3.80 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tlp_state_reg_reg[1]_0                                                   |                                                                                                                                   |                9 |             21 |         2.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg[11]_i_1_n_0                                            |                                                                                                                                   |                6 |             21 |         3.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_3                                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_7                                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_6                                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/status_fifo_wr_en_reg                                                    |                                                                                                                                   |                2 |             22 |        11.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/seg_mem_rd_en                                                               | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                4 |             22 |         5.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_5                                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_4                                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_0                                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_1                                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_2                                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/output_cycle_count_reg[9]_i_1__0_n_0                             |                                                                                                                                   |               10 |             22 |         2.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_dword_len_reg[10]_i_2_n_0                                | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_dword_len_reg[10]_i_1_n_0 |                5 |             23 |         4.60 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_rd_en                                   | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                4 |             23 |         5.75 |
|  pcie3_ultrascale_inst/inst/bufg_gt_sysclk_n_0                                |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n                                                       |                5 |             23 |         4.60 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[6]_1                                                                | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                3 |             24 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/seg_mem_rd_en                                                            | pcie3_ultrascale_inst/inst/user_reset                                                                                             |                7 |             24 |         3.43 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/req_last_next                                                                      |                                                                                                                                   |               12 |             26 |         2.17 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/last_cycle_offset_reg0                                           |                                                                                                                                   |               10 |             26 |         2.60 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/read_addr_reg_i_1_n_0                                                                            |                                                                                                                                   |                4 |             27 |         6.75 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/cycle_count_next                                                         |                                                                                                                                   |                9 |             27 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/req_addr_next                                                                           |                                                                                                                                   |               10 |             29 |         2.90 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[246]_i_1_n_0                                                   | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[255]_i_1__1_n_0                 |                7 |             30 |         4.29 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/req_attr_next                                                                      |                                                                                                                                   |               10 |             30 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/op_dword_count_reg[10]_i_1_n_0                                   |                                                                                                                                   |                9 |             30 |         3.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/req_attr_next                                                                           |                                                                                                                                   |                8 |             30 |         3.75 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_status_next                                              |                                                                                                                                   |               11 |             31 |         2.82 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_dma_addr_reg[63]_i_1_n_0                                                             |                                                                                                                                   |                9 |             32 |         3.56 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/dma_read_block_run_reg_reg[1]                                                           |                                                                                                                                   |               15 |             32 |         2.13 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[12]_0[0]                                                            |                                                                                                                                   |               12 |             32 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/dma_write_block_run_reg_reg[1]                                                          |                                                                                                                                   |               12 |             32 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_dma_addr_reg[31]_i_1_n_0                                                             |                                                                                                                                   |                9 |             32 |         3.56 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/dma_write_block_run_reg_reg[0]                                                          |                                                                                                                                   |               12 |             32 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/axil_ctrl_arready_next                                                                  | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[14]_0                                |               25 |             32 |         1.28 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_ram_addr_imm_reg[31]_i_1_n_0                                                         |                                                                                                                                   |               15 |             32 |         2.13 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_dma_offset_reg[31]_i_1_n_0                                                          |                                                                                                                                   |               10 |             32 |         3.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/dma_read_block_run_reg_reg[0]                                                           |                                                                                                                                   |               15 |             32 |         2.13 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_dma_offset_reg[63]_i_1_n_0                                                          |                                                                                                                                   |                6 |             32 |         5.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[7]_0[0]                                                             |                                                                                                                                   |               14 |             32 |         2.29 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[31]_i_2__0_n_0                                                      | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[31]_i_1__1_n_0                       |               10 |             32 |         3.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_wstrb_next                                                                       |                                                                                                                                   |               29 |             32 |         1.10 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[191]_i_2_n_0                                                   | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[191]_i_1_n_0                    |                8 |             32 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[159]_i_1_n_0                                                   |                                                                                                                                   |               15 |             32 |         2.13 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[127]_i_2_n_0                                                   | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[127]_i_1__0_n_0                 |                6 |             32 |         5.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[4]_5[1]                                                             |                                                                                                                                   |               17 |             32 |         1.88 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[4]_5[0]                                                             |                                                                                                                                   |               17 |             32 |         1.88 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_block_count_reg[31]_i_1_n_0                                                                |                                                                                                                                   |               10 |             32 |         3.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_block_dma_offset_reg[31]_i_1_n_0                                                           |                                                                                                                                   |               11 |             32 |         2.91 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_block_dma_offset_reg[63]_i_1_n_0                                                           |                                                                                                                                   |                8 |             32 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[223]_i_2_n_0                                                   | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[223]_i_1_n_0                    |                6 |             32 |         5.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[63]_i_2__0_n_0                                                      | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[63]_i_1__0_n_0                       |                6 |             32 |         5.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[95]_i_2__0_n_0                                                      | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[95]_i_1__0_n_0                       |                8 |             32 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_desc_dma_addr_reg[31]_i_1_n_0                                                              |                                                                                                                                   |               12 |             32 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_desc_dma_addr_reg[63]_i_1_n_0                                                              |                                                                                                                                   |               10 |             32 |         3.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[8]_4[1]                                                             |                                                                                                                                   |               16 |             32 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[8]_4[0]                                                             |                                                                                                                                   |               13 |             32 |         2.46 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[8]_3[1]                                                             |                                                                                                                                   |               12 |             32 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[8]_3[0]                                                             |                                                                                                                                   |               14 |             32 |         2.29 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[7]_0[1]                                                             |                                                                                                                                   |               12 |             32 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[191]_i_2__0_n_0                                                     | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[191]_i_1__0_n_0                      |                5 |             32 |         6.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_count_reg[31]_i_1_n_0                                                               |                                                                                                                                   |               12 |             32 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[12]_0[1]                                                            |                                                                                                                                   |               12 |             32 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[12]_30[0]                                                           |                                                                                                                                   |               16 |             32 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[12]_30[1]                                                           |                                                                                                                                   |               11 |             32 |         2.91 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[127]_i_2__0_n_0                                                     | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[127]_i_1_n_0                         |                7 |             32 |         4.57 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[159]_i_1__0_n_0                                                     |                                                                                                                                   |               15 |             32 |         2.13 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/vec_data_next                                                                                  |                                                                                                                                   |               18 |             32 |         1.78 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[31]_i_2_n_0                                                    | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[31]_i_1__0_n_0                  |                5 |             32 |         6.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tbl_rd_data_valid_next0                                                                        |                                                                                                                                   |               10 |             32 |         3.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/pba_mem_wr_en                                                                                  |                                                                                                                                   |               10 |             32 |         3.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/pba_mem_rd_data_reg                                                                            |                                                                                                                                   |                8 |             32 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/pba_axil_mem_rd_data_reg[31]_i_1_n_0                                                           |                                                                                                                                   |               10 |             32 |         3.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[223]_i_2__0_n_0                                                     | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[223]_i_1__0_n_0                      |                6 |             32 |         5.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[255]_i_2__0_n_0                                                     | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[255]_i_1__0_n_0                      |                7 |             32 |         4.57 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[95]_i_2_n_0                                                    | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[95]_i_1_n_0                     |                5 |             32 |         6.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[63]_i_2_n_0                                                    | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[63]_i_1_n_0                     |                4 |             32 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/m_axil_wstrb_next                                                                  |                                                                                                                                   |               30 |             36 |         1.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_lower_addr_next                                          |                                                                                                                                   |               12 |             38 |         3.17 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/stat_wr_req_start_len_next                                               |                                                                                                                                   |               15 |             40 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/load                                                                     |                                                                                                                                   |                8 |             41 |         5.12 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/cycle_byte_count_reg[5]_i_1_n_0                                          |                                                                                                                                   |               13 |             47 |         3.62 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_cpld_fc_reg_0_63_0_6_i_1_n_0                              |                                                                                                                                   |                6 |             48 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg[63]_i_1_n_0                                            |                                                                                                                                   |                9 |             52 |         5.78 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_lower_addr_next                                              |                                                                                                                                   |               19 |             53 |         2.79 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/end_offset_next                                                          |                                                                                                                                   |               13 |             55 |         4.23 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_hdr_reg[118]_i_1_n_0                                                    |                                                                                                                                   |               16 |             57 |         3.56 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_hdr_reg[118]_i_1__0_n_0                                                      |                                                                                                                                   |               25 |             57 |         2.28 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/resp_fifo_rd_op_read_reg_i_1_n_0                                                   |                                                                                                                                   |                5 |             61 |        12.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_op_read_reg_i_1__0_n_0                                                     |                                                                                                                                   |                5 |             61 |        12.20 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/vec_addr_next                                                                                  |                                                                                                                                   |               25 |             62 |         2.48 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/p_1_in                                                           |                                                                                                                                   |               41 |             64 |         1.56 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/cq_valid_int_reg_reg[0]_2[0]                    |                                                                                                                                   |               23 |             80 |         3.48 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_we                                                                            |                                                                                                                                   |                5 |             80 |        16.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/resp_fifo_we                                                                       |                                                                                                                                   |                5 |             80 |        16.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/rc_sop_int_reg_reg[1]                           |                                                                                                                                   |               52 |             85 |         1.63 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/full_cur_reg_reg_1                              |                                                                                                                                   |               42 |             86 |         2.05 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[105]_i_1_n_0                                       |                                                                                                                                   |               26 |             86 |         3.31 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/seg_ram[0].rd_hdr_reg[105]_i_1_n_0                                       |                                                                                                                                   |               13 |             86 |         6.62 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/E[0]                                                                     |                                                                                                                                   |               21 |             87 |         4.14 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_next                                                           |                                                                                                                                   |               19 |             93 |         4.89 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tx_wr_req_tlp_data_next                                                                        |                                                                                                                                   |               33 |             94 |         2.85 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_frame_next                                                           |                                                                                                                                   |                9 |             98 |        10.89 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/E[0]                                                                        |                                                                                                                                   |               39 |            101 |         2.59 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/wr_ptr_next                                                              |                                                                                                                                   |               13 |            104 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/m_axis_rq_tvalid_reg_reg_0[0]                                            | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/m_axis_rq_tvalid_reg_reg                  |               31 |            128 |         4.13 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/full_cur_reg_reg_2                              |                                                                                                                                   |               78 |            128 |         1.64 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/full_cur_reg_reg_3[0]                           |                                                                                                                                   |               78 |            128 |         1.64 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/p_8_in                                                                   |                                                                                                                                   |               38 |            130 |         3.42 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/m_axis_rq_tvalid_reg_reg_0[0]                                            |                                                                                                                                   |               48 |            149 |         3.10 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                                       |               38 |            152 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/op_table_offset_reg_0_7_0_5_i_1_n_0                                      |                                                                                                                                   |               11 |            170 |        15.45 |
|  pcie3_ultrascale_inst/inst/bufg_gt_sysclk_n_0                                |                                                                                                                                                                  |                                                                                                                                   |               34 |            188 |         5.53 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/full_cur_reg_reg_1[0]                           |                                                                                                                                   |               62 |            212 |         3.42 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/out_tlp_data_reg[127]_i_1_n_0                   |                                                                                                                                   |               59 |            215 |         3.64 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].rd_en                                |                                                                                                                                   |               31 |            215 |         6.94 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].rd_en                                |                                                                                                                                   |               31 |            215 |         6.94 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/out_tlp_hdr_next[0]                             |                                                                                                                                   |               59 |            215 |         3.64 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/transfer_in_save                                                 |                                                                                                                                   |              101 |            238 |         2.36 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/rx_cpl_stall_reg_reg                            |                                                                                                                                   |              125 |            251 |         2.01 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].wr_en                                |                                                                                                                                   |               32 |            252 |         7.88 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].wr_en                                |                                                                                                                                   |               32 |            252 |         7.88 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_demux_inst/pcie_tlp_demux_inst/out_tlp_hdr_reg_reg[126]_2                                            |                                                                                                                                   |               44 |            256 |         5.82 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/req_data_reg[255]_i_1__0_n_0                                                            |                                                                                                                                   |               41 |            256 |         6.24 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/cq_valid_int_reg_reg[0]_0[0]                    |                                                                                                                                   |               74 |            256 |         3.46 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/state_next212_out                                                |                                                                                                                                   |              131 |            256 |         1.95 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/fifo_read_en1                                                               |                                                                                                                                   |               85 |            260 |         3.06 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg[255]_i_1_n_0                                     |                                                                                                                                   |               21 |            288 |        13.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].ram_wr_cmd_valid_reg_i_1_n_0                                  |                                                                                                                                   |               22 |            296 |        13.45 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].ram_wr_cmd_valid_reg_i_1_n_0                                  |                                                                                                                                   |               22 |            296 |        13.45 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_tlp_data_reg[255]_i_1__1_n_0                                       |                                                                                                                                   |               26 |            312 |        12.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/E[0]                                                                                        |                                                                                                                                   |              129 |            322 |         2.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_ready_int_reg_reg_0[0]                                                              |                                                                                                                                   |              134 |            322 |         2.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/temp_tx_cpl_tlp_eop_reg[0]_i_1_n_0                               |                                                                                                                                   |              132 |            325 |         2.46 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tx_cpl_tlp_eop_reg[0]_i_1_n_0                                    |                                                                                                                                   |              128 |            325 |         2.54 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/in_tlp_valid_reg_reg[1][0]_0[0]                                                             |                                                                                                                                   |              152 |            325 |         2.14 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_error_reg                                                                           |                                                                                                                                   |               93 |            326 |         3.51 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/temp_out_tlp_data_reg[255]_i_1_n_0                                                          |                                                                                                                                   |               95 |            326 |         3.43 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/p_0_in_0                                                                    |                                                                                                                                   |               92 |            326 |         3.54 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/seg_mem_rd_en                                                               |                                                                                                                                   |               48 |            326 |         6.79 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_tlp_demux_inst/E[0]                                                                 |                                                                                                                                   |              153 |            327 |         2.14 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_demux_inst/pcie_tlp_demux_inst/E[0]                                                                  |                                                                                                                                   |              117 |            330 |         2.82 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_demux_inst/pcie_tlp_demux_inst/out_tlp_valid_reg_reg[0]_0[0]                                         |                                                                                                                                   |              100 |            333 |         3.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_rd_en                                   |                                                                                                                                   |               49 |            333 |         6.80 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/out_fifo_wdata_reg_0_31_0_13_i_1_n_0                             |                                                                                                                                   |               21 |            336 |        16.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_seq_next                                                   |                                                                                                                                   |              109 |            337 |         3.09 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  |                                                                                                                                   |              113 |            343 |         3.04 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_valid_pipe_reg                                                |                                                                                                                                   |               22 |            344 |        15.64 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/p_0_in73_in                                                              |                                                                                                                                   |               22 |            344 |        15.64 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/seg_mem_rd_en                                                            |                                                                                                                                   |               51 |            349 |         6.84 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/p_0_in                                                                   |                                                                                                                                   |               81 |            349 |         4.31 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_valid_reg_reg[0]_0                                                                  |                                                                                                                                   |               48 |            384 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_data_reg_0_63_0_6_i_1__0_n_0 |                                                                                                                                   |               49 |            392 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/I45                                                                      |                                                                                                                                   |               51 |            404 |         7.92 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/p_0_in_0                                                               |                                                                                                                                   |               26 |            404 |        15.54 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/user_reset                                                                                             |              151 |            464 |         3.07 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/SR[0]                                          |              227 |            963 |         4.24 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                  |                                                                                                                                   |              334 |           1067 |         3.19 |
+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


