$date
	Sat May  7 09:12:37 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module uut $end
$var wire 1 " x $end
$var wire 1 # y $end
$var reg 1 $ p $end
$var reg 1 % q $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
1!
$end
#20000
0!
0$
1"
#40000
1!
1%
1#
#60000
0!
0%
0#
#120000
