#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 30 17:41:25 2021
# Process ID: 3164
# Current directory: D:/malygit/Digital-electronics-1/Labs/project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18444 D:\malygit\Digital-electronics-1\Labs\project\project_1\project_1.xpr
# Log file: D:/malygit/Digital-electronics-1/Labs/project/project_1/vivado.log
# Journal file: D:/malygit/Digital-electronics-1/Labs/project/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vvivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 993.461 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_state_machine_behav -key {Behavioral:sim_1:Functional:tb_state_machine} -tclbatch {tb_state_machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_state_machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_state_machine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 993.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 993.461 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 993.461 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 993.461 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 993.461 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 993.461 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 993.461 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 993.461 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 993.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 993.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 993.461 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_state_machine/uut_hooola/s_cnt_echo}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 993.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 993.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd:158]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_state_machine in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.652 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_state_machine/uut_hooola/echo_count_o}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_state_machine/uut_hooola/s_trigg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.652 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1120.652 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_state_machine_behav -key {Behavioral:sim_1:Functional:tb_state_machine} -tclbatch {tb_state_machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_state_machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_state_machine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.652 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.652 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 21 [D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_state_machine in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 21 [D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_state_machine in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 21 [D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_state_machine in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 21 [D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_state_machine in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 21 [D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_state_machine in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 21 [D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_state_machine in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_state_machine_behav -key {Behavioral:sim_1:Functional:tb_state_machine} -tclbatch {tb_state_machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_state_machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_state_machine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1120.652 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_state_machine/uut_hooola/s_state}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {1000ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\malygit\Digital-electronics-1\Labs\project\project_1\project_1.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\malygit\Digital-electronics-1\Labs\project\project_1\project_1.srcs\sources_1\new\state_machine.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\malygit\Digital-electronics-1\Labs\project\project_1\project_1.srcs\sim_1\new\tb_state_machine.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\malygit\Digital-electronics-1\Labs\project\project_1\project_1.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\malygit\Digital-electronics-1\Labs\project\project_1\project_1.srcs\sources_1\new\state_machine.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\malygit\Digital-electronics-1\Labs\project\project_1\project_1.srcs\sim_1\new\tb_state_machine.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_state_machine_behav -key {Behavioral:sim_1:Functional:tb_state_machine} -tclbatch {tb_state_machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_state_machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_state_machine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 5 [D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_state_machine in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1530.965 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_state_machine/uut_hooola/s_cnt}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1530.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=3)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 18 [D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_state_machine in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 18 [D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_state_machine in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1530.965 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1530.965 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1530.965 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_state_machine/uut_hooola/s_state}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {200ms} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_state_machine_behav -key {Behavioral:sim_1:Functional:tb_state_machine} -tclbatch {tb_state_machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_state_machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1530.965 ; gain = 0.000
xsim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_state_machine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ms
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1530.965 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_state_machine/uut_hooola/s_state}} 
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_state_machine/uut_hooola/s_cnt}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1530.965 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1619.535 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_state_machine/uut_hooola/s_cnt_echo}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1619.535 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_state_machine/uut_hooola/echo_count_o}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_state_machine_behav -key {Behavioral:sim_1:Functional:tb_state_machine} -tclbatch {tb_state_machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_state_machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_state_machine_behav -key {Behavioral:sim_1:Functional:tb_state_machine} -tclbatch {tb_state_machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source tb_state_machine.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.535 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_state_machine_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_state_machine_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 30 20:51:13 2021. For additional details about this file, please refer to the WebTalk help file at D:/vvivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 30 20:51:13 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.535 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_state_machine/uut_hooola/echo_count_o}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_state_machine_behav -key {Behavioral:sim_1:Functional:tb_state_machine} -tclbatch {tb_state_machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_state_machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.535 ; gain = 0.000
xsim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_state_machine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ms
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1619.535 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_state_machine/uut_hooola/echo_count_o}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_state_machine/uut_hooola/s_state}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_state_machine/uut_hooola/s_cnt}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1619.535 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_state_machine/uut_hooola/s_cnt_echo}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1619.535 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_state_machine_behav -key {Behavioral:sim_1:Functional:tb_state_machine} -tclbatch {tb_state_machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_state_machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.535 ; gain = 0.000
xsim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_state_machine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ms
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1619.535 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb_state_machine/uut_hooola/s_cnt_echo}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb_state_machine/uut_hooola/s_state}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb_state_machine/uut_hooola/s_cnt}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1619.535 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7be5f9f794ba4c6c8f5beee7f92884e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1619.535 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 30 21:20:00 2021...
