OpenROAD v2.0-14801-g3493a6d4a 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
read_libraries
[INFO ODB-0227] LEF file: lib/sky130hd/sky130hd.tlef, created 13 layers, 25 vias
[INFO ODB-0227] LEF file: lib/sky130hd/sky130hd_std_cell.lef, created 437 library cells
read_verilog $synth_verilog
link_design $top_module
read_sdc $sdc_file
[WARNING STA-0366] port 'clk' not found.
utl::metric "IFP::ord_version" [ord::openroad_git_describe]
# Note that sta::network_instance_count is not valid after tapcells are added.
utl::metric "IFP::instance_count" [sta::network_instance_count]
initialize_floorplan -site $site \
  -die_area $die_area \
  -core_area $core_area
[WARNING IFP-0028] Core area lower left (10.070, 11.200) snapped to (10.120, 13.600).
[INFO IFP-0001] Added 28 rows of 174 site unithd.
source $tracks_file
# remove buffers inserted by synthesis 
remove_buffers
[INFO RSZ-0026] Removed 0 buffers.
################################################################
# IO Placement (random)
place_pins -random -hor_layers $io_placer_hor_layer -ver_layers $io_placer_ver_layer
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
################################################################
# Macro Placement
if { [have_macros] } {
  global_placement -density $global_place_density
  macro_placement -halo $macro_place_halo -channel $macro_place_channel
}
################################################################
# Tapcell insertion
eval tapcell $tapcell_args
[INFO TAP-0005] Inserted 75 tapcells.
################################################################
# Power distribution network insertion
source $pdn_cfg
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
[WARNING ORD-0046] -defer_connection has been deprecated.
pdngen
[INFO PDN-0001] Inserting grid: grid
################################################################
################################################################
# Global placement
foreach layer_adjustment $global_routing_layer_adjustments {
  lassign $layer_adjustment layer adjustment
  set_global_routing_layer_adjustment $layer $adjustment
}
set_routing_layers -signal $global_routing_layers \
  -clock $global_routing_clock_layers
set_macro_extension 2
global_placement -routability_driven -density $global_place_density \
  -pad_left $global_place_pad -pad_right $global_place_pad
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 10.120 13.600 ) ( 90.160 89.760 ) um
[INFO GPL-0006] NumInstances:                90
[INFO GPL-0007] NumPlaceInstances:           15
[INFO GPL-0008] NumFixedInstances:           75
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                     22
[INFO GPL-0011] NumPins:                     71
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 100.130 100.800 ) um
[INFO GPL-0013] CoreBBox: ( 10.120 13.600 ) ( 90.160 89.760 ) um
[INFO GPL-0016] CoreArea:              6095.846 um^2
[INFO GPL-0017] NonPlaceInstsArea:       93.840 um^2
[INFO GPL-0018] PlaceInstsArea:         251.491 um^2
[INFO GPL-0019] Util:                     4.190 %
[INFO GPL-0020] StdInstsArea:           251.491 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000009 HPWL: 1281620
[InitialPlace]  Iter: 2 CG residual: 0.00000005 HPWL: 1006181
[InitialPlace]  Iter: 3 CG residual: 0.00000001 HPWL: 1006297
[InitialPlace]  Iter: 4 CG residual: 0.00000007 HPWL: 1006438
[InitialPlace]  Iter: 5 CG residual: 0.00000002 HPWL: 1006758
[INFO GPL-0031] FillerInit:NumGCells:       109
[INFO GPL-0032] FillerInit:NumGNets:         22
[INFO GPL-0033] FillerInit:NumGPins:         71
[INFO GPL-0023] TargetDensity:            0.300
[INFO GPL-0024] AvrgPlaceInstArea:       16.766 um^2
[INFO GPL-0025] IdealBinArea:            55.887 um^2
[INFO GPL-0026] IdealBinCnt:                109
[INFO GPL-0027] TotalBinArea:          6095.846 um^2
[INFO GPL-0028] BinCnt:         8      8
[INFO GPL-0029] BinSize: ( 10.005  9.520 )
[INFO GPL-0030] NumBins: 64
[NesterovSolve] Iter:    1 overflow: 0.197 HPWL: 1049895
[NesterovSolve] Snapshot saved at iter = 0
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 6900 6900 ) DBU
[INFO GPL-0038] TileCnt:      14   14
[INFO GPL-0040] NumTiles: 196
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.7013950943946838
[INFO GPL-0084] 1.0%RC: 0.690056324005127
[INFO GPL-0085] 2.0%RC: 0.6682223230600357
[INFO GPL-0086] 5.0%RC: 0.6462044954299927
[INFO GPL-0087] FinalRC: 0.6957257
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:   10 overflow: 0.147 HPWL: 928459
[NesterovSolve] Iter:   20 overflow: 0.201 HPWL: 940072
[NesterovSolve] Iter:   30 overflow: 0.197 HPWL: 938119
[NesterovSolve] Iter:   40 overflow: 0.192 HPWL: 936402
[NesterovSolve] Iter:   50 overflow: 0.187 HPWL: 935245
[NesterovSolve] Iter:   60 overflow: 0.184 HPWL: 934804
[NesterovSolve] Iter:   70 overflow: 0.180 HPWL: 934301
[NesterovSolve] Iter:   80 overflow: 0.179 HPWL: 933570
[NesterovSolve] Iter:   90 overflow: 0.179 HPWL: 933416
[NesterovSolve] Iter:  100 overflow: 0.178 HPWL: 933297
[NesterovSolve] Iter:  110 overflow: 0.178 HPWL: 933427
[NesterovSolve] Iter:  120 overflow: 0.178 HPWL: 933471
[NesterovSolve] Iter:  130 overflow: 0.179 HPWL: 933576
[NesterovSolve] Iter:  140 overflow: 0.180 HPWL: 933715
[NesterovSolve] Iter:  150 overflow: 0.179 HPWL: 933727
[NesterovSolve] Iter:  160 overflow: 0.179 HPWL: 933701
[NesterovSolve] Iter:  170 overflow: 0.179 HPWL: 933521
[NesterovSolve] Iter:  180 overflow: 0.178 HPWL: 933468
[NesterovSolve] Iter:  190 overflow: 0.177 HPWL: 933395
[NesterovSolve] Iter:  200 overflow: 0.177 HPWL: 933264
[NesterovSolve] Iter:  210 overflow: 0.176 HPWL: 933170
[NesterovSolve] Iter:  220 overflow: 0.175 HPWL: 933038
[NesterovSolve] Iter:  230 overflow: 0.175 HPWL: 932975
[NesterovSolve] Iter:  240 overflow: 0.173 HPWL: 932733
[NesterovSolve] Iter:  250 overflow: 0.169 HPWL: 932168
[NesterovSolve] Iter:  260 overflow: 0.165 HPWL: 931435
[NesterovSolve] Iter:  270 overflow: 0.160 HPWL: 930973
[NesterovSolve] Iter:  280 overflow: 0.153 HPWL: 930346
[NesterovSolve] Iter:  290 overflow: 0.137 HPWL: 929133
[NesterovSolve] Finished with Overflow: 0.098026
# IO Placement
place_pins -hor_layers $io_placer_hor_layer -ver_layers $io_placer_ver_layer
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           362
[INFO PPL-0002] Number of I/O             12
[INFO PPL-0003] Number of I/O w/sink      12
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 609.49 um.
# checkpoint
set global_place_db [make_result_file ${design}_${platform}_global_place.db]
write_db $global_place_db
################################################################
# Repair max slew/cap/fanout violations and normalize slews
source $layer_rc_file
set_wire_rc -signal -layer $wire_rc_layer
set_wire_rc -clock  -layer $wire_rc_layer_clk
set_dont_use $dont_use
estimate_parasitics -placement
repair_design -slew_margin $slew_margin -cap_margin $cap_margin
[INFO RSZ-0058] Using max wire length 2395um.
repair_tie_fanout -separation $tie_separation $tielo_port
repair_tie_fanout -separation $tie_separation $tiehi_port
set_placement_padding -global -left $detail_place_pad -right $detail_place_pad
detailed_placement
Placement Analysis
---------------------------------
total displacement         36.4 u
average displacement        0.4 u
max displacement            8.2 u
original HPWL             643.9 u
legalized HPWL            695.3 u
delta HPWL                    8 %

# post resize timing report (ideal clocks)
report_worst_slack -min -digits 3
worst slack 0.742
report_worst_slack -max -digits 3
worst slack 0.563
report_tns -digits 3
tns 0.000
# Check slew repair
report_check_types -max_slew -max_capacitance -max_fanout -violators
utl::metric "RSZ::repair_design_buffer_count" [rsz::repair_design_buffer_count]
utl::metric "RSZ::max_slew_slack" [expr [sta::max_slew_check_slack_limit] * 100]
utl::metric "RSZ::max_fanout_slack" [expr [sta::max_fanout_check_slack_limit] * 100]
utl::metric "RSZ::max_capacitance_slack" [expr [sta::max_capacitance_check_slack_limit] * 100]
