INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/verilogHDL-design-experiment/2_1/2_1.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/verilogHDL-design-experiment/2_1/2_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/verilogHDL-design-experiment/2_1/2_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
