
            Lattice Mapping Report File for Design Module 'CNT19'


Design Information
------------------

Command line:   map -a LatticeXP2 -p LFXP2-5E -t TQFP144 -s 6 -oc Commercial
     lab4PLIS_impl1.ngd -o lab4PLIS_impl1_map.ncd -pr lab4PLIS_impl1.prf -mp
     lab4PLIS_impl1.mrp -lpf C:/Users/markul4/Desktop/lab4
     PLIS/impl1/lab4PLIS_impl1_synplify.lpf -lpf C:/Users/markul4/Desktop/lab4
     PLIS/lab4PLIS.lpf -gui -msgset C:/Users/markul4/Desktop/lab4
     PLIS/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFXP2-5ETQFP144
Target Performance:   6
Mapper:  mg5a00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  05/23/22  18:20:58

Design Summary
--------------

   Number of registers:      6 out of  3864 (0%)
      PFU registers:            5 out of  3564 (0%)
      PIO registers:            1 out of   300 (0%)
   Number of SLICEs:        12 out of  2376 (1%)
      SLICEs as Logic/ROM:     12 out of  2376 (1%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:          3 out of  2376 (0%)
   Number of LUT4s:         19 out of  4752 (0%)
      Number used as logic LUTs:         13
      Number used as distributed RAM:     0
      Number used as ripple logic:        6
      Number used as shift registers:     0
   Number of PIO sites used: 9 out of 100 (9%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------

                                    Page 1




Design:  CNT19                                         Date:  05/23/22  18:20:58

Design Summary (cont)
---------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)
   Number of clocks:  1
     Net CLK_c: 4 loads, 4 rising, 0 falling (Driver: PIO CLK )
   Number of Clock Enables:  1
     Net CNT_CMD_c: 4 loads, 3 LSLICEs
   Number of local set/reset loads for net RST_c merged into GSR:  6
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net CNT_A[2]: 8 loads
     Net CNT_A[4]: 8 loads
     Net op_lt.cnt_a8lto4_0_a2_0: 6 loads
     Net VCC: 5 loads
     Net CNT_CMD_c: 4 loads
     Net CNT_A[0]: 3 loads
     Net CNT_A[1]: 3 loads
     Net CNT_A[3]: 3 loads
     Net CNT_A_cry[0]: 1 loads
     Net CNT_A_lm[4]: 1 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'RST_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| CNT_C               | OUTPUT    | LVCMOS25  | OUT        |            |
+---------------------+-----------+-----------+------------+------------+
| CLK                 | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| CNT_O[4]            | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| CNT_O[3]            | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| CNT_O[2]            | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| CNT_O[1]            | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| CNT_O[0]            | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| CNT_CMD             | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| RST                 | INPUT     | LVCMOS25  |            |            |

                                    Page 2




Design:  CNT19                                         Date:  05/23/22  18:20:58

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+------------+

Removed logic
-------------

Signal RST_c_i was merged into signal RST_c
Signal CNT_A_cry_0_COUT[3] undriven or does not drive anything - clipped.
Signal CNT_A_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Block RST_pad_RNIDDB3 was optimized away.

GSR Usage
---------

GSR Component:
   The local reset signal 'RST_c' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'RST_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB
        

























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
