[{"DBLP title": "Unleashing Fury: A New Paradigm for 3-D Design and Test.", "DBLP authors": ["Michael Alfano", "Bryan Black", "Jeff Rearick", "Joseph Siegel", "Michael Su", "Julius Din"], "year": 2017, "MAG papers": [{"PaperId": 2547800220, "PaperTitle": "unleashing fury a new paradigm for 3 d design and test", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"advanced micro devices": 6.0}}], "source": "ES"}, {"DBLP title": "High-Bandwidth Memory (HBM) Test Challenges and Solutions.", "DBLP authors": ["Hongshin Jun", "Sang Kyun Nam", "Han Ho Jin", "Jong-Chern Lee", "Yong Jae Park", "Jaejin Lee"], "year": 2017, "MAG papers": [{"PaperId": 2546503017, "PaperTitle": "high bandwidth memory hbm test challenges and solutions", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"sk hynix": 6.0}}], "source": "ES"}, {"DBLP title": "High-Performance HBM Known-Good-Stack Testing.", "DBLP authors": ["Marc Loranger", "Onnik Yaglioglu", "John Oonk"], "year": 2017, "MAG papers": [{"PaperId": 2548131726, "PaperTitle": "high performance hbm known good stack testing", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"teradyne": 1.0}}], "source": "ES"}, {"DBLP title": "Estimating the Impact of Methodology on Analog Integrated Circuit Design Time.", "DBLP authors": ["Panu Jalas", "Timo Rahkonen"], "year": 2017, "MAG papers": [{"PaperId": 2343446686, "PaperTitle": "estimating the impact of methodology on analog integrated circuit design time", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of oulu": 1.0}}], "source": "ES"}, {"DBLP title": "Soft Error Mitigation Using Transmission Gate With Varying Gate and Body Bias.", "DBLP authors": ["Selahattin Sayil", "Archit H. Shah", "Md. Adnan Zaman", "Mohammad A. Islam"], "year": 2017, "MAG papers": [{"PaperId": 2343967503, "PaperTitle": "soft error mitigation using transmission gate with varying gate and body bias", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"lamar university": 4.0}}], "source": "ES"}, {"DBLP title": "A Comprehensive Design-for-Test Infrastructure in the Context of Security-Critical Applications.", "DBLP authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"], "year": 2017, "MAG papers": [{"PaperId": 2343403348, "PaperTitle": "a comprehensive design for test infrastructure in the context of security critical applications", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of washington": 1.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Test Generation Methods for Utilization Improvement of Hardware-Accelerated Simulation Platforms.", "DBLP authors": ["Wisam Kadry", "Dmitry Krestyashyn", "Arkadiy Morgenshtein", "Amir Nahir", "Vitali Sokhin", "Jin Sung Park", "Sung-Boem Park", "Wookyeong Jeong", "Jae-Cheol Son"], "year": 2017, "MAG papers": [{"PaperId": 2342415970, "PaperTitle": "test generation methods for utilization improvement of hardware accelerated simulation platforms", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 5.0, "samsung": 4.0}}], "source": "ES"}, {"DBLP title": "Exploring Exploration: A Tutorial Introduction to Embedded Systems Design Space Exploration.", "DBLP authors": ["Andy D. Pimentel"], "year": 2017, "MAG papers": [{"PaperId": 2551048680, "PaperTitle": "exploring exploration a tutorial introduction to embedded systems design space exploration", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of amsterdam": 1.0}}], "source": "ES"}, {"DBLP title": "Developing Great Products for the Immersive Computing Era.", "DBLP authors": ["Mark Papermaster"], "year": 2017, "MAG papers": [{"PaperId": 2557376180, "PaperTitle": "developing great products for the immersive computing era", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "An Interview With Semiconductor Pioneer and EDA Visionary Leader Wally Rhines.", "DBLP authors": ["Magdy Abadir"], "year": 2017, "MAG papers": [{"PaperId": 2577279039, "PaperTitle": "an interview with semiconductor pioneer and eda visionary leader wally rhines", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Computing in the Dark Silicon Era: Current Trends and Research Challenges.", "DBLP authors": ["Muhammad Shafique", "Siddharth Garg"], "year": 2017, "MAG papers": [{"PaperId": 2558196556, "PaperTitle": "computing in the dark silicon era current trends and research challenges", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"vienna university of technology": 1.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Near Threshold Voltage (NTV) Computing: Computing in the Dark Silicon Era.", "DBLP authors": ["Vivek De", "Sriram R. Vangal", "Ram Krishnamurthy"], "year": 2017, "MAG papers": [{"PaperId": 2401935718, "PaperTitle": "near threshold voltage ntv computing computing in the dark silicon era", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Impact of FinFET on Near-Threshold Voltage Scalability.", "DBLP authors": ["Nathaniel Ross Pinckney", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw", "Lucian Shifren", "Brian Cline", "Saurabh Sinha"], "year": 2017, "MAG papers": [{"PaperId": 2553953581, "PaperTitle": "impact of finfet on near threshold voltage scalability", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of michigan": 6.0}}], "source": "ES"}, {"DBLP title": "Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era.", "DBLP authors": ["Ardavan Pedram", "Stephen Richardson", "Mark Horowitz", "Sameh Galal", "Shahar Kvatinsky"], "year": 2017, "MAG papers": [{"PaperId": 3106213055, "PaperTitle": "dark memory and accelerator rich system optimization in the dark silicon era", "Year": 2017, "CitationCount": 56, "EstimatedCitation": 69, "Affiliations": {"stanford university": 3.0, "technion israel institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Can Dark Silicon Be Exploited to Prolong System Lifetime?", "DBLP authors": ["Mohammad Hashem Haghbayan", "Amir M. Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Antonio Miele", "Cristiana Bolchini", "Hannu Tenhunen"], "year": 2017, "MAG papers": [{"PaperId": 2556825344, "PaperTitle": "can dark silicon be exploited to prolong system lifetime", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"information technology university": 3.0, "royal institute of technology": 2.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "AxBench: A Multiplatform Benchmark Suite for Approximate Computing.", "DBLP authors": ["Amir Yazdanbakhsh", "Divya Mahajan", "Hadi Esmaeilzadeh", "Pejman Lotfi-Kamran"], "year": 2017, "MAG papers": [{"PaperId": 2554131156, "PaperTitle": "axbench a multiplatform benchmark suite for approximate computing", "Year": 2017, "CitationCount": 99, "EstimatedCitation": 147, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Controller Architecture for Low-Power, Low-Latency DRAM With Built-in Cache.", "DBLP authors": ["Zhi-Yong Liu", "Hsiu-Chuan Shih", "Bing-Yang Lin", "Cheng-Wen Wu"], "year": 2017, "MAG papers": [{"PaperId": 2344628427, "PaperTitle": "controller architecture for low power low latency dram with built in cache", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "A Fully Automated and Configurable Cost-Aware Framework for Adaptive Functional Diagnosis.", "DBLP authors": ["Cristiana Bolchini", "Luca Cassano"], "year": 2017, "MAG papers": [{"PaperId": 2335166011, "PaperTitle": "a fully automated and configurable cost aware framework for adaptive functional diagnosis", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "The Physics of Event-Driven IoT Systems.", "DBLP authors": ["Marilyn Wolf"], "year": 2017, "MAG papers": [{"PaperId": 2554342154, "PaperTitle": "the physics of event driven iot systems", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Edward J. McCluskey 1929-2016.", "DBLP authors": ["Michael J. Flynn", "Subhasish Mitra"], "year": 2017, "MAG papers": [{"PaperId": 2591473794, "PaperTitle": "edward j mccluskey 1929 2016", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Recent Technology Advances of Emerging Memories.", "DBLP authors": ["Yiran Chen", "Hai Helen Li", "Ismail Bayram", "Enes Eken"], "year": 2017, "MAG papers": [{"PaperId": 2603723898, "PaperTitle": "recent technology advances of emerging memories", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of pittsburgh": 2.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Correlated Effects on Forming and Retention of Al Doping in HfO2-Based RRAM.", "DBLP authors": ["Mouhamad Alayan", "Elisa Vianello", "Barbara De Salvo", "Luca Perniola", "Andrea Padovani", "Luca Larcher"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Reliable Nonvolatile Memories: Techniques and Measures.", "DBLP authors": ["Shivam Swami", "Kartik Mohanram"], "year": 2017, "MAG papers": [{"PaperId": 2595748027, "PaperTitle": "reliable nonvolatile memories techniques and measures", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Multisource Indoor Energy Harvesting for Nonvolatile Processors.", "DBLP authors": ["Caiwen Ding", "Ning Liu", "Yanzhi Wang", "Ji Li", "Soroush Heidari", "Jingtong Hu", "Yongpan Liu"], "year": 2017, "MAG papers": [{"PaperId": 2596815624, "PaperTitle": "multisource indoor energy harvesting for nonvolatile processors", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"syracuse university": 3.0, "oklahoma state university stillwater": 2.0, "university of southern california": 1.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Test Cost Reduction Methodology for InFO Wafer-Level Chip-Scale Package.", "DBLP authors": ["Kai-Li Wang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2017, "MAG papers": [{"PaperId": 2524658815, "PaperTitle": "test cost reduction methodology for info wafer level chip scale package", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national tsing hua university": 3.0, "tsmc": 5.0}}], "source": "ES"}, {"DBLP title": "Interdependencies of Degradation Effects and Their Impact on Computing.", "DBLP authors": ["Hussam Amrouch", "Victor M. van Santen", "J\u00f6rg Henkel"], "year": 2017, "MAG papers": [{"PaperId": 2483514863, "PaperTitle": "interdependencies of degradation effects and their impact on computing", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Post-Silicon Validation in the SoC Era: A Tutorial Introduction.", "DBLP authors": ["Prabhat Mishra", "Ronny Morad", "Avi Ziv", "Sandip Ray"], "year": 2017, "MAG papers": [{"PaperId": 2604138444, "PaperTitle": "post silicon validation in the soc era a tutorial introduction", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of florida": 1.0, "ibm": 2.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Designing Secure Electronics: Challenges From a Hardware Perspective.", "DBLP authors": ["David Yeh"], "year": 2017, "MAG papers": [{"PaperId": 2610523052, "PaperTitle": "designing secure electronics challenges from a hardware perspective", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Security and Privacy in Cyber-Physical Systems: A Survey of Surveys.", "DBLP authors": ["Jairo Giraldo", "Esha Sarkar", "Alvaro A. C\u00e1rdenas", "Michail Maniatakos", "Murat Kantarcioglu"], "year": 2017, "MAG papers": [{"PaperId": 2617246254, "PaperTitle": "security and privacy in cyber physical systems a survey of surveys", "Year": 2017, "CitationCount": 114, "EstimatedCitation": 155, "Affiliations": {"new york university abu dhabi": 2.0, "university of texas at dallas": 3.0}}], "source": "ES"}, {"DBLP title": "Side Channels of Cyber-Physical Systems: Case Study in Additive Manufacturing.", "DBLP authors": ["Sujit Rokka Chhetri", "Mohammad Abdullah Al Faruque"], "year": 2017, "MAG papers": [{"PaperId": 2596239952, "PaperTitle": "side channels of cyber physical systems case study in additive manufacturing", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california": 1.0, "university of california irvine": 1.0}}], "source": "ES"}, {"DBLP title": "Comparative Study of Authenticated Encryption Targeting Lightweight IoT Applications.", "DBLP authors": ["Sandhya Koteshwara", "Amitabh Das"], "year": 2017, "MAG papers": [{"PaperId": 2596136487, "PaperTitle": "comparative study of authenticated encryption targeting lightweight iot applications", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of minnesota": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Data Attack Detection and Command Authentication via Cyber-Physical Comodeling.", "DBLP authors": ["A. P. Sakis Meliopoulos", "George J. Cokkinides", "Rui Fan", "Liangyi Sun"], "year": 2017, "MAG papers": [{"PaperId": 2596521981, "PaperTitle": "data attack detection and command authentication via cyber physical comodeling", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Fault Diagnosis and Network Anomaly Detection in Water Infrastructures.", "DBLP authors": ["Estefan\u00eda Etchev\u00e9s Miciolino", "Roberto Setola", "Giuseppe Bernieri", "Stefano Panzieri", "Federica Pascucci", "Marios M. Polycarpou"], "year": 2017, "MAG papers": [{"PaperId": 2596572682, "PaperTitle": "fault diagnosis and network anomaly detection in water infrastructures", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of cyprus": 1.0}}], "source": "ES"}, {"DBLP title": "A Platform to Analyze DDR3 DRAM's Power and Retention Time.", "DBLP authors": ["Matthias Jung", "Deepak M. Mathew", "Carl Christian Rheinl\u00e4nder", "Christian Weis", "Norbert Wehn"], "year": 2017, "MAG papers": [{"PaperId": 2615085127, "PaperTitle": "a platform to analyze ddr3 dram s power and retention time", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"kaiserslautern university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Overview of 3-D Architecture Design Opportunities and Techniques.", "DBLP authors": ["Jishen Zhao", "Qiaosha Zou", "Yuan Xie"], "year": 2017, "MAG papers": [{"PaperId": 2525972444, "PaperTitle": "overview of 3 d architecture design opportunities and techniques", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california santa cruz": 1.0, "university of california santa barbara": 1.0, "huawei": 1.0}}], "source": "ES"}, {"DBLP title": "Accellera's Support for ESL Verification and Stimulus Reuse.", "DBLP authors": ["Gabe Moretti"], "year": 2017, "MAG papers": [{"PaperId": 2560884523, "PaperTitle": "accellera s support for esl verification and stimulus reuse", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Challenges and Trends in Modern SoC Design Verification.", "DBLP authors": ["Wen Chen", "Sandip Ray", "Jayanta Bhadra", "Magdy S. Abadir", "Li-C. Wang"], "year": 2017, "MAG papers": [{"PaperId": 2745235995, "PaperTitle": "challenges and trends in modern soc design verification", "Year": 2017, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"nxp semiconductors": 3.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Data-Driven Test Plan Augmentation for Platform Verification.", "DBLP authors": ["Wen Chen", "Kuo-Kai Hsieh", "Li-Chung Wang", "Jayanta Bhadra"], "year": 2017, "MAG papers": [{"PaperId": 2622863561, "PaperTitle": "data driven test plan augmentation for platform verification", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 2.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Formally Verifying Transfer Functions of Linear Analog Circuits.", "DBLP authors": ["Syeda Hira Taqdees", "Osman Hasan"], "year": 2017, "MAG papers": [{"PaperId": 2623146857, "PaperTitle": "formally verifying transfer functions of linear analog circuits", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national university of sciences and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Embedded Systems Secure Path Verification at the Hardware/Software Interface.", "DBLP authors": ["Gianpiero Cabodi", "Paolo Camurati", "Sebastiano F. Finocchiaro", "Francesco Savarese", "Danilo Vendraminetto"], "year": 2017, "MAG papers": [{"PaperId": 2610653992, "PaperTitle": "embedded systems secure path verification at the hardware software interface", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of turin": 5.0}}], "source": "ES"}, {"DBLP title": "Leveraging Software Configuration Management in Automated RTL Design Debug.", "DBLP authors": ["John Adler", "Andreas G. Veneris"], "year": 2017, "MAG papers": [{"PaperId": 2622970066, "PaperTitle": "leveraging software configuration management in automated rtl design debug", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "Formal-Based Design and Verification of SoC Arbitration Protocols: A Comparative Analysis of TDMA and Round-Robin.", "DBLP authors": ["Maroua Ben Slimane", "Imene Ben Hafaiedh", "Riadh Robbana"], "year": 2017, "MAG papers": [{"PaperId": 2622497901, "PaperTitle": "formal based design and verification of soc arbitration protocols a comparative analysis of tdma and round robin", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tunisia polytechnic school": 1.0, "tunis university": 1.0, "carthage university": 1.0}}], "source": "ES"}, {"DBLP title": "Probing Attacks on Integrated Circuits: Challenges and Research Opportunities.", "DBLP authors": ["Huanyu Wang", "Domenic Forte", "Mark Mohammad Tehranipoor", "Qihang Shi"], "year": 2017, "MAG papers": [{"PaperId": 2738836551, "PaperTitle": "probing attacks on integrated circuits challenges and research opportunities", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of connecticut": 1.0, "university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Tackling Test Challenges for Interposer-Based 2.5-D Integrated Circuits.", "DBLP authors": ["Ran Wang", "Krishnendu Chakrabarty"], "year": 2017, "MAG papers": [{"PaperId": 2615434920, "PaperTitle": "tackling test challenges for interposer based 2 5 d integrated circuits", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Will Chips of the Future Learn How to Feel Pain and Cure Themselves?", "DBLP authors": ["Francky Catthoor", "Guido Groeseneken"], "year": 2017, "MAG papers": [{"PaperId": 2740781062, "PaperTitle": "will chips of the future learn how to feel pain and cure themselves", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "An Interview With Professor Chenming Hu, Father of 3D Transistors.", "DBLP authors": ["Yao-Wen Chang"], "year": 2017, "MAG papers": [{"PaperId": 2742584426, "PaperTitle": "an interview with professor chenming hu father of 3d transistors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Awareness in Systems on Chip - A Survey.", "DBLP authors": ["Axel Jantsch", "Nikil D. Dutt", "Amir M. Rahmani"], "year": 2017, "MAG papers": [{"PaperId": 2756552411, "PaperTitle": "self awareness in systems on chip a survey", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of california irvine": 2.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Health Management for Self-Aware SoCs Based on IEEE 1687 Infrastructure.", "DBLP authors": ["Konstantin Shibin", "Sergei Devadze", "Artur Jutman", "Martin Grabmann", "Robin Pricken"], "year": 2017, "MAG papers": [{"PaperId": 2756242979, "PaperTitle": "health management for self aware socs based on ieee 1687 infrastructure", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tallinn university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "KOCL: Power Self- Awareness for Arbitrary FPGA-SoC-Accelerated OpenCL Applications.", "DBLP authors": ["James J. Davis", "Joshua M. Levine", "Edward A. Stott", "Eddie Hung", "Peter Y. K. Cheung", "George A. Constantinides"], "year": 2017, "MAG papers": [{"PaperId": 2756182264, "PaperTitle": "kocl power self awareness for arbitrary fpga soc accelerated opencl applications", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 1.0, "imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "A Self-Aware Architecture for PVT Compensation and Power Nap in Near Threshold Processors.", "DBLP authors": ["Davide Rossi", "Igor Loi", "Antonio Pullini", "Thomas Christoph M\u00fcller", "Andreas Burg", "Francesco Conti", "Luca Benini", "Philippe Flatresse"], "year": 2017, "MAG papers": [{"PaperId": 2756330544, "PaperTitle": "a self aware architecture for pvt compensation and power nap in near threshold processors", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "university of bologna": 4.0, "stmicroelectronics": 1.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Adaptive Timing Repair.", "DBLP authors": ["Hans Giesen", "Raphael Rubin", "Benjamin Gojman", "Andr\u00e9 DeHon"], "year": 2017, "MAG papers": [{"PaperId": 2756355512, "PaperTitle": "self adaptive timing repair", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pennsylvania": 4.0}}], "source": "ES"}, {"DBLP title": "Trusted Analog/Mixed- Signal/RF ICs: A Survey and a Perspective.", "DBLP authors": ["Angelos Antonopoulos", "Christiana Kapatsori", "Yiorgos Makris"], "year": 2017, "MAG papers": [{"PaperId": 2737813463, "PaperTitle": "trusted analog mixed signal rf ics a survey and a perspective", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at dallas": 3.0}}], "source": "ES"}, {"DBLP title": "Layout-Aware Optimized Prebond Silicon Interposer Test Synthesis.", "DBLP authors": ["Katherine Shu-Min Li", "Sying-Jyan Wang", "Ruei-Ting Gu", "Bo-Chuan Cheng"], "year": 2017, "MAG papers": [{"PaperId": 2524546731, "PaperTitle": "layout aware optimized prebond silicon interposer test synthesis", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national sun yat sen university": 2.0, "national chung hsing university": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive ECC for Tailored Protection of Nanoscale Memory.", "DBLP authors": ["Dongyeob Shin", "Jongsun Park", "Jangwon Park", "Somnath Paul", "Swarup Bhunia"], "year": 2017, "MAG papers": [{"PaperId": 2529658558, "PaperTitle": "adaptive ecc for tailored protection of nanoscale memory", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 1.0, "korea university": 2.0, "samsung": 1.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power Sparse Hyperdimensional Encoder for Language Recognition.", "DBLP authors": ["Mohsen Imani", "John Hwang", "Tajana Rosing", "Abbas Rahimi", "Jan M. Rabaey"], "year": 2017, "MAG papers": [{"PaperId": 2750066038, "PaperTitle": "low power sparse hyperdimensional encoder for language recognition", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california san diego": 3.0, "university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "Internet of Things - The Quest for Trust.", "DBLP authors": ["Lothar Thiele"], "year": 2017, "MAG papers": [{"PaperId": 2757041332, "PaperTitle": "internet of things the quest for trust", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Nano-Tera.ch: Information Technology for Health, Environment, and Energy.", "DBLP authors": ["Patrick Mayor", "Martin Rajman", "Giovanni De Micheli"], "year": 2017, "MAG papers": [{"PaperId": 2760367760, "PaperTitle": "nano tera ch information technology for health environment and energy", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}]