#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Aug 29 11:29:17 2020
# Process ID: 11720
# Current directory: C:/Users/trian/Desktop/Practica/VGA_on_Fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7224 C:\Users\trian\Desktop\Practica\VGA_on_Fpga\VGA_on_Fpga.xpr
# Log file: C:/Users/trian/Desktop/Practica/VGA_on_Fpga/vivado.log
# Journal file: C:/Users/trian/Desktop/Practica/VGA_on_Fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.xpr
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
close_design
close [ open C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/VGA.vhd w ]
add_files C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/VGA.vhd
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
remove_files  C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/design_1/design_1.bd
set_property part xc7a100tcsg324-1 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "BRAM"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {153600} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
create_bd_cell -type module -reference VGA VGA_0
set_property location {1 -38 -4} [get_bd_cells VGA_0]
set_property location {0.5 -118 23} [get_bd_cells VGA_0]
delete_bd_objs [get_bd_cells VGA_0]
save_bd_design
close_bd_design [get_bd_designs BRAM]
open_bd_design {C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM/BRAM.bd}
open_bd_design {C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM/BRAM.bd}
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTA
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_ports BRAM_PORTA]
endgroup
startgroup
create_bd_port -dir I -from 17 -to 0 addra
connect_bd_net [get_bd_pins /blk_mem_gen_0/addra] [get_bd_ports addra]
endgroup
set_property location {-188 60} [get_bd_ports addra]
create_bd_cell -type module -reference controller controller_0
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property location {0.5 -158 157} [get_bd_cells controller_0]
set_property location {1 -186 158} [get_bd_cells controller_0]
set_property location {1 -196 181} [get_bd_cells controller_0]
regenerate_bd_layout -routing
set_property location {0.5 -31 232} [get_bd_cells controller_0]
create_bd_cell -type module -reference VGA VGA_0
create_bd_cell -type module -reference Capture Capture_0
regenerate_bd_layout -routing
set_property location {0.5 -93 348} [get_bd_cells Capture_0]
set_property location {2 113 53} [get_bd_cells VGA_0]
set_property location {3 419 339} [get_bd_cells controller_0]
set_property location {4.5 777 139} [get_bd_cells blk_mem_gen_0]
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets BRAM_PORTA_1]
delete_bd_objs [get_bd_intf_ports BRAM_PORTA]
set_property location {0.5 -315 263} [get_bd_cells Capture_0]
set_property location {0.5 -981 299} [get_bd_cells Capture_0]
set_property location {1.5 -604 315} [get_bd_cells Capture_0]
regenerate_bd_layout
regenerate_bd_layout
set_property location {194 47} [get_bd_ports addra]
undo
set_property location {0.5 -15 67} [get_bd_cells Capture_0]
delete_bd_objs [get_bd_nets addra_1]
delete_bd_objs [get_bd_ports addra]
set_property location {0.5 -208 211} [get_bd_cells Capture_0]
connect_bd_net [get_bd_pins Capture_0/Addr] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins Capture_0/Dout] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins Capture_0/We] [get_bd_pins blk_mem_gen_0/wea]
close_bd_design [get_bd_designs BRAM]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM/BRAM.bd}
validate_bd_design
make_wrapper -files [get_files C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM/BRAM.bd] -top
import_files -force -norecurse C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM/hdl/BRAM_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM/BRAM.bd}
remove_files  C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/imports/hdl/BRAM_wrapper.vhd
file delete -force C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/imports/hdl/BRAM_wrapper.vhd
open_bd_design {C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM/BRAM.bd}
close_bd_design [get_bd_designs BRAM]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close [ open C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/bisD.vhd w ]
add_files C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/bisD.vhd
close [ open C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/clock_div.vhd w ]
add_files C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/clock_div.vhd
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM/BRAM.bd]
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_bd_design {C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM/BRAM.bd}
validate_bd_design -force
save_bd_design
synth_design -rtl -name rtl_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close [ open C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/debounce.vhd w ]
add_files C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/debounce.vhd
remove_files  C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/debounce.vhd
file delete -force C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/debounce.vhd
add_files -norecurse {{H:/CTI Sem2.2/AC/Mips/lab2/lab2.srcs/sources_1/imports/new/lab1p3.vhd}}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
synth_design -rtl -name rtl_1
close_design
create_bd_design "BRAM2"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {153600} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
open_bd_design {C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM2/BRAM2.bd}
remove_files  C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM/BRAM.bd
file delete -force C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM2/BRAM2.bd]
synth_design -rtl -name rtl_1
close_design
close_design
add_files -fileset constrs_1 -norecurse {{D:/ALU/ALU.srcs/constrs_1/imports/a is/Nexys4DDR_Master.xdc}}
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM2/BRAM2.bd]
synth_design -rtl -name rtl_1
close_design
close_project
