# Merge and clean up common enums
transforms:
  #! Resize all mux mode enums to maximum size (4 bits).
  #!
  #! RT1011 has 3 bits usable, with a single 1 bit entry.
  - !ResizeEnums
    enum: (iomuxc|iomuxc_snvs)::vals::SwMuxCtlPad(.*)?MuxMode
    bit_size: 4

  - !DeleteEnums
    from: (iomuxc|iomuxc_snvs)::vals::SwMuxCtlPad(.*)?MuxMode
    bit_size: 4

  - !MergeEnums
    from: (iomuxc|iomuxc_snvs)::vals::SwMuxCtlPad(.*)?Sion
    to: $1::vals::Sion
    check: Layout

  - !MergeFieldsets
    from: (iomuxc|iomuxc_snvs)::regs::SwMuxCtlPad(.*)?
    to: $1::regs::MuxCtl

  #! A large number of enums
  - !MergeEnums
    from: (iomuxc|iomuxc_snvs)::vals::SwPadCtlPad(.*)?\d+Speed
    to: $1::vals::Speed
    check: Layout

  - !MergeEnums
    from: (iomuxc|iomuxc_snvs)::vals::SwPadCtlPad(.*)?\d+Pus
    to: $1::vals::Pus
    check: Layout

  - !MergeEnums
    from: (iomuxc|iomuxc_snvs)::vals::SwPadCtlPad(.*)?\d+Dse
    to: $1::vals::Dse
    check: Layout

  - !MergeEnums
    from: (iomuxc|iomuxc_snvs)::vals::SwPadCtlPad(.*)?\d+Sre
    to: $1::vals::Sre
    check: Layout

  - !MergeEnums
    from: (iomuxc|iomuxc_snvs)::vals::SwPadCtlPad(.*)?\d+Hys
    to: $1::vals::Hys
    check: Layout

  - !MergeEnums
    from: (iomuxc|iomuxc_snvs)::vals::SwPadCtlPad(.*)?\d+Ode
    to: $1::vals::Ode
    check: Layout

  - !MergeEnums
    from: (iomuxc|iomuxc_snvs)::vals::SwPadCtlPad(.*)?\d+Pke
    to: $1::vals::Pke
    check: Layout

  - !MergeEnums
    from: (iomuxc|iomuxc_snvs)::vals::SwPadCtlPad(.*)?\d+Pue
    to: $1::vals::Pue
    check: Layout

  - !MergeFieldsets
    from: iomuxc::regs::SwPadCtlPad(.*)?
    to: iomuxc::regs::Ctl

  # Useless enums which didn't get matched
  - !DeleteEnums
    from: iomuxc::vals::(Hys|Ode|Pke|Pue|Sre)

  # Boolean enum transforms for IOMUXC select input registers
  - !DeleteEnums
    from: iomuxc::vals::(Flexpwm1PwmaSelectInput0Daisy|Flexpwm1PwmaSelectInput1Daisy|Flexpwm1PwmaSelectInput2Daisy|Flexpwm1PwmaSelectInput3Daisy|Flexpwm1PwmbSelectInput0Daisy|Flexpwm1PwmbSelectInput1Daisy|Flexpwm1PwmbSelectInput2Daisy|Flexpwm1PwmbSelectInput3Daisy|FlexspiDqsFaSelectInputDaisy|FlexspiDqsFbSelectInputDaisy|KppColSelectInput0Daisy|KppColSelectInput1Daisy|KppColSelectInput2Daisy|KppColSelectInput3Daisy|KppRowSelectInput0Daisy|KppRowSelectInput1Daisy|KppRowSelectInput2Daisy|KppRowSelectInput3Daisy|Lpi2c1HreqSelectInputDaisy|Lpspi1PcsSelectInput0Daisy|Lpspi1SckSelectInputDaisy|Lpspi1SdiSelectInputDaisy|Lpspi1SdoSelectInputDaisy|Lpspi2PcsSelectInput0Daisy|Lpspi2SckSelectInputDaisy|Lpspi2SdiSelectInputDaisy|Lpspi2SdoSelectInputDaisy|Lpuart1RxdSelectInputDaisy|Lpuart1TxdSelectInputDaisy|Lpuart2RxdSelectInputDaisy|Lpuart2TxdSelectInputDaisy|Lpuart4RxdSelectInputDaisy|Lpuart4TxdSelectInputDaisy|NmiGlueNmiSelectInputDaisy|SpdifIn1SelectInputDaisy|SpdifTxClk2SelectInputDaisy|UsbOtgIdSelectInputDaisy|UsbOtgOcSelectInputDaisy|XevGlueRxevSelectInputDaisy)
    bit_size: 1
