<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testBench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testBench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="936772fs"></ZoomStartTime>
      <ZoomEndTime time="1012646fs"></ZoomEndTime>
      <Cursor1Time time="1000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="272"></NameColumnWidth>
      <ValueColumnWidth column_width="75"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="11" />
   <wvobject fp_name="/testBench/CPU_CLK" type="logic">
      <obj_property name="ElementShortName">CPU_CLK</obj_property>
      <obj_property name="ObjectShortName">CPU_CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/testBench/CPU_RST" type="logic">
      <obj_property name="ElementShortName">CPU_RST</obj_property>
      <obj_property name="ObjectShortName">CPU_RST</obj_property>
   </wvobject>
   <wvobject fp_name="/testBench/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testBench/RV32Core1/BTB1/rd_predicted" type="logic">
      <obj_property name="ElementShortName">rd_predicted</obj_property>
      <obj_property name="ObjectShortName">rd_predicted</obj_property>
   </wvobject>
   <wvobject fp_name="/testBench/RV32Core1/RegisterFile1/RegFile[7]" type="array">
      <obj_property name="ElementShortName">[7][31:0]</obj_property>
      <obj_property name="ObjectShortName">[7][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testBench/RV32Core1/RegisterFile1/RegFile[6]" type="array">
      <obj_property name="ElementShortName">[6][31:0]</obj_property>
      <obj_property name="ObjectShortName">[6][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testBench/RV32Core1/RegisterFile1/RegFile[5]" type="array">
      <obj_property name="ElementShortName">[5][31:0]</obj_property>
      <obj_property name="ObjectShortName">[5][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testBench/RV32Core1/all_instr_count" type="array">
      <obj_property name="ElementShortName">all_instr_count[31:0]</obj_property>
      <obj_property name="ObjectShortName">all_instr_count[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testBench/RV32Core1/branch_instr_count" type="array">
      <obj_property name="ElementShortName">branch_instr_count[31:0]</obj_property>
      <obj_property name="ObjectShortName">branch_instr_count[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testBench/RV32Core1/right_predict_count" type="array">
      <obj_property name="ElementShortName">right_predict_count[31:0]</obj_property>
      <obj_property name="ObjectShortName">right_predict_count[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testBench/RV32Core1/error_predict_count" type="array">
      <obj_property name="ElementShortName">error_predict_count[31:0]</obj_property>
      <obj_property name="ObjectShortName">error_predict_count[31:0]</obj_property>
   </wvobject>
</wave_config>
