/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [21:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_1z;
  reg [17:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  reg [7:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [29:0] celloutsig_1_3z;
  wire [20:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~((in_data[143] | in_data[187]) & celloutsig_1_0z);
  assign celloutsig_0_18z = ~((celloutsig_0_15z[6] | celloutsig_0_6z) & celloutsig_0_16z[5]);
  assign celloutsig_1_0z = in_data[145] | in_data[173];
  assign celloutsig_1_16z = celloutsig_1_2z | celloutsig_1_6z[11];
  assign celloutsig_0_6z = celloutsig_0_4z | celloutsig_0_3z;
  assign celloutsig_0_9z = in_data[3] | celloutsig_0_8z[8];
  assign celloutsig_0_21z = celloutsig_0_6z ^ celloutsig_0_4z;
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_5z } + celloutsig_1_6z[10:1];
  assign celloutsig_0_10z = { celloutsig_0_8z[7:0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z } + in_data[74:58];
  assign celloutsig_0_13z = { celloutsig_0_10z[9:6], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z } + { celloutsig_0_1z[8:4], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_1z[10], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z } & { celloutsig_0_5z[3:1], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_1z[11:4] & { celloutsig_0_10z[8:2], celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_3z[8:5], celloutsig_1_2z } / { 1'h1, in_data[173:170] };
  assign celloutsig_0_42z = { celloutsig_0_13z[15:5], celloutsig_0_29z, celloutsig_0_21z } > { celloutsig_0_12z[13:9], celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_32z };
  assign celloutsig_0_4z = in_data[22:2] > { in_data[64:60], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_3z = ! in_data[16:0];
  assign celloutsig_0_29z = ! { celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_9z };
  assign celloutsig_0_31z = { celloutsig_0_10z[3:2], celloutsig_0_18z, celloutsig_0_6z } != { celloutsig_0_12z[8:6], celloutsig_0_24z };
  assign celloutsig_0_43z = ~ celloutsig_0_1z[11:4];
  assign celloutsig_1_3z = ~ { in_data[142:114], celloutsig_1_1z };
  assign celloutsig_1_6z = ~ celloutsig_1_4z[18:6];
  assign celloutsig_1_10z = ~ celloutsig_1_9z[3:0];
  assign celloutsig_1_18z = ~ { celloutsig_1_3z[29:20], celloutsig_1_13z, celloutsig_1_15z };
  assign celloutsig_0_14z = ~ celloutsig_0_1z[11:8];
  assign celloutsig_0_17z = ~ celloutsig_0_8z[10:3];
  assign celloutsig_0_23z = ~ { celloutsig_0_20z[15:13], celloutsig_0_11z, celloutsig_0_22z };
  assign celloutsig_1_4z = { celloutsig_1_3z[26:7], celloutsig_1_0z } | in_data[145:125];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z } | { celloutsig_1_6z[9:2], celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_10z[3:1] | celloutsig_1_3z[14:12];
  assign celloutsig_0_1z = { in_data[60:48], celloutsig_0_0z, celloutsig_0_0z } | in_data[92:78];
  assign celloutsig_0_16z = { celloutsig_0_13z[15:6], celloutsig_0_11z, celloutsig_0_4z } | { celloutsig_0_10z[13:6], celloutsig_0_14z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_23z[2:0], celloutsig_0_3z };
  assign celloutsig_1_15z = ^ { celloutsig_1_4z[17:16], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_2z[5:2] << { celloutsig_0_1z[7:6], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_12z = { in_data[59:55], celloutsig_0_2z, celloutsig_0_7z } - in_data[13:0];
  assign celloutsig_0_25z = { in_data[81:79], celloutsig_0_9z } - celloutsig_0_8z[10:7];
  assign celloutsig_0_32z = celloutsig_0_5z - celloutsig_0_5z;
  assign celloutsig_0_0z = ~((in_data[39] & in_data[71]) | in_data[16]);
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_4z[10]) | celloutsig_1_1z);
  assign celloutsig_1_17z = ~((celloutsig_1_6z[5] & celloutsig_1_10z[1]) | celloutsig_1_5z);
  assign celloutsig_0_26z = ~((celloutsig_0_3z & celloutsig_0_25z[2]) | celloutsig_0_6z);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_20z = 18'h00000;
    else if (clkin_data[32]) celloutsig_0_20z = { celloutsig_0_12z[9:0], celloutsig_0_17z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = { in_data[54:49], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[141] & celloutsig_1_0z));
  assign celloutsig_0_11z = ~((in_data[36] & celloutsig_0_6z) | (celloutsig_0_5z[3] & celloutsig_0_5z[0]));
  assign celloutsig_0_22z = ~((celloutsig_0_17z[6] & celloutsig_0_10z[10]) | (celloutsig_0_2z[0] & celloutsig_0_20z[16]));
  assign celloutsig_0_27z = ~((celloutsig_0_0z & celloutsig_0_23z[0]) | (celloutsig_0_16z[0] & celloutsig_0_23z[3]));
  assign { out_data[141:128], out_data[105:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
