// Seed: 520484023
module module_0 (
    input  uwire id_0,
    output wand  id_1,
    output wor   id_2
);
  reg  id_4 = 1;
  tri0 id_5;
  wire id_6;
  assign id_5 = 1;
  wire id_7;
  always @(id_6 or id_7) id_4 = #1 id_0 ~^ 1;
endmodule
module module_1 #(
    parameter id_15 = 32'd26,
    parameter id_16 = 32'd66
) (
    output wor id_0,
    input wor id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wire id_7,
    input tri0 id_8,
    output wand id_9,
    input wor id_10,
    output tri0 id_11
);
  wire id_13;
  wire id_14;
  defparam id_15.id_16 = 1;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_0
  );
  assign modCall_1.type_2 = 0;
endmodule
