// Seed: 1583198321
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  wire  id_3,
    output uwire id_4
);
  assign id_0 = id_1;
  wire id_6;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  initial $display;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    output uwire id_4
);
  id_6(
      -id_3, 1, 1
  );
  always @(1) begin : LABEL_0
    id_4 = 1;
  end
  buf primCall (id_4, id_3);
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_1,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
endmodule
