{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743018874262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743018874262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 21:54:34 2025 " "Processing started: Wed Mar 26 21:54:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743018874262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1743018874262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TVP5147M1_decoder_interface -c TVP5147M1_decoder_interface --analyze_file=C:/Users/ADMIN/edu/thesis/video-scrambler/FPGA/TVP5147M1_decoder_interface/hash_drbg/rtl/hash_drbg.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off TVP5147M1_decoder_interface -c TVP5147M1_decoder_interface --analyze_file=C:/Users/ADMIN/edu/thesis/video-scrambler/FPGA/TVP5147M1_decoder_interface/hash_drbg/rtl/hash_drbg.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1743018874262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1743018875474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1743018875474 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hash_drbg.v(101) " "Verilog HDL warning at hash_drbg.v(101): extended using \"x\" or \"z\"" {  } { { "hash_drbg/rtl/hash_drbg.v" "" { Text "C:/Users/ADMIN/edu/thesis/video-scrambler/FPGA/TVP5147M1_decoder_interface/hash_drbg/rtl/hash_drbg.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1743018891183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hash_drbg.v(224) " "Verilog HDL information at hash_drbg.v(224): always construct contains both blocking and non-blocking assignments" {  } { { "hash_drbg/rtl/hash_drbg.v" "" { Text "C:/Users/ADMIN/edu/thesis/video-scrambler/FPGA/TVP5147M1_decoder_interface/hash_drbg/rtl/hash_drbg.v" 224 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743018891184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sha_init SHA_INIT hash_drbg.v(22) " "Verilog HDL Declaration information at hash_drbg.v(22): object \"sha_init\" differs only in case from object \"SHA_INIT\" in the same scope" {  } { { "hash_drbg/rtl/hash_drbg.v" "" { Text "C:/Users/ADMIN/edu/thesis/video-scrambler/FPGA/TVP5147M1_decoder_interface/hash_drbg/rtl/hash_drbg.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1743018891184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 1  Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743018891196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 21:54:51 2025 " "Processing ended: Wed Mar 26 21:54:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743018891196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743018891196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743018891196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1743018891196 ""}
