<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - ODIN_II/SRC/partial_map.cpp</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">ODIN_II/SRC</a> - partial_map.cpp<span style="font-size: 80%;"> (source / <a href="partial_map.cpp.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">462</td>
            <td class="headerCovTableEntry">518</td>
            <td class="headerCovTableEntryMed">89.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-06-27 12:48:32</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">17</td>
            <td class="headerCovTableEntry">18</td>
            <td class="headerCovTableEntryHi">94.4 %</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Permission is hereby granted, free of charge, to any person</a>
<a name="3"><span class="lineNum">       3 </span>            :  * obtaining a copy of this software and associated documentation</a>
<a name="4"><span class="lineNum">       4 </span>            :  * files (the &quot;Software&quot;), to deal in the Software without</a>
<a name="5"><span class="lineNum">       5 </span>            :  * restriction, including without limitation the rights to use,</a>
<a name="6"><span class="lineNum">       6 </span>            :  * copy, modify, merge, publish, distribute, sublicense, and/or sell</a>
<a name="7"><span class="lineNum">       7 </span>            :  * copies of the Software, and to permit persons to whom the</a>
<a name="8"><span class="lineNum">       8 </span>            :  * Software is furnished to do so, subject to the following</a>
<a name="9"><span class="lineNum">       9 </span>            :  * conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be</a>
<a name="12"><span class="lineNum">      12 </span>            :  * included in all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</a>
<a name="15"><span class="lineNum">      15 </span>            :  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES</a>
<a name="16"><span class="lineNum">      16 </span>            :  * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</a>
<a name="17"><span class="lineNum">      17 </span>            :  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT</a>
<a name="18"><span class="lineNum">      18 </span>            :  * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</a>
<a name="20"><span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="21"><span class="lineNum">      21 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;string.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;stdio.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;stdlib.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;stdarg.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;algorithm&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;odin_types.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;odin_globals.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;netlist_utils.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;node_creation_library.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;odin_util.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;partial_map.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;multipliers.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;hard_blocks.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;math.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;memories.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;adders.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;subtractions.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;vtr_memory.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;vtr_util.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : void depth_first_traversal_to_partial_map(short marker_value, netlist_t* netlist);</a>
<a name="46"><span class="lineNum">      46 </span>            : void depth_first_traverse_partial_map(nnode_t* node, uintptr_t traverse_mark_number, netlist_t* netlist);</a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            : void partial_map_node(nnode_t* node, short traverse_number, netlist_t* netlist);</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span>            : void instantiate_not_logic(nnode_t* node, short mark, netlist_t* netlist);</a>
<a name="51"><span class="lineNum">      51 </span>            : bool eliminate_buffer(nnode_t* node, short, netlist_t*);</a>
<a name="52"><span class="lineNum">      52 </span>            : void instantiate_bitwise_logic(nnode_t* node, operation_list op, short mark, netlist_t* netlist);</a>
<a name="53"><span class="lineNum">      53 </span>            : void instantiate_bitwise_reduction(nnode_t* node, operation_list op, short mark, netlist_t* netlist);</a>
<a name="54"><span class="lineNum">      54 </span>            : void instantiate_logical_logic(nnode_t* node, operation_list op, short mark, netlist_t* netlist);</a>
<a name="55"><span class="lineNum">      55 </span>            : void instantiate_EQUAL(nnode_t* node, operation_list type, short mark, netlist_t* netlist);</a>
<a name="56"><span class="lineNum">      56 </span>            : void instantiate_GE(nnode_t* node, operation_list type, short mark, netlist_t* netlist);</a>
<a name="57"><span class="lineNum">      57 </span>            : void instantiate_GT(nnode_t* node, operation_list type, short mark, netlist_t* netlist);</a>
<a name="58"><span class="lineNum">      58 </span>            : void instantiate_shift(nnode_t* node, operation_list type, short mark, netlist_t* netlist);</a>
<a name="59"><span class="lineNum">      59 </span>            : void instantiate_unary_sub(nnode_t* node, short mark, netlist_t* netlist);</a>
<a name="60"><span class="lineNum">      60 </span>            : void instantiate_sub_w_carry(nnode_t* node, short mark, netlist_t* netlist);</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : void instantiate_soft_logic_ram(nnode_t* node, short mark, netlist_t* netlist);</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : /*-------------------------------------------------------------------------</a>
<a name="65"><span class="lineNum">      65 </span>            :  * (function: partial_map_top)</a>
<a name="66"><span class="lineNum">      66 </span>            :  *-----------------------------------------------------------------------*/</a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">       3103 : void partial_map_top(netlist_t* netlist) {</span></a>
<a name="68"><span class="lineNum">      68 </span>            :     /* depending on the output target choose how to do partial mapping */</a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">       3103 :     if (strcmp(configuration.output_type.c_str(), &quot;blif&quot;) == 0) {</span></a>
<a name="70"><span class="lineNum">      70 </span>            :         /* do the partial map without any larger structures identified */</a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">       3103 :         depth_first_traversal_to_partial_map(PARTIAL_MAP_TRAVERSE_VALUE, netlist);</span></a>
<a name="72"><span class="lineNum">      72 </span>            :     }</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">       3103 : }</span></a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="76"><span class="lineNum">      76 </span>            :  * (function: depth_first_traversal_to_parital_map()</a>
<a name="77"><span class="lineNum">      77 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">       3103 : void depth_first_traversal_to_partial_map(short marker_value, netlist_t* netlist) {</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">       3103 :     int i;</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            :     /* start with the primary input list */</a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">      88163 :     for (i = 0; i &lt; netlist-&gt;num_top_input_nodes; i++) {</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">      85060 :         if (netlist-&gt;top_input_nodes[i] != NULL) {</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">      85060 :             depth_first_traverse_partial_map(netlist-&gt;top_input_nodes[i], marker_value, netlist);</span></a>
<a name="85"><span class="lineNum">      85 </span>            :         }</a>
<a name="86"><span class="lineNum">      86 </span>            :     }</a>
<a name="87"><span class="lineNum">      87 </span>            :     /* now traverse the ground and vcc pins  */</a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">       3103 :     depth_first_traverse_partial_map(netlist-&gt;gnd_node, marker_value, netlist);</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineCov">       3103 :     depth_first_traverse_partial_map(netlist-&gt;vcc_node, marker_value, netlist);</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">       3103 :     depth_first_traverse_partial_map(netlist-&gt;pad_node, marker_value, netlist);</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">       3103 : }</span></a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="94"><span class="lineNum">      94 </span>            :  * (function: depth_first_traverse)</a>
<a name="95"><span class="lineNum">      95 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">   66766500 : void depth_first_traverse_partial_map(nnode_t* node, uintptr_t traverse_mark_number, netlist_t* netlist) {</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">   66766500 :     int i, j;</span></a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">   66766500 :     if (node-&gt;traverse_visited != traverse_mark_number) {</span></a>
<a name="100"><span class="lineNum">     100 </span>            :         /*this is a new node so depth visit it */</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span>            :         /* mark that we have visitied this node now */</a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">    9951660 :         node-&gt;traverse_visited = traverse_mark_number;</span></a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">   24404400 :         for (i = 0; i &lt; node-&gt;num_output_pins; i++) {</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">   14452700 :             if (node-&gt;output_pins[i]-&gt;net) {</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">   14392500 :                 nnet_t* next_net = node-&gt;output_pins[i]-&gt;net;</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">   14392500 :                 if (next_net-&gt;fanout_pins) {</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">   97972500 :                     for (j = 0; j &lt; next_net-&gt;num_fanout_pins; j++) {</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">   83638800 :                         if (next_net-&gt;fanout_pins[j]) {</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">   83638800 :                             if (next_net-&gt;fanout_pins[j]-&gt;node) {</span></a>
<a name="112"><span class="lineNum">     112 </span>            :                                 /* recursive call point */</a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">   66672100 :                                 depth_first_traverse_partial_map(next_net-&gt;fanout_pins[j]-&gt;node, traverse_mark_number, netlist);</span></a>
<a name="114"><span class="lineNum">     114 </span>            :                             }</a>
<a name="115"><span class="lineNum">     115 </span>            :                         }</a>
<a name="116"><span class="lineNum">     116 </span>            :                     }</a>
<a name="117"><span class="lineNum">     117 </span>            :                 }</a>
<a name="118"><span class="lineNum">     118 </span>            :             }</a>
<a name="119"><span class="lineNum">     119 </span>            :         }</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span>            :         /* POST traverse  map the node since you might delete */</a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">    9951660 :         partial_map_node(node, traverse_mark_number, netlist);</span></a>
<a name="123"><span class="lineNum">     123 </span>            :     }</a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">   66766500 : }</span></a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : /*----------------------------------------------------------------------</a>
<a name="127"><span class="lineNum">     127 </span>            :  * (function: partial_map_node)</a>
<a name="128"><span class="lineNum">     128 </span>            :  *--------------------------------------------------------------------*/</a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">    9951660 : void partial_map_node(nnode_t* node, short traverse_number, netlist_t* netlist) {</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">    9951660 :     switch (node-&gt;type) {</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">      11357 :         case BITWISE_NOT:</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">      11357 :             instantiate_not_logic(node, traverse_number, netlist);</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">      11357 :             break;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">    1520120 :         case BUF_NODE:</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">    1520120 :             eliminate_buffer(node, traverse_number, netlist);</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">    1520120 :             break;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">      97062 :         case BITWISE_AND:</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">      97062 :         case BITWISE_OR:</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">      97062 :         case BITWISE_NAND:</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">      97062 :         case BITWISE_NOR:</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">      97062 :         case BITWISE_XNOR:</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">      97062 :         case BITWISE_XOR:</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">      97062 :             if (node-&gt;num_input_port_sizes &gt;= 2) {</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">      86530 :                 instantiate_bitwise_logic(node, node-&gt;type, traverse_number, netlist);</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">      10532 :             } else if (node-&gt;num_input_port_sizes == 1) {</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">      10532 :                 instantiate_bitwise_reduction(node, node-&gt;type, traverse_number, netlist);</span></a>
<a name="147"><span class="lineNum">     147 </span>            :             } else</a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :                 oassert(false);</span></a>
<a name="149"><span class="lineNum">     149 </span>            :             break;</a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">    1062280 :         case LOGICAL_OR:</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">    1062280 :         case LOGICAL_AND:</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">    1062280 :         case LOGICAL_NOR:</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineCov">    1062280 :         case LOGICAL_NAND:</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">    1062280 :         case LOGICAL_XOR:</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">    1062280 :         case LOGICAL_XNOR:</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">    1062280 :             if (node-&gt;num_input_port_sizes == 2) {</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">    1059460 :                 instantiate_logical_logic(node, node-&gt;type, traverse_number, netlist);</span></a>
<a name="159"><span class="lineNum">     159 </span>            :             }</a>
<a name="160"><span class="lineNum">     160 </span>            :             break;</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            :         case LOGICAL_NOT:</a>
<a name="163"><span class="lineNum">     163 </span>            :             /* don't need to do anything since this is a reduction */</a>
<a name="164"><span class="lineNum">     164 </span>            :             break;</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">     411061 :         case ADD:</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">     411061 :             if (hard_adders &amp;&amp; node-&gt;bit_width &gt;= min_threshold_adder) {</span></a>
<a name="168"><span class="lineNum">     168 </span>            :                 // Check if the size of this adder is greater than the hard vs soft logic threshold</a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">     404251 :                 instantiate_hard_adder(node, traverse_number, netlist);</span></a>
<a name="170"><span class="lineNum">     170 </span>            :             } else {</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">       6810 :                 instantiate_add_w_carry(node, traverse_number, netlist);</span></a>
<a name="172"><span class="lineNum">     172 </span>            :             }</a>
<a name="173"><span class="lineNum">     173 </span>            :             break;</a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">     272085 :         case MINUS:</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">     272085 :             if (hard_adders) {</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">     269886 :                 if (node-&gt;num_input_port_sizes == 3) {</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">     269886 :                     int max_num = (node-&gt;input_port_sizes[0] &gt;= node-&gt;input_port_sizes[1]) ? node-&gt;input_port_sizes[0] : node-&gt;input_port_sizes[1];</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">     269886 :                     if (max_num &gt;= min_add)</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">     269886 :                         instantiate_hard_adder_subtraction(node, traverse_number, netlist);</span></a>
<a name="180"><span class="lineNum">     180 </span>            :                     else</a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :                         instantiate_add_w_carry(node, traverse_number, netlist);</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :                 } else if (node-&gt;num_input_port_sizes == 2) {</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :                     instantiate_sub_w_carry(node, traverse_number, netlist);</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :                 } else if (node-&gt;num_input_port_sizes == 1) {</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">    9951660 :                     instantiate_unary_sub(node, traverse_number, netlist);</span></a>
<a name="186"><span class="lineNum">     186 </span>            :                 } else</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :                     oassert(false);</span></a>
<a name="188"><span class="lineNum">     188 </span>            :             } else {</a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">       2199 :                 if (node-&gt;num_input_port_sizes == 2) {</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">       1668 :                     instantiate_sub_w_carry(node, traverse_number, netlist);</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineCov">        531 :                 } else if (node-&gt;num_input_port_sizes == 1) {</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">    9952200 :                     instantiate_unary_sub(node, traverse_number, netlist);</span></a>
<a name="193"><span class="lineNum">     193 </span>            :                 } else</a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :                     oassert(false);</span></a>
<a name="195"><span class="lineNum">     195 </span>            :             }</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span>            :             break;</a>
<a name="198"><span class="lineNum">     198 </span><span class="lineCov">     118375 :         case LOGICAL_EQUAL:</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">     118375 :         case NOT_EQUAL:</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">     118375 :             instantiate_EQUAL(node, node-&gt;type, traverse_number, netlist);</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineCov">     118375 :             break;</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineCov">       3472 :         case GTE:</span></a>
<a name="203"><span class="lineNum">     203 </span><span class="lineCov">       3472 :         case LTE:</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineCov">       3472 :             instantiate_GE(node, node-&gt;type, traverse_number, netlist);</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">       3472 :             break;</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">       5377 :         case GT:</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineCov">       5377 :         case LT:</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">       5377 :             instantiate_GT(node, node-&gt;type, traverse_number, netlist);</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineCov">       5377 :             break;</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">        576 :         case SL:</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">        576 :         case ASL:</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">        576 :         case SR:</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">        576 :         case ASR:</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineCov">        576 :             instantiate_shift(node, node-&gt;type, traverse_number, netlist);</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">        576 :             break;</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineCov">      95178 :         case MULTI_PORT_MUX:</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineCov">      95178 :             instantiate_multi_port_mux(node, traverse_number, netlist);</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">      95178 :             break;</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">       9857 :         case MULTIPLY: {</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">       9857 :             mixer-&gt;partial_map_node(node, traverse_number, netlist);</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineCov">       9857 :             break;</span></a>
<a name="222"><span class="lineNum">     222 </span>            :         }</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">    1108770 :         case MEMORY: {</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineCov">    1108770 :             ast_node_t* ast_node = node-&gt;related_ast_node;</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">    1108770 :             char* identifier = ast_node-&gt;identifier_node-&gt;types.identifier;</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineCov">    1108770 :             if (find_hard_block(identifier)) {</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineCov">    1108720 :                 long depth = is_sp_ram(node) ? get_sp_ram_depth(node) : get_dp_ram_depth(node);</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineCov">    1108720 :                 long width = is_sp_ram(node) ? get_sp_ram_width(node) : get_dp_ram_width(node);</span></a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span>            :                 // If the memory satisfies the threshold for the use of a hard logic block, use one.</a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">    1108720 :                 if (depth &gt; configuration.soft_logic_memory_depth_threshold || width &gt; configuration.soft_logic_memory_width_threshold) {</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">    1108720 :                     instantiate_hard_block(node, traverse_number, netlist);</span></a>
<a name="233"><span class="lineNum">     233 </span>            :                 } else {</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :                     printf(&quot;\tInferring soft logic ram: %zux%zu\n&quot;, width, depth);</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :                     instantiate_soft_logic_ram(node, traverse_number, netlist);</span></a>
<a name="236"><span class="lineNum">     236 </span>            :                 }</a>
<a name="237"><span class="lineNum">     237 </span>            :             } else {</a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">         45 :                 instantiate_soft_logic_ram(node, traverse_number, netlist);</span></a>
<a name="239"><span class="lineNum">     239 </span>            :             }</a>
<a name="240"><span class="lineNum">     240 </span>            :             break;</a>
<a name="241"><span class="lineNum">     241 </span>            :         }</a>
<a name="242"><span class="lineNum">     242 </span><span class="lineCov">        224 :         case HARD_IP:</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">        224 :             instantiate_hard_block(node, traverse_number, netlist);</span></a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">        224 :             break;</span></a>
<a name="246"><span class="lineNum">     246 </span>            :         case ADDER_FUNC:</a>
<a name="247"><span class="lineNum">     247 </span>            :         case CARRY_FUNC:</a>
<a name="248"><span class="lineNum">     248 </span>            :         case MUX_2:</a>
<a name="249"><span class="lineNum">     249 </span>            :         case INPUT_NODE:</a>
<a name="250"><span class="lineNum">     250 </span>            :         case CLOCK_NODE:</a>
<a name="251"><span class="lineNum">     251 </span>            :         case OUTPUT_NODE:</a>
<a name="252"><span class="lineNum">     252 </span>            :         case GND_NODE:</a>
<a name="253"><span class="lineNum">     253 </span>            :         case VCC_NODE:</a>
<a name="254"><span class="lineNum">     254 </span>            :         case FF_NODE:</a>
<a name="255"><span class="lineNum">     255 </span>            :         case PAD_NODE:</a>
<a name="256"><span class="lineNum">     256 </span>            :             /* some nodes already in the form that is mapable */</a>
<a name="257"><span class="lineNum">     257 </span>            :             break;</a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :         case CASE_EQUAL:</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :         case CASE_NOT_EQUAL:</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         case DIVIDE:</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :         case MODULO:</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :             error_message(NETLIST, node-&gt;loc, &quot;%s&quot;, &quot;Partial map: node should have been converted to softer version.&quot;);</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :             break;</span></a>
<a name="265"><span class="lineNum">     265 </span>            :     }</a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">    9951660 : }</span></a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">         45 : void instantiate_soft_logic_ram(nnode_t* node, short mark, netlist_t* netlist) {</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">         45 :     if (is_sp_ram(node))</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">         36 :         instantiate_soft_single_port_ram(node, mark, netlist);</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">          9 :     else if (is_dp_ram(node))</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineCov">          9 :         instantiate_soft_dual_port_ram(node, mark, netlist);</span></a>
<a name="273"><span class="lineNum">     273 </span>            :     else</a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :         oassert(false);</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">         45 : }</span></a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="278"><span class="lineNum">     278 </span>            :  * (function: instantiate_multi_port_mux )</a>
<a name="279"><span class="lineNum">     279 </span>            :  *      Makes the multiport into a series of 2-Mux-decoded</a>
<a name="280"><span class="lineNum">     280 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineCov">      96228 : void instantiate_multi_port_mux(nnode_t* node, short mark, netlist_t* /*netlist*/) {</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineCov">      96228 :     int i, j;</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">      96228 :     int width_of_one_hot_logic;</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineCov">      96228 :     int num_ports;</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineCov">      96228 :     int port_offset;</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">      96228 :     nnode_t** muxes;</span></a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span>            :     /* setup the calculations for padding and indexing */</a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">      96228 :     width_of_one_hot_logic = node-&gt;input_port_sizes[0];</span></a>
<a name="290"><span class="lineNum">     290 </span><span class="lineCov">      96228 :     num_ports = node-&gt;num_input_port_sizes;</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineCov">      96228 :     port_offset = node-&gt;input_port_sizes[1];</span></a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span><span class="lineCov">      96228 :     muxes = (nnode_t**)vtr::malloc(sizeof(nnode_t*) * (num_ports - 1));</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineCov">    3477310 :     for (i = 0; i &lt; num_ports - 1; i++) {</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineCov">    3381080 :         muxes[i] = make_2port_gate(MUX_2, width_of_one_hot_logic, width_of_one_hot_logic, 1, node, mark);</span></a>
<a name="296"><span class="lineNum">     296 </span>            :     }</a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span><span class="lineCov">    3477310 :     for (j = 0; j &lt; num_ports - 1; j++) {</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineCov">   12941800 :         for (i = 0; i &lt; width_of_one_hot_logic; i++) {</span></a>
<a name="300"><span class="lineNum">     300 </span>            :             /* map the inputs to the muxt */</a>
<a name="301"><span class="lineNum">     301 </span><span class="lineCov">    9560730 :             remap_pin_to_new_node(node-&gt;input_pins[i + (j + 1) * port_offset], muxes[j], width_of_one_hot_logic + i);</span></a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span>            :             /* map the one hot logic control */</a>
<a name="304"><span class="lineNum">     304 </span><span class="lineCov">    9560730 :             if (j == 0)</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineCov">     292630 :                 remap_pin_to_new_node(node-&gt;input_pins[i], muxes[j], i);</span></a>
<a name="306"><span class="lineNum">     306 </span>            :             else</a>
<a name="307"><span class="lineNum">     307 </span><span class="lineCov">    9268100 :                 add_input_pin_to_node(muxes[j], copy_input_npin(muxes[0]-&gt;input_pins[i]), i);</span></a>
<a name="308"><span class="lineNum">     308 </span>            :         }</a>
<a name="309"><span class="lineNum">     309 </span>            : </a>
<a name="310"><span class="lineNum">     310 </span>            :         /* now hookup outputs */</a>
<a name="311"><span class="lineNum">     311 </span><span class="lineCov">    3381080 :         remap_pin_to_new_node(node-&gt;output_pins[j], muxes[j], 0);</span></a>
<a name="312"><span class="lineNum">     312 </span>            :     }</a>
<a name="313"><span class="lineNum">     313 </span><span class="lineCov">      96228 :     vtr::free(muxes);</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineCov">      96228 :     free_nnode(node);</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineCov">      96228 : }</span></a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="318"><span class="lineNum">     318 </span>            :  * (function: instantiate_not_logic )</a>
<a name="319"><span class="lineNum">     319 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="320"><span class="lineNum">     320 </span><span class="lineCov">      11357 : void instantiate_not_logic(nnode_t* node, short mark, netlist_t* /*netlist*/) {</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineCov">      11357 :     int width = node-&gt;num_input_pins;</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineCov">      11357 :     nnode_t** new_not_cells;</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineCov">      11357 :     int i;</span></a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span><span class="lineCov">      11357 :     new_not_cells = (nnode_t**)vtr::malloc(sizeof(nnode_t*) * width);</span></a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span><span class="lineCov">      30536 :     for (i = 0; i &lt; width; i++) {</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineCov">      19179 :         new_not_cells[i] = make_not_gate(node, mark);</span></a>
<a name="329"><span class="lineNum">     329 </span>            :     }</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            :     /* connect inputs and outputs */</a>
<a name="332"><span class="lineNum">     332 </span><span class="lineCov">      30536 :     for (i = 0; i &lt; width; i++) {</span></a>
<a name="333"><span class="lineNum">     333 </span>            :         /* Joining the inputs to the new soft NOT GATES */</a>
<a name="334"><span class="lineNum">     334 </span><span class="lineCov">      19179 :         remap_pin_to_new_node(node-&gt;input_pins[i], new_not_cells[i], 0);</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineCov">      19179 :         remap_pin_to_new_node(node-&gt;output_pins[i], new_not_cells[i], 0);</span></a>
<a name="336"><span class="lineNum">     336 </span>            :     }</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span><span class="lineCov">      11357 :     vtr::free(new_not_cells);</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineCov">      11357 :     free_nnode(node);</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineCov">      11357 : }</span></a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="343"><span class="lineNum">     343 </span>            :  * (function: eliminate_buffer )</a>
<a name="344"><span class="lineNum">     344 </span>            :  *      Buffers just pass through signals</a>
<a name="345"><span class="lineNum">     345 </span>            :  *      Returns true if the buffer could be eliminated</a>
<a name="346"><span class="lineNum">     346 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="347"><span class="lineNum">     347 </span><span class="lineCov">    1520120 : bool eliminate_buffer(nnode_t* node, short, netlist_t*) {</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineCov">    1520120 :     bool buffer_is_removed = true;</span></a>
<a name="349"><span class="lineNum">     349 </span>            :     /* for now we just pass the signals directly through */</a>
<a name="350"><span class="lineNum">     350 </span><span class="lineCov">    3040230 :     for (int i = 0; i &lt; node-&gt;num_input_pins; i++) {</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineCov">    1520120 :         int idx_2_buffer = node-&gt;input_pins[i]-&gt;pin_net_idx;</span></a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            :         // Dont eliminate the buffer if there are multiple drivers or the AST included it</a>
<a name="354"><span class="lineNum">     354 </span><span class="lineCov">    1520120 :         if (node-&gt;output_pins[i]-&gt;net-&gt;num_driver_pins &lt;= 1) {</span></a>
<a name="355"><span class="lineNum">     355 </span>            :             /* join all fanouts of the output net with the input pins net */</a>
<a name="356"><span class="lineNum">     356 </span><span class="lineCov">    1518950 :             join_nets(node-&gt;input_pins[i]-&gt;net, node-&gt;output_pins[i]-&gt;net);</span></a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span>            :             /* erase the pointer to this buffer */</a>
<a name="359"><span class="lineNum">     359 </span><span class="lineCov">    1518950 :             node-&gt;input_pins[i]-&gt;net-&gt;fanout_pins[idx_2_buffer] = NULL;</span></a>
<a name="360"><span class="lineNum">     360 </span>            :         } else {</a>
<a name="361"><span class="lineNum">     361 </span>            :             buffer_is_removed = false;</a>
<a name="362"><span class="lineNum">     362 </span>            :         }</a>
<a name="363"><span class="lineNum">     363 </span>            :     }</a>
<a name="364"><span class="lineNum">     364 </span><span class="lineCov">    1520120 :     return buffer_is_removed;</span></a>
<a name="365"><span class="lineNum">     365 </span>            : }</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="368"><span class="lineNum">     368 </span>            :  * (function: instantiate_logical_logic )</a>
<a name="369"><span class="lineNum">     369 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="370"><span class="lineNum">     370 </span><span class="lineCov">    1059460 : void instantiate_logical_logic(nnode_t* node, operation_list op, short mark, netlist_t* netlist) {</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineCov">    1059460 :     int i;</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineCov">    1059460 :     int port_B_offset;</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineCov">    1059460 :     int width_a;</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineCov">    1059460 :     int width_b;</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineCov">    1059460 :     nnode_t* new_logic_cell;</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineCov">    1059460 :     nnode_t* reduction1;</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineCov">    1059460 :     nnode_t* reduction2;</span></a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span><span class="lineCov">    1059460 :     oassert(node-&gt;num_input_pins &gt; 0);</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineCov">    1059460 :     oassert(node-&gt;num_input_port_sizes == 2);</span></a>
<a name="381"><span class="lineNum">     381 </span><span class="lineCov">    1059460 :     oassert(node-&gt;num_output_pins == 1);</span></a>
<a name="382"><span class="lineNum">     382 </span>            :     /* setup the calculations for padding and indexing */</a>
<a name="383"><span class="lineNum">     383 </span><span class="lineCov">    1059460 :     width_a = node-&gt;input_port_sizes[0];</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineCov">    1059460 :     width_b = node-&gt;input_port_sizes[1];</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineCov">    1059460 :     port_B_offset = width_a;</span></a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span>            :     /* instantiate the cells */</a>
<a name="388"><span class="lineNum">     388 </span><span class="lineCov">    1059460 :     new_logic_cell = make_1port_logic_gate(op, 2, node, mark);</span></a>
<a name="389"><span class="lineNum">     389 </span><span class="lineCov">    1059460 :     reduction1 = make_1port_logic_gate(BITWISE_OR, width_a, node, mark);</span></a>
<a name="390"><span class="lineNum">     390 </span><span class="lineCov">    1059460 :     reduction2 = make_1port_logic_gate(BITWISE_OR, width_b, node, mark);</span></a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span>            :     /* connect inputs.  In the case that a signal is smaller than the other then zero pad */</a>
<a name="393"><span class="lineNum">     393 </span><span class="lineCov">    2120190 :     for (i = 0; i &lt; width_a; i++) {</span></a>
<a name="394"><span class="lineNum">     394 </span>            :         /* Joining the inputs to the input 1 of that gate */</a>
<a name="395"><span class="lineNum">     395 </span><span class="lineCov">    1060730 :         if (i &lt; width_a) {</span></a>
<a name="396"><span class="lineNum">     396 </span><span class="lineCov">    1060730 :             remap_pin_to_new_node(node-&gt;input_pins[i], reduction1, i);</span></a>
<a name="397"><span class="lineNum">     397 </span>            :         } else {</a>
<a name="398"><span class="lineNum">     398 </span>            :             /* ELSE - the B input does not exist, so this answer goes right through */</a>
<a name="399"><span class="lineNum">     399 </span>            :             add_input_pin_to_node(reduction1, get_zero_pin(netlist), i);</a>
<a name="400"><span class="lineNum">     400 </span>            :         }</a>
<a name="401"><span class="lineNum">     401 </span>            :     }</a>
<a name="402"><span class="lineNum">     402 </span><span class="lineCov">    2120190 :     for (i = 0; i &lt; width_b; i++) {</span></a>
<a name="403"><span class="lineNum">     403 </span>            :         /* Joining the inputs to the input 1 of that gate */</a>
<a name="404"><span class="lineNum">     404 </span><span class="lineCov">    1060730 :         if (i &lt; width_b) {</span></a>
<a name="405"><span class="lineNum">     405 </span><span class="lineCov">    1060730 :             remap_pin_to_new_node(node-&gt;input_pins[i + port_B_offset], reduction2, i);</span></a>
<a name="406"><span class="lineNum">     406 </span>            :         } else {</a>
<a name="407"><span class="lineNum">     407 </span>            :             /* ELSE - the B input does not exist, so this answer goes right through */</a>
<a name="408"><span class="lineNum">     408 </span>            :             add_input_pin_to_node(reduction2, get_zero_pin(netlist), i);</a>
<a name="409"><span class="lineNum">     409 </span>            :         }</a>
<a name="410"><span class="lineNum">     410 </span>            :     }</a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span><span class="lineCov">    1059460 :     connect_nodes(reduction1, 0, new_logic_cell, 0);</span></a>
<a name="413"><span class="lineNum">     413 </span><span class="lineCov">    1059460 :     connect_nodes(reduction2, 0, new_logic_cell, 1);</span></a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span><span class="lineCov">    1059460 :     instantiate_bitwise_reduction(reduction1, BITWISE_OR, mark, netlist);</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineCov">    1059460 :     instantiate_bitwise_reduction(reduction2, BITWISE_OR, mark, netlist);</span></a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span><span class="lineCov">    1059460 :     remap_pin_to_new_node(node-&gt;output_pins[0], new_logic_cell, 0);</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineCov">    1059460 :     free_nnode(node);</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineCov">    1059460 : }</span></a>
<a name="421"><span class="lineNum">     421 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="422"><span class="lineNum">     422 </span>            :  * (function: instantiate_bitwise_reduction )</a>
<a name="423"><span class="lineNum">     423 </span>            :  *      Makes 2 input gates to break into bitwise</a>
<a name="424"><span class="lineNum">     424 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="425"><span class="lineNum">     425 </span><span class="lineCov">    2129460 : void instantiate_bitwise_reduction(nnode_t* node, operation_list op, short mark, netlist_t* netlist) {</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineCov">    2129460 :     int i;</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineCov">    2129460 :     int width_a;</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineCov">    2129460 :     nnode_t* new_logic_cell;</span></a>
<a name="429"><span class="lineNum">     429 </span><span class="lineCov">    2129460 :     operation_list cell_op;</span></a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span><span class="lineCov">    2129460 :     oassert(node-&gt;num_input_pins &gt; 0);</span></a>
<a name="432"><span class="lineNum">     432 </span><span class="lineCov">    2129460 :     oassert(node-&gt;num_input_port_sizes == 1);</span></a>
<a name="433"><span class="lineNum">     433 </span><span class="lineCov">    2129460 :     oassert(node-&gt;output_port_sizes[0] == 1);</span></a>
<a name="434"><span class="lineNum">     434 </span>            :     /* setup the calculations for padding and indexing */</a>
<a name="435"><span class="lineNum">     435 </span><span class="lineCov">    2129460 :     width_a = node-&gt;input_port_sizes[0];</span></a>
<a name="436"><span class="lineNum">     436 </span>            : </a>
<a name="437"><span class="lineNum">     437 </span><span class="lineCov">    2129460 :     switch (op) {</span></a>
<a name="438"><span class="lineNum">     438 </span>            :         case BITWISE_AND:</a>
<a name="439"><span class="lineNum">     439 </span>            :         case LOGICAL_AND:</a>
<a name="440"><span class="lineNum">     440 </span>            :             cell_op = LOGICAL_AND;</a>
<a name="441"><span class="lineNum">     441 </span>            :             break;</a>
<a name="442"><span class="lineNum">     442 </span><span class="lineCov">    2126900 :         case BITWISE_OR:</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineCov">    2126900 :         case LOGICAL_OR:</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineCov">    2126900 :             cell_op = LOGICAL_OR;</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineCov">    2126900 :             break;</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :         case BITWISE_NAND:</span></a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :         case LOGICAL_NAND:</span></a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :             cell_op = LOGICAL_NAND;</span></a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :             break;</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineCov">       1420 :         case BITWISE_NOR:</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineCov">       1420 :         case LOGICAL_NOR:</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineCov">       1420 :             cell_op = LOGICAL_NOR;</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineCov">       1420 :             break;</span></a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :         case BITWISE_XNOR:</span></a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :         case LOGICAL_XNOR:</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :             cell_op = LOGICAL_XNOR;</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :             break;</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :         case BITWISE_XOR:</span></a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :         case LOGICAL_XOR:</span></a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :             cell_op = LOGICAL_XOR;</span></a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :             break;</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :             cell_op = NO_OP;</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :             oassert(false);</span></a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :             break;</span></a>
<a name="466"><span class="lineNum">     466 </span>            :     }</a>
<a name="467"><span class="lineNum">     467 </span>            :     /* instantiate the cells */</a>
<a name="468"><span class="lineNum">     468 </span><span class="lineCov">    2129460 :     new_logic_cell = make_1port_logic_gate(cell_op, width_a, node, mark);</span></a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span>            :     /* connect inputs.  In the case that a signal is smaller than the other then zero pad */</a>
<a name="471"><span class="lineNum">     471 </span><span class="lineCov">    4407080 :     for (i = 0; i &lt; width_a; i++) {</span></a>
<a name="472"><span class="lineNum">     472 </span>            :         /* Joining the inputs to the input 1 of that gate */</a>
<a name="473"><span class="lineNum">     473 </span><span class="lineCov">    2277620 :         if (i &lt; width_a) {</span></a>
<a name="474"><span class="lineNum">     474 </span><span class="lineCov">    2277620 :             remap_pin_to_new_node(node-&gt;input_pins[i], new_logic_cell, i);</span></a>
<a name="475"><span class="lineNum">     475 </span>            :         } else {</a>
<a name="476"><span class="lineNum">     476 </span>            :             /* ELSE - the B input does not exist, so this answer goes right through */</a>
<a name="477"><span class="lineNum">     477 </span>            :             add_input_pin_to_node(new_logic_cell, get_zero_pin(netlist), i);</a>
<a name="478"><span class="lineNum">     478 </span>            :         }</a>
<a name="479"><span class="lineNum">     479 </span>            :     }</a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span><span class="lineCov">    2129460 :     remap_pin_to_new_node(node-&gt;output_pins[0], new_logic_cell, 0);</span></a>
<a name="482"><span class="lineNum">     482 </span><span class="lineCov">    2129460 :     free_nnode(node);</span></a>
<a name="483"><span class="lineNum">     483 </span><span class="lineCov">    2129460 : }</span></a>
<a name="484"><span class="lineNum">     484 </span>            : </a>
<a name="485"><span class="lineNum">     485 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="486"><span class="lineNum">     486 </span>            :  * (function: instantiate_bitwise_logic )</a>
<a name="487"><span class="lineNum">     487 </span>            :  *      Makes 2 input gates to break into bitwise</a>
<a name="488"><span class="lineNum">     488 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="489"><span class="lineNum">     489 </span><span class="lineCov">     217176 : void instantiate_bitwise_logic(nnode_t* node, operation_list op, short mark, netlist_t* netlist) {</span></a>
<a name="490"><span class="lineNum">     490 </span><span class="lineCov">     217176 :     int i, j;</span></a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span><span class="lineCov">     217176 :     operation_list cell_op;</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineCov">     217176 :     if (!node) return;</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineCov">     217176 :     oassert(node-&gt;num_input_pins &gt; 0);</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineCov">     217176 :     oassert(node-&gt;num_input_port_sizes &gt;= 2);</span></a>
<a name="496"><span class="lineNum">     496 </span>            : </a>
<a name="497"><span class="lineNum">     497 </span><span class="lineCov">     217176 :     switch (op) {</span></a>
<a name="498"><span class="lineNum">     498 </span>            :         case BITWISE_AND:</a>
<a name="499"><span class="lineNum">     499 </span>            :             cell_op = LOGICAL_AND;</a>
<a name="500"><span class="lineNum">     500 </span>            :             break;</a>
<a name="501"><span class="lineNum">     501 </span>            :         case BITWISE_OR:</a>
<a name="502"><span class="lineNum">     502 </span>            :             cell_op = LOGICAL_OR;</a>
<a name="503"><span class="lineNum">     503 </span>            :             break;</a>
<a name="504"><span class="lineNum">     504 </span>            :         case BITWISE_NAND:</a>
<a name="505"><span class="lineNum">     505 </span>            :             cell_op = LOGICAL_NAND;</a>
<a name="506"><span class="lineNum">     506 </span>            :             break;</a>
<a name="507"><span class="lineNum">     507 </span>            :         case BITWISE_NOR:</a>
<a name="508"><span class="lineNum">     508 </span>            :             cell_op = LOGICAL_NOR;</a>
<a name="509"><span class="lineNum">     509 </span>            :             break;</a>
<a name="510"><span class="lineNum">     510 </span>            :         case BITWISE_XNOR:</a>
<a name="511"><span class="lineNum">     511 </span>            :             cell_op = LOGICAL_XNOR;</a>
<a name="512"><span class="lineNum">     512 </span>            :             break;</a>
<a name="513"><span class="lineNum">     513 </span>            :         case BITWISE_XOR:</a>
<a name="514"><span class="lineNum">     514 </span>            :             cell_op = LOGICAL_XOR;</a>
<a name="515"><span class="lineNum">     515 </span>            :             break;</a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :             cell_op = NO_OP;</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :             oassert(false);</span></a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :             break;</span></a>
<a name="520"><span class="lineNum">     520 </span>            :     }</a>
<a name="521"><span class="lineNum">     521 </span>            : </a>
<a name="522"><span class="lineNum">     522 </span>            :     /* connect inputs.  In the case that a signal is smaller than the other then zero pad */</a>
<a name="523"><span class="lineNum">     523 </span><span class="lineCov">    1229920 :     for (i = 0; i &lt; node-&gt;output_port_sizes[0]; i++) {</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineCov">    1012740 :         nnode_t* new_logic_cells = make_nport_gate(cell_op, node-&gt;num_input_port_sizes, 1, 1, node, mark);</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineCov">    1012740 :         int current_port_offset = 0;</span></a>
<a name="526"><span class="lineNum">     526 </span>            :         /* Joining the inputs to the input 1 of that gate */</a>
<a name="527"><span class="lineNum">     527 </span><span class="lineCov">    3038220 :         for (j = 0; j &lt; node-&gt;num_input_port_sizes; j++) {</span></a>
<a name="528"><span class="lineNum">     528 </span>            :             /* IF - this current input will also have a corresponding other input ports then join it to the gate */</a>
<a name="529"><span class="lineNum">     529 </span><span class="lineCov">    2025480 :             if (i &lt; node-&gt;input_port_sizes[j])</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineCov">    2025480 :                 remap_pin_to_new_node(node-&gt;input_pins[i + current_port_offset], new_logic_cells, j);</span></a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span>            :             /* ELSE - the input does not exist, so this answer goes right through */</a>
<a name="533"><span class="lineNum">     533 </span>            :             else</a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 add_input_pin_to_node(new_logic_cells, get_zero_pin(netlist), j);</span></a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span><span class="lineCov">    2025480 :             current_port_offset += node-&gt;input_port_sizes[j];</span></a>
<a name="537"><span class="lineNum">     537 </span>            :         }</a>
<a name="538"><span class="lineNum">     538 </span>            : </a>
<a name="539"><span class="lineNum">     539 </span><span class="lineCov">    1012740 :         remap_pin_to_new_node(node-&gt;output_pins[i], new_logic_cells, 0);</span></a>
<a name="540"><span class="lineNum">     540 </span>            :     }</a>
<a name="541"><span class="lineNum">     541 </span>            : </a>
<a name="542"><span class="lineNum">     542 </span><span class="lineCov">     217176 :     free_nnode(node);</span></a>
<a name="543"><span class="lineNum">     543 </span>            : }</a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span>            : /*--------------------------------------------------------------------------</a>
<a name="546"><span class="lineNum">     546 </span>            :  * (function: instantiate_add_w_carry )</a>
<a name="547"><span class="lineNum">     547 </span>            :  *      This is for soft addition in output formats that don't handle</a>
<a name="548"><span class="lineNum">     548 </span>            :  *      multi-output logic functions (BLIF).  We use one function for the</a>
<a name="549"><span class="lineNum">     549 </span>            :  *      add, and one for the carry.</a>
<a name="550"><span class="lineNum">     550 </span>            :  *------------------------------------------------------------------------*/</a>
<a name="551"><span class="lineNum">     551 </span><span class="lineCov">      18336 : void instantiate_add_w_carry(nnode_t* node, short mark, netlist_t* netlist) {</span></a>
<a name="552"><span class="lineNum">     552 </span>            :     // define locations in array when fetching pins</a>
<a name="553"><span class="lineNum">     553 </span><span class="lineCov">      18336 :     const int out = 0, input_a = 1, input_b = 2, pinout_count = 3;</span></a>
<a name="554"><span class="lineNum">     554 </span>            : </a>
<a name="555"><span class="lineNum">     555 </span><span class="lineCov">      18336 :     oassert(node-&gt;num_input_pins &gt; 0);</span></a>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<a name="557"><span class="lineNum">     557 </span><span class="lineCov">      18336 :     int* width = (int*)vtr::malloc(pinout_count * sizeof(int));</span></a>
<a name="558"><span class="lineNum">     558 </span>            : </a>
<a name="559"><span class="lineNum">     559 </span><span class="lineCov">      18336 :     if (node-&gt;num_input_port_sizes == 2)</span></a>
<a name="560"><span class="lineNum">     560 </span><span class="lineCov">      18336 :         width[out] = node-&gt;output_port_sizes[0];</span></a>
<a name="561"><span class="lineNum">     561 </span>            :     else</a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         width[out] = node-&gt;num_output_pins;</span></a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span><span class="lineCov">      18336 :     width[input_a] = node-&gt;input_port_sizes[0];</span></a>
<a name="565"><span class="lineNum">     565 </span><span class="lineCov">      18336 :     width[input_b] = node-&gt;input_port_sizes[1];</span></a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span><span class="lineCov">      18336 :     instantiate_add_w_carry_block(width, node, mark, netlist, 0);</span></a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span><span class="lineCov">      18336 :     vtr::free(width);</span></a>
<a name="570"><span class="lineNum">     570 </span><span class="lineCov">      18336 : }</span></a>
<a name="571"><span class="lineNum">     571 </span>            : </a>
<a name="572"><span class="lineNum">     572 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="573"><span class="lineNum">     573 </span>            :  * (function: instantiate_sub_w_carry )</a>
<a name="574"><span class="lineNum">     574 </span>            :  *      This subtraction is intended for sof subtraction with output formats that can't handle</a>
<a name="575"><span class="lineNum">     575 </span>            :  *      multi output logic functions.  We split the add and the carry over two logic functions.</a>
<a name="576"><span class="lineNum">     576 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="577"><span class="lineNum">     577 </span><span class="lineCov">       2199 : void instantiate_sub_w_carry(nnode_t* node, short mark, netlist_t* netlist) {</span></a>
<a name="578"><span class="lineNum">     578 </span>            :     // define locations in array when fetching pins</a>
<a name="579"><span class="lineNum">     579 </span><span class="lineCov">       2199 :     const int out = 0, input_a = 1, input_b = 2, pinout_count = 3;</span></a>
<a name="580"><span class="lineNum">     580 </span>            : </a>
<a name="581"><span class="lineNum">     581 </span><span class="lineCov">       2199 :     oassert(node-&gt;num_input_pins &gt; 0);</span></a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span><span class="lineCov">       2199 :     int* width = (int*)vtr::malloc(pinout_count * sizeof(int));</span></a>
<a name="584"><span class="lineNum">     584 </span><span class="lineCov">       2199 :     width[out] = node-&gt;output_port_sizes[0];</span></a>
<a name="585"><span class="lineNum">     585 </span>            : </a>
<a name="586"><span class="lineNum">     586 </span><span class="lineCov">       2199 :     if (node-&gt;num_input_port_sizes == 1) {</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineCov">        531 :         width[input_a] = 0;</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineCov">        531 :         width[input_b] = node-&gt;input_port_sizes[0];</span></a>
<a name="589"><span class="lineNum">     589 </span><span class="lineCov">       1668 :     } else if (node-&gt;num_input_port_sizes == 2) {</span></a>
<a name="590"><span class="lineNum">     590 </span><span class="lineCov">       1668 :         width[input_a] = node-&gt;input_port_sizes[0];</span></a>
<a name="591"><span class="lineNum">     591 </span><span class="lineCov">       1668 :         width[input_b] = node-&gt;input_port_sizes[1];</span></a>
<a name="592"><span class="lineNum">     592 </span>            :     }</a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span><span class="lineCov">       2199 :     instantiate_add_w_carry_block(width, node, mark, netlist, 1);</span></a>
<a name="595"><span class="lineNum">     595 </span>            : </a>
<a name="596"><span class="lineNum">     596 </span><span class="lineCov">       2199 :     vtr::free(width);</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineCov">       2199 : }</span></a>
<a name="598"><span class="lineNum">     598 </span>            : </a>
<a name="599"><span class="lineNum">     599 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="600"><span class="lineNum">     600 </span>            :  * (function:  instantiate_unary_sub )</a>
<a name="601"><span class="lineNum">     601 </span>            :  *      Does 2's complement which is the equivalent of a unary subtraction as a HW implementation.</a>
<a name="602"><span class="lineNum">     602 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="603"><span class="lineNum">     603 </span><span class="lineCov">        531 : void instantiate_unary_sub(nnode_t* node, short mark, netlist_t* netlist) {</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineCov">        531 :     instantiate_sub_w_carry(node, mark, netlist);</span></a>
<a name="605"><span class="lineNum">     605 </span><span class="lineCov">        531 : }</span></a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="608"><span class="lineNum">     608 </span>            :  * (function: instantiate_EQUAL )</a>
<a name="609"><span class="lineNum">     609 </span>            :  *      Builds the hardware for an equal comparison by building EQ for parallel lines and then</a>
<a name="610"><span class="lineNum">     610 </span>            :  *      taking them all through an AND tree.</a>
<a name="611"><span class="lineNum">     611 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="612"><span class="lineNum">     612 </span><span class="lineCov">     121847 : void instantiate_EQUAL(nnode_t* node, operation_list type, short mark, netlist_t* netlist) {</span></a>
<a name="613"><span class="lineNum">     613 </span><span class="lineCov">     121847 :     int width_a;</span></a>
<a name="614"><span class="lineNum">     614 </span><span class="lineCov">     121847 :     int width_b;</span></a>
<a name="615"><span class="lineNum">     615 </span><span class="lineCov">     121847 :     int width_max;</span></a>
<a name="616"><span class="lineNum">     616 </span><span class="lineCov">     121847 :     int i;</span></a>
<a name="617"><span class="lineNum">     617 </span><span class="lineCov">     121847 :     int port_B_offset;</span></a>
<a name="618"><span class="lineNum">     618 </span><span class="lineCov">     121847 :     nnode_t* compare;</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineCov">     121847 :     nnode_t* combine;</span></a>
<a name="620"><span class="lineNum">     620 </span>            : </a>
<a name="621"><span class="lineNum">     621 </span><span class="lineCov">     121847 :     oassert(node-&gt;num_output_pins == 1);</span></a>
<a name="622"><span class="lineNum">     622 </span><span class="lineCov">     121847 :     oassert(node-&gt;num_input_pins &gt; 0);</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineCov">     121847 :     oassert(node-&gt;num_input_port_sizes == 2);</span></a>
<a name="624"><span class="lineNum">     624 </span><span class="lineCov">     121847 :     width_a = node-&gt;input_port_sizes[0];</span></a>
<a name="625"><span class="lineNum">     625 </span><span class="lineCov">     121847 :     width_b = node-&gt;input_port_sizes[1];</span></a>
<a name="626"><span class="lineNum">     626 </span><span class="lineCov">     121847 :     width_max = width_a &gt; width_b ? width_a : width_b;</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineCov">     121847 :     port_B_offset = width_a;</span></a>
<a name="628"><span class="lineNum">     628 </span>            : </a>
<a name="629"><span class="lineNum">     629 </span>            :     /* build an xnor bitwise XNOR */</a>
<a name="630"><span class="lineNum">     630 </span><span class="lineCov">     121847 :     if (type == LOGICAL_EQUAL) {</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineCov">     120709 :         compare = make_2port_gate(LOGICAL_XNOR, width_a, width_b, width_max, node, mark);</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineCov">     120709 :         combine = make_1port_logic_gate(LOGICAL_AND, width_max, node, mark);</span></a>
<a name="633"><span class="lineNum">     633 </span>            :     } else {</a>
<a name="634"><span class="lineNum">     634 </span><span class="lineCov">       1138 :         compare = make_2port_gate(LOGICAL_XOR, width_a, width_b, width_max, node, mark);</span></a>
<a name="635"><span class="lineNum">     635 </span><span class="lineCov">       1138 :         combine = make_1port_logic_gate(LOGICAL_OR, width_max, node, mark);</span></a>
<a name="636"><span class="lineNum">     636 </span>            :     }</a>
<a name="637"><span class="lineNum">     637 </span>            :     /* build an and bitwise AND */</a>
<a name="638"><span class="lineNum">     638 </span>            : </a>
<a name="639"><span class="lineNum">     639 </span>            :     /* connect inputs.  In the case that a signal is smaller than the other then zero pad */</a>
<a name="640"><span class="lineNum">     640 </span><span class="lineCov">     817895 :     for (i = 0; i &lt; width_max; i++) {</span></a>
<a name="641"><span class="lineNum">     641 </span>            :         /* Joining the inputs to the input 1 of that gate */</a>
<a name="642"><span class="lineNum">     642 </span><span class="lineCov">     696048 :         if (i &lt; width_a) {</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineCov">     696048 :             if (i &lt; width_b) {</span></a>
<a name="644"><span class="lineNum">     644 </span>            :                 /* IF - this current input will also have a corresponding b_port input then join it to the gate */</a>
<a name="645"><span class="lineNum">     645 </span><span class="lineCov">     696048 :                 remap_pin_to_new_node(node-&gt;input_pins[i], compare, i);</span></a>
<a name="646"><span class="lineNum">     646 </span>            :             } else {</a>
<a name="647"><span class="lineNum">     647 </span>            :                 /* ELSE - the B input does not exist, so this answer goes right through */</a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 add_input_pin_to_node(compare, get_zero_pin(netlist), i);</span></a>
<a name="649"><span class="lineNum">     649 </span>            :             }</a>
<a name="650"><span class="lineNum">     650 </span>            :         }</a>
<a name="651"><span class="lineNum">     651 </span>            : </a>
<a name="652"><span class="lineNum">     652 </span><span class="lineCov">     696048 :         if (i &lt; width_b) {</span></a>
<a name="653"><span class="lineNum">     653 </span><span class="lineCov">     696048 :             if (i &lt; width_a) {</span></a>
<a name="654"><span class="lineNum">     654 </span>            :                 /* IF - this current input will also have a corresponding a_port input then join it to the gate */</a>
<a name="655"><span class="lineNum">     655 </span>            :                 /* Joining the inputs to the input 2 of that gate */</a>
<a name="656"><span class="lineNum">     656 </span><span class="lineCov">     696048 :                 remap_pin_to_new_node(node-&gt;input_pins[i + port_B_offset], compare, i + port_B_offset);</span></a>
<a name="657"><span class="lineNum">     657 </span>            :             } else {</a>
<a name="658"><span class="lineNum">     658 </span>            :                 /* ELSE - the A input does not exist, so this answer goes right through */</a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :                 add_input_pin_to_node(compare, get_zero_pin(netlist), i + port_B_offset);</span></a>
<a name="660"><span class="lineNum">     660 </span>            :             }</a>
<a name="661"><span class="lineNum">     661 </span>            :         }</a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span>            :         /* hook it up to the logcial AND */</a>
<a name="664"><span class="lineNum">     664 </span><span class="lineCov">     696048 :         connect_nodes(compare, i, combine, i);</span></a>
<a name="665"><span class="lineNum">     665 </span>            :     }</a>
<a name="666"><span class="lineNum">     666 </span>            : </a>
<a name="667"><span class="lineNum">     667 </span>            :     /* join that gate to the output */</a>
<a name="668"><span class="lineNum">     668 </span><span class="lineCov">     121847 :     remap_pin_to_new_node(node-&gt;output_pins[0], combine, 0);</span></a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span><span class="lineCov">     121847 :     if (type == LOGICAL_EQUAL)</span></a>
<a name="671"><span class="lineNum">     671 </span><span class="lineCov">     120709 :         instantiate_bitwise_logic(compare, BITWISE_XNOR, mark, netlist);</span></a>
<a name="672"><span class="lineNum">     672 </span>            :     else</a>
<a name="673"><span class="lineNum">     673 </span><span class="lineCov">       1138 :         instantiate_bitwise_logic(compare, BITWISE_XOR, mark, netlist);</span></a>
<a name="674"><span class="lineNum">     674 </span>            :     /* Don't need to instantiate a Logic and gate since it is a function itself */</a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span><span class="lineCov">     121847 :     oassert(combine-&gt;num_output_pins == 1);</span></a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span><span class="lineCov">     121847 :     free_nnode(node);</span></a>
<a name="679"><span class="lineNum">     679 </span><span class="lineCov">     121847 : }</span></a>
<a name="680"><span class="lineNum">     680 </span>            : </a>
<a name="681"><span class="lineNum">     681 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="682"><span class="lineNum">     682 </span>            :  * (function: instantiate_GT )</a>
<a name="683"><span class="lineNum">     683 </span>            :  *      Defines the HW needed for greter than equal with EQ, GT, AND and OR gates to create</a>
<a name="684"><span class="lineNum">     684 </span>            :  *      the appropriate logic function.</a>
<a name="685"><span class="lineNum">     685 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="686"><span class="lineNum">     686 </span><span class="lineCov">       8849 : void instantiate_GT(nnode_t* node, operation_list type, short mark, netlist_t* netlist) {</span></a>
<a name="687"><span class="lineNum">     687 </span><span class="lineCov">       8849 :     int width_a;</span></a>
<a name="688"><span class="lineNum">     688 </span><span class="lineCov">       8849 :     int width_b;</span></a>
<a name="689"><span class="lineNum">     689 </span><span class="lineCov">       8849 :     int width_max;</span></a>
<a name="690"><span class="lineNum">     690 </span><span class="lineCov">       8849 :     int i;</span></a>
<a name="691"><span class="lineNum">     691 </span><span class="lineCov">       8849 :     int port_A_offset;</span></a>
<a name="692"><span class="lineNum">     692 </span><span class="lineCov">       8849 :     int port_B_offset;</span></a>
<a name="693"><span class="lineNum">     693 </span><span class="lineCov">       8849 :     int port_A_index;</span></a>
<a name="694"><span class="lineNum">     694 </span><span class="lineCov">       8849 :     int port_B_index;</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineCov">       8849 :     int index = 0;</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineCov">       8849 :     nnode_t* xor_gate = NULL;</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineCov">       8849 :     nnode_t* logical_or_gate;</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineCov">       8849 :     nnode_t** or_cells;</span></a>
<a name="699"><span class="lineNum">     699 </span><span class="lineCov">       8849 :     nnode_t** gt_cells;</span></a>
<a name="700"><span class="lineNum">     700 </span>            : </a>
<a name="701"><span class="lineNum">     701 </span><span class="lineCov">       8849 :     oassert(node-&gt;num_output_pins == 1);</span></a>
<a name="702"><span class="lineNum">     702 </span><span class="lineCov">       8849 :     oassert(node-&gt;num_input_pins &gt; 0);</span></a>
<a name="703"><span class="lineNum">     703 </span><span class="lineCov">       8849 :     oassert(node-&gt;num_input_port_sizes == 2);</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineCov">       8849 :     oassert(node-&gt;input_port_sizes[0] == node-&gt;input_port_sizes[1]);</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineCov">       8849 :     width_a = node-&gt;input_port_sizes[0];</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineCov">       8849 :     width_b = node-&gt;input_port_sizes[1];</span></a>
<a name="707"><span class="lineNum">     707 </span><span class="lineCov">       8849 :     width_max = width_a &gt; width_b ? width_a : width_b;</span></a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span>            :     /* swaps ports A and B */</a>
<a name="710"><span class="lineNum">     710 </span><span class="lineCov">       8849 :     if (type == GT) {</span></a>
<a name="711"><span class="lineNum">     711 </span><span class="lineCov">       4114 :         port_A_offset = 0;</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineCov">       4114 :         port_B_offset = width_a;</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineCov">       4114 :         port_A_index = 0;</span></a>
<a name="714"><span class="lineNum">     714 </span><span class="lineCov">       4114 :         port_B_index = width_a - 1;</span></a>
<a name="715"><span class="lineNum">     715 </span><span class="lineCov">       4735 :     } else if (type == LT) {</span></a>
<a name="716"><span class="lineNum">     716 </span><span class="lineCov">       4735 :         port_A_offset = width_b;</span></a>
<a name="717"><span class="lineNum">     717 </span><span class="lineCov">       4735 :         port_B_offset = 0;</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineCov">       4735 :         port_A_index = width_b - 1;</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineCov">       4735 :         port_B_index = 0;</span></a>
<a name="720"><span class="lineNum">     720 </span>            :     } else {</a>
<a name="721"><span class="lineNum">     721 </span><span class="lineNoCov">          0 :         port_A_offset = 0;</span></a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 :         port_B_offset = 0;</span></a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 :         port_A_index = 0;</span></a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :         port_B_index = 0;</span></a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :         error_message(NETLIST, node-&gt;loc, &quot;Invalid node type %s in instantiate_GT\n&quot;,</span></a>
<a name="726"><span class="lineNum">     726 </span>            :                       node_name_based_on_op(node));</a>
<a name="727"><span class="lineNum">     727 </span>            :     }</a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span><span class="lineCov">       8849 :     if (width_max &gt; 1) {</span></a>
<a name="730"><span class="lineNum">     730 </span>            :         /* xor gate identifies if any bits don't match */</a>
<a name="731"><span class="lineNum">     731 </span><span class="lineCov">       8799 :         xor_gate = make_2port_gate(LOGICAL_XOR, width_a - 1, width_b - 1, width_max - 1, node, mark);</span></a>
<a name="732"><span class="lineNum">     732 </span>            :     }</a>
<a name="733"><span class="lineNum">     733 </span>            : </a>
<a name="734"><span class="lineNum">     734 </span>            :     /* collects all the GT signals and determines if gt */</a>
<a name="735"><span class="lineNum">     735 </span><span class="lineCov">       8849 :     logical_or_gate = make_1port_logic_gate(LOGICAL_OR, width_max, node, mark);</span></a>
<a name="736"><span class="lineNum">     736 </span>            :     /* collects a chain if any 1 happens than the GT cells output 0 */</a>
<a name="737"><span class="lineNum">     737 </span><span class="lineCov">       8849 :     or_cells = (nnode_t**)vtr::malloc(sizeof(nnode_t*) * width_max - 1);</span></a>
<a name="738"><span class="lineNum">     738 </span>            :     /* each cell checks if A &gt; B and sends out a 1 if history has no 1s (3rd input) */</a>
<a name="739"><span class="lineNum">     739 </span><span class="lineCov">       8849 :     gt_cells = (nnode_t**)vtr::malloc(sizeof(nnode_t*) * width_max);</span></a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span><span class="lineCov">     145589 :     for (i = 0; i &lt; width_max; i++) {</span></a>
<a name="742"><span class="lineNum">     742 </span><span class="lineCov">     136740 :         gt_cells[i] = make_3port_gate(GT, 1, 1, 1, 1, node, mark);</span></a>
<a name="743"><span class="lineNum">     743 </span><span class="lineCov">     136740 :         if (i &lt; width_max - 1) {</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineCov">     127891 :             or_cells[i] = make_2port_gate(LOGICAL_OR, 1, 1, 1, node, mark);</span></a>
<a name="745"><span class="lineNum">     745 </span>            :         }</a>
<a name="746"><span class="lineNum">     746 </span>            :     }</a>
<a name="747"><span class="lineNum">     747 </span>            : </a>
<a name="748"><span class="lineNum">     748 </span>            :     /* connect inputs.  In the case that a signal is smaller than the other then zero pad */</a>
<a name="749"><span class="lineNum">     749 </span><span class="lineCov">     145589 :     for (i = 0; i &lt; width_max; i++) {</span></a>
<a name="750"><span class="lineNum">     750 </span>            :         /* Joining the inputs to the input 1 of that gate */</a>
<a name="751"><span class="lineNum">     751 </span><span class="lineCov">     136740 :         if (i &lt; width_a) {</span></a>
<a name="752"><span class="lineNum">     752 </span>            :             /* IF - this current input will also have a corresponding b_port input then join it to the gate */</a>
<a name="753"><span class="lineNum">     753 </span><span class="lineCov">     136740 :             remap_pin_to_new_node(node-&gt;input_pins[i + port_A_offset], gt_cells[i], 0);</span></a>
<a name="754"><span class="lineNum">     754 </span><span class="lineCov">     136740 :             if (i &gt; 0)</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineCov">     127891 :                 add_input_pin_to_node(xor_gate, copy_input_npin(gt_cells[i]-&gt;input_pins[0]), index + port_A_index);</span></a>
<a name="756"><span class="lineNum">     756 </span>            :         } else {</a>
<a name="757"><span class="lineNum">     757 </span>            :             /* ELSE - the B input does not exist, so this answer goes right through */</a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :             add_input_pin_to_node(gt_cells[i], get_zero_pin(netlist), 0);</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :             if (i &gt; 0)</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :                 add_input_pin_to_node(xor_gate, get_zero_pin(netlist), index + port_A_index);</span></a>
<a name="761"><span class="lineNum">     761 </span>            :         }</a>
<a name="762"><span class="lineNum">     762 </span>            : </a>
<a name="763"><span class="lineNum">     763 </span><span class="lineCov">     136740 :         if (i &lt; width_b) {</span></a>
<a name="764"><span class="lineNum">     764 </span>            :             /* IF - this current input will also have a corresponding a_port input then join it to the gate */</a>
<a name="765"><span class="lineNum">     765 </span>            :             /* Joining the inputs to the input 2 of that gate */</a>
<a name="766"><span class="lineNum">     766 </span><span class="lineCov">     136740 :             remap_pin_to_new_node(node-&gt;input_pins[i + port_B_offset], gt_cells[i], 1);</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineCov">     136740 :             if (i &gt; 0)</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineCov">     127891 :                 add_input_pin_to_node(xor_gate, copy_input_npin(gt_cells[i]-&gt;input_pins[1]), index + port_B_index);</span></a>
<a name="769"><span class="lineNum">     769 </span>            :         } else {</a>
<a name="770"><span class="lineNum">     770 </span>            :             /* ELSE - the A input does not exist, so this answer goes right through */</a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 :             add_input_pin_to_node(gt_cells[i], get_zero_pin(netlist), 1);</span></a>
<a name="772"><span class="lineNum">     772 </span><span class="lineNoCov">          0 :             if (i &gt; 0)</span></a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :                 add_input_pin_to_node(xor_gate, get_zero_pin(netlist), index + port_B_index);</span></a>
<a name="774"><span class="lineNum">     774 </span>            :         }</a>
<a name="775"><span class="lineNum">     775 </span>            : </a>
<a name="776"><span class="lineNum">     776 </span><span class="lineCov">     136740 :         if (i &lt; width_max - 1) {</span></a>
<a name="777"><span class="lineNum">     777 </span>            :             /* number of OR gates */</a>
<a name="778"><span class="lineNum">     778 </span><span class="lineCov">     127891 :             if (i &lt; width_max - 2) {</span></a>
<a name="779"><span class="lineNum">     779 </span>            :                 /* connect the msb or to the next lower bit */</a>
<a name="780"><span class="lineNum">     780 </span><span class="lineCov">     119092 :                 connect_nodes(or_cells[i + 1], 0, or_cells[i], 1);</span></a>
<a name="781"><span class="lineNum">     781 </span>            :             } else {</a>
<a name="782"><span class="lineNum">     782 </span>            :                 /* deal with the first greater than test which autom gets a zero */</a>
<a name="783"><span class="lineNum">     783 </span><span class="lineCov">       8799 :                 add_input_pin_to_node(or_cells[i], get_zero_pin(netlist), 1);</span></a>
<a name="784"><span class="lineNum">     784 </span>            :             }</a>
<a name="785"><span class="lineNum">     785 </span><span class="lineCov">     127891 :             if (width_max &gt; 1) {</span></a>
<a name="786"><span class="lineNum">     786 </span>            :                 /* get all the equals with the or gates */</a>
<a name="787"><span class="lineNum">     787 </span><span class="lineCov">     127891 :                 connect_nodes(xor_gate, i, or_cells[i], 0);</span></a>
<a name="788"><span class="lineNum">     788 </span>            :             }</a>
<a name="789"><span class="lineNum">     789 </span>            : </a>
<a name="790"><span class="lineNum">     790 </span><span class="lineCov">     127891 :             connect_nodes(or_cells[i], 0, gt_cells[i], 2);</span></a>
<a name="791"><span class="lineNum">     791 </span>            : </a>
<a name="792"><span class="lineNum">     792 </span>            :         } else {</a>
<a name="793"><span class="lineNum">     793 </span>            :             /* deal with the first greater than test which autom gets a zero */</a>
<a name="794"><span class="lineNum">     794 </span><span class="lineCov">       8849 :             add_input_pin_to_node(gt_cells[i], get_zero_pin(netlist), 2);</span></a>
<a name="795"><span class="lineNum">     795 </span>            :         }</a>
<a name="796"><span class="lineNum">     796 </span>            : </a>
<a name="797"><span class="lineNum">     797 </span>            :         /* hook it up to the logcial AND */</a>
<a name="798"><span class="lineNum">     798 </span><span class="lineCov">     136740 :         connect_nodes(gt_cells[i], 0, logical_or_gate, i);</span></a>
<a name="799"><span class="lineNum">     799 </span>            : </a>
<a name="800"><span class="lineNum">     800 </span><span class="lineCov">     136740 :         if (i &gt; 0) {</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineCov">     127891 :             index++;</span></a>
<a name="802"><span class="lineNum">     802 </span>            :         }</a>
<a name="803"><span class="lineNum">     803 </span>            :     }</a>
<a name="804"><span class="lineNum">     804 </span>            : </a>
<a name="805"><span class="lineNum">     805 </span>            :     /* join that gate to the output */</a>
<a name="806"><span class="lineNum">     806 </span><span class="lineCov">       8849 :     remap_pin_to_new_node(node-&gt;output_pins[0], logical_or_gate, 0);</span></a>
<a name="807"><span class="lineNum">     807 </span><span class="lineCov">       8849 :     oassert(logical_or_gate-&gt;num_output_pins == 1);</span></a>
<a name="808"><span class="lineNum">     808 </span><span class="lineCov">       8849 :     if (xor_gate != NULL) {</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineCov">       8799 :         instantiate_bitwise_logic(xor_gate, BITWISE_XOR, mark, netlist);</span></a>
<a name="810"><span class="lineNum">     810 </span>            :     }</a>
<a name="811"><span class="lineNum">     811 </span>            : </a>
<a name="812"><span class="lineNum">     812 </span><span class="lineCov">       8849 :     vtr::free(gt_cells);</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineCov">       8849 :     vtr::free(or_cells);</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineCov">       8849 :     free_nnode(node);</span></a>
<a name="815"><span class="lineNum">     815 </span><span class="lineCov">       8849 : }</span></a>
<a name="816"><span class="lineNum">     816 </span>            : </a>
<a name="817"><span class="lineNum">     817 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="818"><span class="lineNum">     818 </span>            :  * (function: instantiate_GE )</a>
<a name="819"><span class="lineNum">     819 </span>            :  *      Defines the HW needed for greter than equal with EQ, GT, AND and OR gates to create</a>
<a name="820"><span class="lineNum">     820 </span>            :  *      the appropriate logic function.</a>
<a name="821"><span class="lineNum">     821 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="822"><span class="lineNum">     822 </span><span class="lineCov">       3472 : void instantiate_GE(nnode_t* node, operation_list type, short mark, netlist_t* netlist) {</span></a>
<a name="823"><span class="lineNum">     823 </span><span class="lineCov">       3472 :     int width_a;</span></a>
<a name="824"><span class="lineNum">     824 </span><span class="lineCov">       3472 :     int width_b;</span></a>
<a name="825"><span class="lineNum">     825 </span><span class="lineCov">       3472 :     int width_max;</span></a>
<a name="826"><span class="lineNum">     826 </span><span class="lineCov">       3472 :     int i;</span></a>
<a name="827"><span class="lineNum">     827 </span><span class="lineCov">       3472 :     int port_B_offset;</span></a>
<a name="828"><span class="lineNum">     828 </span><span class="lineCov">       3472 :     int port_A_offset;</span></a>
<a name="829"><span class="lineNum">     829 </span><span class="lineCov">       3472 :     nnode_t* equal;</span></a>
<a name="830"><span class="lineNum">     830 </span><span class="lineCov">       3472 :     nnode_t* compare;</span></a>
<a name="831"><span class="lineNum">     831 </span><span class="lineCov">       3472 :     nnode_t* logical_or_final_gate;</span></a>
<a name="832"><span class="lineNum">     832 </span>            : </a>
<a name="833"><span class="lineNum">     833 </span><span class="lineCov">       3472 :     oassert(node-&gt;num_output_pins == 1);</span></a>
<a name="834"><span class="lineNum">     834 </span><span class="lineCov">       3472 :     oassert(node-&gt;num_input_pins &gt; 0);</span></a>
<a name="835"><span class="lineNum">     835 </span><span class="lineCov">       3472 :     oassert(node-&gt;num_input_port_sizes == 2);</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineCov">       3472 :     oassert(node-&gt;input_port_sizes[0] == node-&gt;input_port_sizes[1]);</span></a>
<a name="837"><span class="lineNum">     837 </span><span class="lineCov">       3472 :     width_a = node-&gt;input_port_sizes[0];</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineCov">       3472 :     width_b = node-&gt;input_port_sizes[1];</span></a>
<a name="839"><span class="lineNum">     839 </span><span class="lineCov">       3472 :     oassert(width_a == width_b);</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineCov">       3472 :     width_max = width_a &gt; width_b ? width_a : width_b;</span></a>
<a name="841"><span class="lineNum">     841 </span>            : </a>
<a name="842"><span class="lineNum">     842 </span><span class="lineCov">       3472 :     port_A_offset = 0;</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineCov">       3472 :     port_B_offset = width_a;</span></a>
<a name="844"><span class="lineNum">     844 </span>            : </a>
<a name="845"><span class="lineNum">     845 </span>            :     /* build an xnor bitwise XNOR */</a>
<a name="846"><span class="lineNum">     846 </span><span class="lineCov">       3472 :     equal = make_2port_gate(LOGICAL_EQUAL, width_a, width_b, 1, node, mark);</span></a>
<a name="847"><span class="lineNum">     847 </span>            : </a>
<a name="848"><span class="lineNum">     848 </span><span class="lineCov">       3472 :     if (type == GTE)</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineCov">       2314 :         compare = make_2port_gate(GT, width_a, width_b, 1, node, mark);</span></a>
<a name="850"><span class="lineNum">     850 </span>            :     else</a>
<a name="851"><span class="lineNum">     851 </span><span class="lineCov">       1158 :         compare = make_2port_gate(LT, width_a, width_b, 1, node, mark);</span></a>
<a name="852"><span class="lineNum">     852 </span>            : </a>
<a name="853"><span class="lineNum">     853 </span><span class="lineCov">       3472 :     logical_or_final_gate = make_1port_logic_gate(LOGICAL_OR, 2, node, mark);</span></a>
<a name="854"><span class="lineNum">     854 </span>            : </a>
<a name="855"><span class="lineNum">     855 </span>            :     /* connect inputs.  In the case that a signal is smaller than the other then zero pad */</a>
<a name="856"><span class="lineNum">     856 </span><span class="lineCov">      82582 :     for (i = 0; i &lt; width_max; i++) {</span></a>
<a name="857"><span class="lineNum">     857 </span>            :         /* Joining the inputs to the input 1 of that gate */</a>
<a name="858"><span class="lineNum">     858 </span><span class="lineCov">      79110 :         if (i &lt; width_a) {</span></a>
<a name="859"><span class="lineNum">     859 </span>            :             /* IF - this current input will also have a corresponding b_port input then join it to the gate */</a>
<a name="860"><span class="lineNum">     860 </span><span class="lineCov">      79110 :             remap_pin_to_new_node(node-&gt;input_pins[i + port_A_offset], equal, i + port_A_offset);</span></a>
<a name="861"><span class="lineNum">     861 </span><span class="lineCov">      79110 :             add_input_pin_to_node(compare, copy_input_npin(equal-&gt;input_pins[i + port_A_offset]), i + port_A_offset);</span></a>
<a name="862"><span class="lineNum">     862 </span>            :         } else {</a>
<a name="863"><span class="lineNum">     863 </span>            :             /* ELSE - the B input does not exist, so this answer goes right through */</a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :             add_input_pin_to_node(equal, get_zero_pin(netlist), i + port_A_offset);</span></a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :             add_input_pin_to_node(compare, get_zero_pin(netlist), i + port_A_offset);</span></a>
<a name="866"><span class="lineNum">     866 </span>            :         }</a>
<a name="867"><span class="lineNum">     867 </span>            : </a>
<a name="868"><span class="lineNum">     868 </span><span class="lineCov">      79110 :         if (i &lt; width_b) {</span></a>
<a name="869"><span class="lineNum">     869 </span>            :             /* IF - this current input will also have a corresponding a_port input then join it to the gate */</a>
<a name="870"><span class="lineNum">     870 </span>            :             /* Joining the inputs to the input 2 of that gate */</a>
<a name="871"><span class="lineNum">     871 </span><span class="lineCov">      79110 :             remap_pin_to_new_node(node-&gt;input_pins[i + port_B_offset], equal, i + port_B_offset);</span></a>
<a name="872"><span class="lineNum">     872 </span><span class="lineCov">      79110 :             add_input_pin_to_node(compare, copy_input_npin(equal-&gt;input_pins[i + port_B_offset]), i + port_B_offset);</span></a>
<a name="873"><span class="lineNum">     873 </span>            :         } else {</a>
<a name="874"><span class="lineNum">     874 </span>            :             /* ELSE - the A input does not exist, so this answer goes right through */</a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :             add_input_pin_to_node(equal, get_zero_pin(netlist), i + port_B_offset);</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineNoCov">          0 :             add_input_pin_to_node(compare, get_zero_pin(netlist), i + port_B_offset);</span></a>
<a name="877"><span class="lineNum">     877 </span>            :         }</a>
<a name="878"><span class="lineNum">     878 </span>            :     }</a>
<a name="879"><span class="lineNum">     879 </span><span class="lineCov">       3472 :     connect_nodes(equal, 0, logical_or_final_gate, 0);</span></a>
<a name="880"><span class="lineNum">     880 </span><span class="lineCov">       3472 :     connect_nodes(compare, 0, logical_or_final_gate, 1);</span></a>
<a name="881"><span class="lineNum">     881 </span>            : </a>
<a name="882"><span class="lineNum">     882 </span>            :     /* join that gate to the output */</a>
<a name="883"><span class="lineNum">     883 </span><span class="lineCov">       3472 :     remap_pin_to_new_node(node-&gt;output_pins[0], logical_or_final_gate, 0);</span></a>
<a name="884"><span class="lineNum">     884 </span><span class="lineCov">       3472 :     oassert(logical_or_final_gate-&gt;num_output_pins == 1);</span></a>
<a name="885"><span class="lineNum">     885 </span>            : </a>
<a name="886"><span class="lineNum">     886 </span>            :     /* make the two intermediate gates */</a>
<a name="887"><span class="lineNum">     887 </span><span class="lineCov">       3472 :     instantiate_EQUAL(equal, LOGICAL_EQUAL, mark, netlist);</span></a>
<a name="888"><span class="lineNum">     888 </span>            : </a>
<a name="889"><span class="lineNum">     889 </span><span class="lineCov">       3472 :     if (type == GTE)</span></a>
<a name="890"><span class="lineNum">     890 </span><span class="lineCov">       2314 :         instantiate_GT(compare, GT, mark, netlist);</span></a>
<a name="891"><span class="lineNum">     891 </span>            :     else</a>
<a name="892"><span class="lineNum">     892 </span><span class="lineCov">       1158 :         instantiate_GT(compare, LT, mark, netlist);</span></a>
<a name="893"><span class="lineNum">     893 </span>            : </a>
<a name="894"><span class="lineNum">     894 </span><span class="lineCov">       3472 :     free_nnode(node);</span></a>
<a name="895"><span class="lineNum">     895 </span><span class="lineCov">       3472 : }</span></a>
<a name="896"><span class="lineNum">     896 </span>            : </a>
<a name="897"><span class="lineNum">     897 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="898"><span class="lineNum">     898 </span>            :  * (function: instantiate_shift )</a>
<a name="899"><span class="lineNum">     899 </span>            :  *      Creates the hardware for a shift left or right operation by a variable size.</a>
<a name="900"><span class="lineNum">     900 </span>            :  *  Create mux 2:1</a>
<a name="901"><span class="lineNum">     901 </span>            :  *   data1 = SHIFT first_input</a>
<a name="902"><span class="lineNum">     902 </span>            :  *   data2 = SHIFT first_input shifted right or left by pow(2,i)</a>
<a name="903"><span class="lineNum">     903 </span>            :  *   selector = SHIFT second_input[i]</a>
<a name="904"><span class="lineNum">     904 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="905"><span class="lineNum">     905 </span><span class="lineCov">        576 : void instantiate_shift(nnode_t* node, operation_list type, short mark, netlist_t* netlist) {</span></a>
<a name="906"><span class="lineNum">     906 </span>            :     /*  </a>
<a name="907"><span class="lineNum">     907 </span>            :      *   Create mux 2:1</a>
<a name="908"><span class="lineNum">     908 </span>            :      *   data1 = SHIFT first_input</a>
<a name="909"><span class="lineNum">     909 </span>            :      *   data2 = SHIFT first_input shifted right or left by pow(2,i)</a>
<a name="910"><span class="lineNum">     910 </span>            :      *   selector = SHIFT second_input[i]</a>
<a name="911"><span class="lineNum">     911 </span>            :      */</a>
<a name="912"><span class="lineNum">     912 </span>            : </a>
<a name="913"><span class="lineNum">     913 </span><span class="lineCov">        576 :     oassert(node-&gt;related_ast_node-&gt;children[1]-&gt;type != NUMBERS);</span></a>
<a name="914"><span class="lineNum">     914 </span>            : </a>
<a name="915"><span class="lineNum">     915 </span><span class="lineCov">        576 :     nnode_t*** muxes;</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineCov">        576 :     signal_list_t* input_pins = init_signal_list();</span></a>
<a name="917"><span class="lineNum">     917 </span><span class="lineCov">        576 :     signal_list_t* output_pins;</span></a>
<a name="918"><span class="lineNum">     918 </span><span class="lineCov">        576 :     int input_port_width = 0;</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineCov">        576 :     int output_port_width = 0;</span></a>
<a name="920"><span class="lineNum">     920 </span><span class="lineCov">        576 :     int pow_2_by_i = 0;</span></a>
<a name="921"><span class="lineNum">     921 </span>            : </a>
<a name="922"><span class="lineNum">     922 </span><span class="lineCov">      20544 :     for (int i = 0; i &lt; node-&gt;num_input_pins; i++) {</span></a>
<a name="923"><span class="lineNum">     923 </span><span class="lineCov">      19968 :         add_pin_to_signal_list(input_pins, node-&gt;input_pins[i]);</span></a>
<a name="924"><span class="lineNum">     924 </span>            :     }</a>
<a name="925"><span class="lineNum">     925 </span>            : </a>
<a name="926"><span class="lineNum">     926 </span><span class="lineCov">        576 :     output_pins = input_pins;</span></a>
<a name="927"><span class="lineNum">     927 </span><span class="lineCov">        576 :     output_port_width = node-&gt;output_port_sizes[0];</span></a>
<a name="928"><span class="lineNum">     928 </span><span class="lineCov">        576 :     input_port_width = node-&gt;input_port_sizes[0];</span></a>
<a name="929"><span class="lineNum">     929 </span><span class="lineCov">        576 :     muxes = (nnode_t***)vtr::malloc(sizeof(nnode_t**) * (input_port_width));</span></a>
<a name="930"><span class="lineNum">     930 </span>            : </a>
<a name="931"><span class="lineNum">     931 </span><span class="lineCov">      10560 :     for (int i = 0; i &lt; input_port_width; i++) {</span></a>
<a name="932"><span class="lineNum">     932 </span><span class="lineCov">       9984 :         muxes[i] = (nnode_t**)vtr::malloc(sizeof(nnode_t*) * (input_port_width));</span></a>
<a name="933"><span class="lineNum">     933 </span><span class="lineCov">     515328 :         for (int j = 0; j &lt; input_port_width; j++) {</span></a>
<a name="934"><span class="lineNum">     934 </span><span class="lineCov">     505344 :             muxes[i][j] = make_2port_gate(MUX_2, 2, 2, 1, node, mark);</span></a>
<a name="935"><span class="lineNum">     935 </span>            :             // connect related pin of second_input to related multiplexer as a selector</a>
<a name="936"><span class="lineNum">     936 </span><span class="lineCov">     505344 :             nnode_t* select = make_1port_gate(BUF_NODE, 1, 1, node, mark);</span></a>
<a name="937"><span class="lineNum">     937 </span><span class="lineCov">     505344 :             add_input_pin_to_node(select, copy_input_npin(node-&gt;input_pins[input_port_width + i]), 0);</span></a>
<a name="938"><span class="lineNum">     938 </span><span class="lineCov">     505344 :             connect_nodes(select, 0, muxes[i][j], 1);</span></a>
<a name="939"><span class="lineNum">     939 </span>            : </a>
<a name="940"><span class="lineNum">     940 </span><span class="lineCov">     505344 :             nnode_t* not_select = make_not_gate(select, mark);</span></a>
<a name="941"><span class="lineNum">     941 </span><span class="lineCov">     505344 :             connect_nodes(select, 0, not_select, 0);</span></a>
<a name="942"><span class="lineNum">     942 </span><span class="lineCov">     505344 :             connect_nodes(not_select, 0, muxes[i][j], 0);</span></a>
<a name="943"><span class="lineNum">     943 </span>            :         }</a>
<a name="944"><span class="lineNum">     944 </span>            :     }</a>
<a name="945"><span class="lineNum">     945 </span>            : </a>
<a name="946"><span class="lineNum">     946 </span><span class="lineCov">      10560 :     for (int i = 0; i &lt; input_port_width; i++) {</span></a>
<a name="947"><span class="lineNum">     947 </span><span class="lineCov">       9984 :         pow_2_by_i = shift_left_value_with_overflow_check(0x1, i, node-&gt;loc);</span></a>
<a name="948"><span class="lineNum">     948 </span>            :         /*</a>
<a name="949"><span class="lineNum">     949 </span>            :          * Limit shift value of barrel design to max at input_port_width,</a>
<a name="950"><span class="lineNum">     950 </span>            :          * since after this value we should extend based on extension bit.</a>
<a name="951"><span class="lineNum">     951 </span>            :          * Also, checking the overflow of pow_2_by_i</a>
<a name="952"><span class="lineNum">     952 </span>            :          */</a>
<a name="953"><span class="lineNum">     953 </span><span class="lineCov">       9984 :         int shift_size = (pow_2_by_i &gt; input_port_width || pow_2_by_i &lt; 0) ? input_port_width : pow_2_by_i;</span></a>
<a name="954"><span class="lineNum">     954 </span>            : </a>
<a name="955"><span class="lineNum">     955 </span><span class="lineCov">       9984 :         input_pins = output_pins;</span></a>
<a name="956"><span class="lineNum">     956 </span>            : </a>
<a name="957"><span class="lineNum">     957 </span><span class="lineCov">       9984 :         if (type == SR || type == ASR) {</span></a>
<a name="958"><span class="lineNum">     958 </span>            :             /* </a>
<a name="959"><span class="lineNum">     959 </span>            :              * Logical variable shift right </a>
<a name="960"><span class="lineNum">     960 </span>            :              * or </a>
<a name="961"><span class="lineNum">     961 </span>            :              * arithmetic variable shift right</a>
<a name="962"><span class="lineNum">     962 </span>            :              */</a>
<a name="963"><span class="lineNum">     963 </span>            : </a>
<a name="964"><span class="lineNum">     964 </span>            :             // shift by pow(2,i) and connect the output of the previous stage mux as the second input to the next stage mux</a>
<a name="965"><span class="lineNum">     965 </span><span class="lineCov">     129936 :             for (int j = shift_size; j &lt; input_port_width; j++)</span></a>
<a name="966"><span class="lineNum">     966 </span><span class="lineCov">     124992 :                 add_input_pin_to_node(muxes[i][j - shift_size],</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineCov">     124992 :                                       copy_input_npin(input_pins-&gt;pins[j]),</span></a>
<a name="968"><span class="lineNum">     968 </span>            :                                       3);</a>
<a name="969"><span class="lineNum">     969 </span>            :             // connect the sign bit of the previous output as extension bits</a>
<a name="970"><span class="lineNum">     970 </span><span class="lineCov">       4944 :             int pad_bit = input_port_width - 1;</span></a>
<a name="971"><span class="lineNum">     971 </span><span class="lineCov">     132480 :             for (int j = 0; j &lt; shift_size; j++) {</span></a>
<a name="972"><span class="lineNum">     972 </span><span class="lineCov">     127536 :                 if (node-&gt;related_ast_node-&gt;children[0]-&gt;types.variable.signedness == SIGNED &amp;&amp; type == ASR) {</span></a>
<a name="973"><span class="lineNum">     973 </span><span class="lineCov">      31860 :                     add_input_pin_to_node(muxes[i][j + input_port_width - shift_size],</span></a>
<a name="974"><span class="lineNum">     974 </span><span class="lineCov">      31860 :                                           copy_input_npin(input_pins-&gt;pins[pad_bit]),</span></a>
<a name="975"><span class="lineNum">     975 </span>            :                                           3);</a>
<a name="976"><span class="lineNum">     976 </span>            :                 } else {</a>
<a name="977"><span class="lineNum">     977 </span><span class="lineCov">      95676 :                     add_input_pin_to_node(muxes[i][j + input_port_width - shift_size],</span></a>
<a name="978"><span class="lineNum">     978 </span>            :                                           get_zero_pin(netlist),</a>
<a name="979"><span class="lineNum">     979 </span>            :                                           3);</a>
<a name="980"><span class="lineNum">     980 </span>            :                 }</a>
<a name="981"><span class="lineNum">     981 </span>            :             }</a>
<a name="982"><span class="lineNum">     982 </span>            : </a>
<a name="983"><span class="lineNum">     983 </span>            :         } else {</a>
<a name="984"><span class="lineNum">     984 </span>            :             /* </a>
<a name="985"><span class="lineNum">     985 </span>            :              * Logical variable shift left </a>
<a name="986"><span class="lineNum">     986 </span>            :              * or </a>
<a name="987"><span class="lineNum">     987 </span>            :              * arithmetic variable shift left</a>
<a name="988"><span class="lineNum">     988 </span>            :              */</a>
<a name="989"><span class="lineNum">     989 </span>            : </a>
<a name="990"><span class="lineNum">     990 </span>            :             // shift by pow(2,i) and connect the output of the previous stage mux as the second input to the next stage mux</a>
<a name="991"><span class="lineNum">     991 </span><span class="lineCov">     130128 :             for (int j = 0; j &lt; input_port_width - shift_size; j++)</span></a>
<a name="992"><span class="lineNum">     992 </span><span class="lineCov">     125088 :                 add_input_pin_to_node(muxes[i][j + shift_size],</span></a>
<a name="993"><span class="lineNum">     993 </span><span class="lineCov">     125088 :                                       copy_input_npin(input_pins-&gt;pins[j]),</span></a>
<a name="994"><span class="lineNum">     994 </span>            :                                       3);</a>
<a name="995"><span class="lineNum">     995 </span>            : </a>
<a name="996"><span class="lineNum">     996 </span>            :             // connect the zero as extension bits</a>
<a name="997"><span class="lineNum">     997 </span><span class="lineCov">     132768 :             for (int j = 0; j &lt; shift_size; j++)</span></a>
<a name="998"><span class="lineNum">     998 </span><span class="lineCov">     127728 :                 add_input_pin_to_node(muxes[i][j],</span></a>
<a name="999"><span class="lineNum">     999 </span>            :                                       get_zero_pin(netlist),</a>
<a name="1000"><span class="lineNum">    1000 </span>            :                                       3);</a>
<a name="1001"><span class="lineNum">    1001 </span>            :         }</a>
<a name="1002"><span class="lineNum">    1002 </span>            : </a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineCov">     515328 :         for (int j = 0; j &lt; input_port_width; j++) {</span></a>
<a name="1004"><span class="lineNum">    1004 </span>            :             // connect the output of the previous stage mux as the first input to the next stage mux</a>
<a name="1005"><span class="lineNum">    1005 </span><span class="lineCov">     505344 :             add_input_pin_to_node(muxes[i][j], input_pins-&gt;pins[j], 2);</span></a>
<a name="1006"><span class="lineNum">    1006 </span>            :         }</a>
<a name="1007"><span class="lineNum">    1007 </span>            : </a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineCov">       9984 :         free_signal_list(input_pins);</span></a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineCov">       9984 :         output_pins = init_signal_list();</span></a>
<a name="1010"><span class="lineNum">    1010 </span>            :         // Connect output pin to related input pin</a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineCov">     515328 :         for (int j = 0; j &lt; input_port_width; j++) {</span></a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineCov">     505344 :             if (i != input_port_width - 1) {</span></a>
<a name="1013"><span class="lineNum">    1013 </span><span class="lineCov">     495360 :                 npin_t* new_pin1 = allocate_npin();</span></a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineCov">     495360 :                 npin_t* new_pin2 = allocate_npin();</span></a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineCov">     495360 :                 nnet_t* new_net = allocate_nnet();</span></a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineCov">     495360 :                 new_net-&gt;name = make_full_ref_name(NULL, NULL, NULL, muxes[i][j]-&gt;name, j);</span></a>
<a name="1017"><span class="lineNum">    1017 </span>            :                 /* hook the output pin into the node */</a>
<a name="1018"><span class="lineNum">    1018 </span><span class="lineCov">     495360 :                 add_output_pin_to_node(muxes[i][j], new_pin1, 0);</span></a>
<a name="1019"><span class="lineNum">    1019 </span>            :                 /* hook up new pin 1 into the new net */</a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineCov">     495360 :                 add_driver_pin_to_net(new_net, new_pin1);</span></a>
<a name="1021"><span class="lineNum">    1021 </span>            :                 /* hook up the new pin 2 to this new net */</a>
<a name="1022"><span class="lineNum">    1022 </span><span class="lineCov">     495360 :                 add_fanout_pin_to_net(new_net, new_pin2);</span></a>
<a name="1023"><span class="lineNum">    1023 </span>            : </a>
<a name="1024"><span class="lineNum">    1024 </span>            :                 // Storing the output pins of the current mux stage as the input of the next one</a>
<a name="1025"><span class="lineNum">    1025 </span><span class="lineCov">     495360 :                 add_pin_to_signal_list(output_pins, new_pin2);</span></a>
<a name="1026"><span class="lineNum">    1026 </span>            : </a>
<a name="1027"><span class="lineNum">    1027 </span>            :             } else {</a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineCov">       9984 :                 if (j &lt; output_port_width)</span></a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineCov">       9984 :                     remap_pin_to_new_node(node-&gt;output_pins[j], muxes[i][j], 0);</span></a>
<a name="1030"><span class="lineNum">    1030 </span>            :             }</a>
<a name="1031"><span class="lineNum">    1031 </span>            :         }</a>
<a name="1032"><span class="lineNum">    1032 </span>            :     }</a>
<a name="1033"><span class="lineNum">    1033 </span>            : </a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineCov">        576 :     free_signal_list(output_pins);</span></a>
<a name="1035"><span class="lineNum">    1035 </span><span class="lineCov">      10560 :     for (int i = 0; i &lt; input_port_width; i++) {</span></a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineCov">       9984 :         vtr::free(muxes[i]);</span></a>
<a name="1037"><span class="lineNum">    1037 </span>            :     }</a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineCov">        576 :     vtr::free(muxes);</span></a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineCov">        576 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
