
---------- Begin Simulation Statistics ----------
final_tick                               2138228179500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 457157                       # Simulator instruction rate (inst/s)
host_mem_usage                               17258524                       # Number of bytes of host memory used
host_op_rate                                   548392                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    72.07                       # Real time elapsed on the host
host_tick_rate                            15082737735                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32947025                       # Number of instructions simulated
sim_ops                                      39522348                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.087005                       # Number of seconds simulated
sim_ticks                                1087005155000                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            6                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                4                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              2                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       4                       # DTB read accesses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         2                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkPageSizes::4K            2    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            2                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0              2    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                        2                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                    2                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean    -0.000009                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0    -1043962020    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::1           9000     -0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu0.dtb.write_accesses                      2                       # DTB write accesses
system.cpu0.dtb.write_hits                          2                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                           16                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                               12                       # DTB hits
system.cpu0.itb.inst_accesses                      16                       # ITB inst accesses
system.cpu0.itb.inst_hits                          12                       # ITB inst hits
system.cpu0.itb.inst_misses                         4                       # ITB inst misses
system.cpu0.itb.misses                              4                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkPageSizes::4K            4    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            4                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            8                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            4                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              4    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            4                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        4                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    4                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean    -0.000009                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0    -1043962520    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1           9500     -0.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     175                       # number of quiesce instructions executed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu0.num_int_insts                          20                       # number of integer instructions
system.cpu0.num_int_register_reads                 22                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     70.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     20.00%     90.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2     10.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu1.itb.accesses                            1                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       1                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         1                       # ITB inst misses
system.cpu1.itb.misses                              1                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                        1                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0    -1043953020    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     686                       # number of quiesce instructions executed
system.cpu1.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu1.numCycles                      2102446070                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              2102446050.658361                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                 19.341639                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu1.num_int_insts                           1                       # number of integer instructions
system.cpu1.num_int_register_reads                  1                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         1                       # Class of executed instruction
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                          1                       # Number of instructions committed
system.cpu2.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu2.itb.accesses                            1                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       1                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         1                       # ITB inst misses
system.cpu2.itb.misses                              1                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                        1                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0    -1043953020    100.00%    100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     707                       # number of quiesce instructions executed
system.cpu2.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu2.numCycles                      2102446070                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles              2102446050.658361                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          1                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                 19.341639                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu2.num_int_insts                           1                       # number of integer instructions
system.cpu2.num_int_register_reads                  1                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         1                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests         2342                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        83440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        188608                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes          819200                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages          200                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs               200                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes             4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  1                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes          341504                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages           83                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                85                       # Number of DMA write transactions.
system.switch_cpus0.Branches                  1132834                       # Number of branches fetched
system.switch_cpus0.committedInsts            5025331                       # Number of instructions committed
system.switch_cpus0.committedOps              6090319                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses              2050266                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries             154                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid          758                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                  2047988                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                   2278                       # DTB misses
system.switch_cpus0.dtb.perms_faults               21                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults           362                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses         1150803                       # DTB read accesses
system.switch_cpus0.dtb.read_hits             1148885                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1918                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkCompletionTime::samples         2138                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 2506051.683817                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean 1687705.944794                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 944543.758299                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-524287          157      7.34%      7.34% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-1.04858e+06          175      8.19%     15.53% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          282     13.19%     28.72% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::2.62144e+06-3.14573e+06         1494     69.88%     98.60% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           26      1.22%     99.81% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            2      0.09%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            1      0.05%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::5.76717e+06-6.29146e+06            1      0.05%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total         2138                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkPageSizes::4K         2078     97.47%     97.47% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::2M           32      1.50%     98.97% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1G           22      1.03%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total         2132                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data         2278                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total         2278                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data         2132                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total         2132                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total         4410                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkWaitTime::samples         2271                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0         2271    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total         2271                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walks             2278                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksLong         2278                       # Table walker walks initiated with long descriptors
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level1           22                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level2           32                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level3         2077                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksPending::samples    831699628                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     1.690250                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0   -574080520    -69.02%    -69.02% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::1   1405780148    169.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total    831699628                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksSquashedBefore            7                       # Table walks squashed before starting
system.switch_cpus0.dtb.write_accesses         899463                       # DTB write accesses
system.switch_cpus0.dtb.write_hits             899103                       # DTB write hits
system.switch_cpus0.dtb.write_misses              360                       # DTB write misses
system.switch_cpus0.idle_fraction            0.721857                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses              5034178                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries             129                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid          758                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                  5025966                       # DTB hits
system.switch_cpus0.itb.inst_accesses         5034178                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits             5025966                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              8212                       # ITB inst misses
system.switch_cpus0.itb.misses                   8212                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkCompletionTime::samples         8182                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 2935011.427524                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean 2805260.648049                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 394609.458144                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-524287           60      0.73%      0.73% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::524288-1.04858e+06          139      1.70%      2.43% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          159      1.94%      4.38% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::2.62144e+06-3.14573e+06         7784     95.14%     99.51% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           36      0.44%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            3      0.04%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::6.81574e+06-7.34003e+06            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         8182                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkPageSizes::4K         8143     99.52%     99.52% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::2M           39      0.48%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         8182                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst         8212                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total         8212                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         8182                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         8182                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        16394                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkWaitTime::samples         8212                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0         8212    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total         8212                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walks             8212                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksLong         8212                       # Table walker walks initiated with long descriptors
system.switch_cpus0.itb.walker.walksLongTerminationLevel::Level2           39                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.itb.walker.walksLongTerminationLevel::Level3         8143                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.278143                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2172951116                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      604390806.976133                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads      1285109                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      1012044                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts       680633                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             327286                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1568560309.023867                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      5559838                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             5559838                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      7445900                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      4433706                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            1146199                       # Number of load instructions
system.switch_cpus0.num_mem_refs              2045343                       # number of memory refs
system.switch_cpus0.num_store_insts            899144                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses         5454                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                5454                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads         4707                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes          799                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass          763      0.01%      0.01% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          4021423     66.02%     66.04% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           19478      0.32%     66.36% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv             3656      0.06%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc           274      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               5      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               4      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               4      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              4      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         1146199     18.82%     85.24% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         899144     14.76%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           6090954                       # Class of executed instruction
system.switch_cpus1.Branches                  2876724                       # Number of branches fetched
system.switch_cpus1.committedInsts           12955884                       # Number of instructions committed
system.switch_cpus1.committedOps             15512882                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses              5111936                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries             211                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid          758                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                  5109615                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                   2321                       # DTB misses
system.switch_cpus1.dtb.perms_faults               36                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults          1671                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses         2859129                       # DTB read accesses
system.switch_cpus1.dtb.read_hits             2857085                       # DTB read hits
system.switch_cpus1.dtb.read_misses              2044                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkCompletionTime::samples         2191                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 2285281.834779                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 1274896.133729                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 1091468.362005                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-262143          240     10.95%     10.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::786432-1.04858e+06          329     15.02%     25.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::1.83501e+06-2.09715e+06          236     10.77%     36.74% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::2.88358e+06-3.14573e+06         1352     61.71%     98.45% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::3.93216e+06-4.1943e+06           34      1.55%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total         2191                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkPageSizes::4K         2141     97.94%     97.94% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::2M           28      1.28%     99.22% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1G           17      0.78%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total         2186                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data         2321                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total         2321                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data         2186                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total         2186                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total         4507                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkWaitTime::samples         2316                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0         2316    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total         2316                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walks             2321                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksLong         2321                       # Table walker walks initiated with long descriptors
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level1           17                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level2           28                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level3         2141                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksPending::samples    667495476                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     2.353537                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0   -903480020   -135.35%   -135.35% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::1   1570975496    235.35%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total    667495476                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksSquashedBefore            5                       # Table walks squashed before starting
system.switch_cpus1.dtb.write_accesses        2252807                       # DTB write accesses
system.switch_cpus1.dtb.write_hits            2252530                       # DTB write hits
system.switch_cpus1.dtb.write_misses              277                       # DTB write misses
system.switch_cpus1.idle_fraction            0.489232                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses             12993782                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries             192                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid          758                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                 12959082                       # DTB hits
system.switch_cpus1.itb.inst_accesses        12993782                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits            12959082                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             34700                       # ITB inst misses
system.switch_cpus1.itb.misses                  34700                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkCompletionTime::samples        34654                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 2954889.103711                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean 2884627.831880                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 297661.342586                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-524287          132      0.38%      0.38% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-1.04858e+06          293      0.85%      1.23% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          762      2.20%      3.43% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::2.62144e+06-3.14573e+06        33455     96.54%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::3.67002e+06-4.1943e+06            7      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::5.24288e+06-5.76717e+06            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::5.76717e+06-6.29146e+06            2      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        34654                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkPageSizes::4K        34030     98.20%     98.20% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::2M          624      1.80%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total        34654                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        34700                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        34700                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst        34654                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total        34654                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        69354                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkWaitTime::samples        34700                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0        34700    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        34700                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walks            34700                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksLong        34700                       # Table walker walks initiated with long descriptors
system.switch_cpus1.itb.walker.walksLongTerminationLevel::Level2          624                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.itb.walker.walksLongTerminationLevel::Level3        34030                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.510768                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2174010290                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1110415154.887616                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads      3007831                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      2628090                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      1673655                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             953595                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1063595135.112384                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     14283861                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            14283861                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     19111814                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     11362395                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            2854054                       # Number of load instructions
system.switch_cpus1.num_mem_refs              5106594                       # number of memory refs
system.switch_cpus1.num_store_insts           2252540                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses        80576                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts               80576                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads        72701                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes        10303                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         3380      0.02%      0.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         10305196     66.42%     66.44% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           73770      0.48%     66.91% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            15714      0.10%     67.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     67.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     67.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     67.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     67.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     67.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     67.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc         11408      0.07%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               5      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               4      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               4      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              4      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         2854054     18.39%     85.48% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        2252540     14.52%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          15516079                       # Class of executed instruction
system.switch_cpus2.Branches                  3309326                       # Number of branches fetched
system.switch_cpus2.committedInsts           14965792                       # Number of instructions committed
system.switch_cpus2.committedOps             17919125                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.accesses              5951463                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries             485                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid          758                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                  5946510                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                   4953                       # DTB misses
system.switch_cpus2.dtb.perms_faults               54                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults          1772                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses         3343211                       # DTB read accesses
system.switch_cpus2.dtb.read_hits             3338723                       # DTB read hits
system.switch_cpus2.dtb.read_misses              4488                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkCompletionTime::samples         4916                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean 2747844.080553                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean 2476984.272076                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev 618205.227990                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-524287           81      1.65%      1.65% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-1.04858e+06          163      3.32%      4.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          751     15.28%     20.24% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::2.62144e+06-3.14573e+06         3874     78.80%     99.04% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           41      0.83%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            2      0.04%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            2      0.04%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::5.24288e+06-5.76717e+06            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::5.76717e+06-6.29146e+06            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total         4916                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkPageSizes::4K         4753     97.72%     97.72% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::2M           29      0.60%     98.31% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1G           82      1.69%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total         4864                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data         4953                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total         4953                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data         4864                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total         4864                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total         9817                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkWaitTime::samples         4901                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0         4901    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total         4901                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walks             4953                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksLong         4953                       # Table walker walks initiated with long descriptors
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level1           82                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level2           29                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level3         4753                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksPending::samples -19952036580                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.981199                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     0.135823                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0   -375126020      1.88%      1.88% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::1 -19576910560     98.12%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total -19952036580                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksSquashedBefore           52                       # Table walks squashed before starting
system.switch_cpus2.dtb.write_accesses        2608252                       # DTB write accesses
system.switch_cpus2.dtb.write_hits            2607787                       # DTB write hits
system.switch_cpus2.dtb.write_misses              465                       # DTB write misses
system.switch_cpus2.idle_fraction            0.348488                       # Percentage of idle cycles
system.switch_cpus2.itb.accesses             15010268                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries             448                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid          758                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                 14969118                       # DTB hits
system.switch_cpus2.itb.inst_accesses        15010268                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits            14969118                       # ITB inst hits
system.switch_cpus2.itb.inst_misses             41150                       # ITB inst misses
system.switch_cpus2.itb.misses                  41150                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkCompletionTime::samples        41137                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 2979484.891946                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean 2958761.271357                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 194968.534255                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-524287           38      0.09%      0.09% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::524288-1.04858e+06           91      0.22%      0.31% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          798      1.94%      2.25% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::2.62144e+06-3.14573e+06        40165     97.64%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           37      0.09%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            3      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::5.24288e+06-5.76717e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::5.76717e+06-6.29146e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::6.29146e+06-6.81574e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total        41137                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkPageSizes::4K        40415     98.24%     98.24% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::2M          722      1.76%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total        41137                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst        41150                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total        41150                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst        41137                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total        41137                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total        82287                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkWaitTime::samples        41150                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0        41150    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total        41150                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walks            41150                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksLong        41150                       # Table walker walks initiated with long descriptors
system.switch_cpus2.itb.walker.walksLongTerminationLevel::Level2          722                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.itb.walker.walksLongTerminationLevel::Level3        40415                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.651512                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2173658126                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1416164024.705678                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads      3440842                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      3055227                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      1933249                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1106299                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      757494101.294322                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     16533733                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            16533733                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     22046316                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     13157553                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            3334249                       # Number of load instructions
system.switch_cpus2.num_mem_refs              5942033                       # number of memory refs
system.switch_cpus2.num_store_insts           2607784                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses        85632                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts               85632                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads        77580                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes        10468                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass         3713      0.02%      0.02% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         11850897     66.12%     66.14% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           94516      0.53%     66.67% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            19833      0.11%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc         11459      0.06%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         3334249     18.60%     85.45% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2607784     14.55%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          17922451                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       673369                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          119                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       982645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1685                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2310530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1804                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                5504                       # Transaction distribution
system.membus.trans_dist::ReadResp              55768                       # Transaction distribution
system.membus.trans_dist::WriteReq               3831                       # Transaction distribution
system.membus.trans_dist::WriteResp              3831                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44830                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27658                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             9353                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             79                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23774                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         50264                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32645                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        36729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        36729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        11358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       223358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       242028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 278757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1159680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1159680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        22716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6284416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6311362                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7471042                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             9488                       # Total snoops (count)
system.membus.snoopTraffic                     150848                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            125450                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.018796                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.135806                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123092     98.12%     98.12% # Request fanout histogram
system.membus.snoop_fanout::1                    2358      1.88%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              125450                       # Request fanout histogram
system.membus.reqLayer7.occupancy           368654122                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6502500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             8881500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          414715750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1207147                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide          18373                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18373                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide         18373                       # number of overall misses
system.iocache.overall_misses::total            18373                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide   2381952312                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2381952312                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide   2381952312                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2381952312                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide        18373                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18373                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide        18373                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18373                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 129644.168726                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129644.168726                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 129644.168726                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129644.168726                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3079                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs   109.964286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18120                       # number of writebacks
system.iocache.writebacks::total                18120                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide        18373                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18373                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide        18373                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18373                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide   1461948014                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1461948014                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide   1461948014                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1461948014                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 79570.457410                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 79570.457410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 79570.457410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 79570.457410                       # average overall mshr miss latency
system.iocache.replacements                     18356                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           237                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              237                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide    264280331                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    264280331                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          237                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            237                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 1115106.881857                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 1115106.881857                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          237                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide    252430331                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total    252430331                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 1065106.881857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 1065106.881857                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide        18136                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18136                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide   2117671981                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2117671981                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide        18136                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18136                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 116766.209804                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116766.209804                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide        18136                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18136                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide   1209517683                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1209517683                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 66691.535234                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66691.535234                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse               12.917493                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18373                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18373                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         1260636709000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide    12.917493                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.807343                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.807343                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               165357                       # Number of tag accesses
system.iocache.tags.data_accesses              165357                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions         1414                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          707                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 535796897.626591                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 4693714385.425770                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          630     89.11%     89.11% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           76     10.75%     99.86% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.14%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value 109253641000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          707                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 707634323878                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 378808406622                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF    562424500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions          350                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          175                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 4483785359.400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 8795903135.442278                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows           15      8.57%      8.57% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          160     91.43%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value  43930405000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          175                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 296633769605                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 784662437895                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF   5708947500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1373                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          686                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 775215105.610787                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 7724058779.081069                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          585     85.28%     85.28% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           99     14.43%     99.71% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::5e+10-1e+11            1      0.15%     99.85% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.15%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value 184861640500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          686                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 554645167551                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 531797562449                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF    562425000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             284421                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1357683                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3831                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3831                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       130033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       927185                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean           13266                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          118370                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13549                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           101                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            51088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           51088                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        928721                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       144544                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq        20864                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        20277                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        20277                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       377876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       251846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        48595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        12114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1049467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       192745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       205751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        11920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1357274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       230327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       245066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        27819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4010800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     16111744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      7130636                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       191904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        43080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     44766208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      5055504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       818200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        40400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     57899392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      6331174                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       978680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       106520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              139473442                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           92213                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3269192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1522145                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.463426                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.699745                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1000115     65.70%     65.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 338692     22.25%     87.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 183305     12.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     33      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1522145                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2346865506                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         678946385                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy         14504499                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy        122738479                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           6872994                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         103489965                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119046969                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         189197471                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           6723499                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24597992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          87386973                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           428338                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         525035402                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         111074986                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1087005145000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.switch_cpus2.inst     14516523                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14516523                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     14516523                       # number of overall hits
system.cpu2.icache.overall_hits::total       14516523                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       452595                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        452596                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       452595                       # number of overall misses
system.cpu2.icache.overall_misses::total       452596                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst 461397515500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 461397515500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst 461397515500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 461397515500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     14969118                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14969119                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     14969118                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14969119                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.030235                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.030235                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.030235                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.030235                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 1019448.989715                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1019446.737267                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 1019448.989715                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1019446.737267                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       452084                       # number of writebacks
system.cpu2.icache.writebacks::total           452084                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       452595                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       452595                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       452595                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       452595                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst 460944920500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 460944920500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst 460944920500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 460944920500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.030235                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030235                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.030235                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030235                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 1018448.989715                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1018448.989715                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 1018448.989715                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1018448.989715                       # average overall mshr miss latency
system.cpu2.icache.replacements                452084                       # number of replacements
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     14516523                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14516523                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       452595                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       452596                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst 461397515500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 461397515500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     14969118                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14969119                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.030235                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.030235                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 1019448.989715                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1019446.737267                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       452595                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       452595                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst 460944920500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 460944920500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.030235                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030235                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 1018448.989715                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1018448.989715                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          259.574437                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14969119                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           452596                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            33.073909                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     1051223034500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.002263                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   259.572174                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.506977                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.506981                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         30390834                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        30390834                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.switch_cpus2.data      5748904                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5748904                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data      5780228                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5780228                       # number of overall hits
system.cpu2.dcache.demand_misses::.switch_cpus2.data        75824                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         75824                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        79785                       # number of overall misses
system.cpu2.dcache.overall_misses::total        79785                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  80211831500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  80211831500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  80211831500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  80211831500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.switch_cpus2.data      5824728                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5824728                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data      5860013                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5860013                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.013018                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013018                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.013615                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013615                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 1057868.636579                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 1057868.636579                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 1005349.771260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 1005349.771260                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        36190                       # number of writebacks
system.cpu2.dcache.writebacks::total            36190                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data            5                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data            5                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        75819                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        75819                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        79780                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        79780                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         3995                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3995                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  80132211000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  80132211000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  82507312500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  82507312500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data   4638100000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   4638100000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013017                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013017                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013614                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013614                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 1056888.260199                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 1056888.260199                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 1034185.416144                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 1034185.416144                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 1160976.220275                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 1160976.220275                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                 66026                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data      3210103                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3210103                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        52038                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        52038                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  50762449000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  50762449000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data      3262141                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3262141                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.015952                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015952                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 975488.085630                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 975488.085630                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data            4                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        52034                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52034                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         2257                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         2257                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  50706652500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50706652500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data   4638100000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total   4638100000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.015951                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015951                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 974490.765653                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 974490.765653                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 2054984.492689                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 2054984.492689                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      2537798                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2537798                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        17226                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        17226                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  17752411000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  17752411000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      2555024                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2555024                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.006742                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006742                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 1030559.096714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 1030559.096714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        17225                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        17225                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         1738                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1738                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  17735147000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  17735147000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.006742                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006742                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 1029616.661829                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 1029616.661829                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data          248                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          248                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data          514                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          514                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data          762                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          762                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.674541                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.674541                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data          514                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          514                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data    758970500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    758970500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.674541                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.674541                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 1476596.303502                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 1476596.303502                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.switch_cpus2.data        31076                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        31076                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.switch_cpus2.data         3447                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total         3447                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.switch_cpus2.data        34523                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        34523                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.switch_cpus2.data     0.099846                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.099846                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.switch_cpus2.data         3447                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total         3447                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus2.data   1616131000                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total   1616131000                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus2.data     0.099846                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.099846                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus2.data 468851.465042                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total 468851.465042                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.switch_cpus2.data         1003                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         1003                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.switch_cpus2.data         6560                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total         6560                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.switch_cpus2.data  11696971500                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total  11696971500                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.switch_cpus2.data         7563                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         7563                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.switch_cpus2.data     0.867381                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.867381                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.switch_cpus2.data 1783074.923780                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 1783074.923780                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_misses::.switch_cpus2.data         6560                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total         6560                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus2.data  11690411500                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total  11690411500                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus2.data     0.867381                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.867381                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus2.data 1782074.923780                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 1782074.923780                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data        35384                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        35384                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data         3656                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3656                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data   1906167000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1906167000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data        39040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        39040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.093648                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.093648                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 521380.470460                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 521380.470460                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data         3372                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3372                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          284                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          284                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    300539000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    300539000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.007275                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.007275                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 1058235.915493                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 1058235.915493                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data        38950                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        38950                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data           39                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     17175000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     17175000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data        38989                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        38989                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.001000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data 440384.615385                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 440384.615385                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data           39                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           39                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     17136000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17136000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.001000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data 439384.615385                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 439384.615385                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.switch_cpus2.data    133180500                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total    133180500                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.switch_cpus2.data         4416                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total         4416                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus2.data    126751265                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total    126751265                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 28702.732111                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total 28702.732111                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          468.584636                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5939656                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            74233                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            80.013687                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     1051246490500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   468.584636                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.457602                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.457602                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          767                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          617                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.749023                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11959149                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11959149                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1087005145000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           11                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      4899841                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4899852                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           11                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      4899841                       # number of overall hits
system.cpu0.icache.overall_hits::total        4899852                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       126125                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        126130                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       126125                       # number of overall misses
system.cpu0.icache.overall_misses::total       126130                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst 131885703500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 131885703500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst 131885703500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 131885703500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           16                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      5025966                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5025982                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           16                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      5025966                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5025982                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.312500                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.025095                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.025096                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.312500                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.025095                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.025096                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 1045674.556987                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1045633.104733                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 1045674.556987                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1045633.104733                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       125618                       # number of writebacks
system.cpu0.icache.writebacks::total           125618                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       126125                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       126125                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       126125                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       126125                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst 131759578500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 131759578500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst 131759578500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 131759578500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.025095                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.025095                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.025095                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.025095                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 1044674.556987                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1044674.556987                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 1044674.556987                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1044674.556987                       # average overall mshr miss latency
system.cpu0.icache.replacements                125618                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           11                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      4899841                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4899852                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       126125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       126130                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst 131885703500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 131885703500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      5025966                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5025982                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.312500                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.025095                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.025096                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 1045674.556987                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1045633.104733                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       126125                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       126125                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst 131759578500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 131759578500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.025095                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.025095                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 1044674.556987                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1044674.556987                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          259.878338                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5025982                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           126130                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            39.847633                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1051223025000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.006894                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   259.871444                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000013                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.507561                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.507575                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10178094                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10178094                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data      1901724                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1901728                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data      1918146                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1918150                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data        84176                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84178                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        86031                       # number of overall misses
system.cpu0.dcache.overall_misses::total        86033                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 127058323000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 127058323000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 127058323000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 127058323000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data      1985900                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1985906                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data      2004177                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2004183                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.333333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.042387                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.042388                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.333333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.042926                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.042927                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 1509436.454571                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 1509400.591604                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 1476889.993142                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 1476855.660037                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        40010                       # number of writebacks
system.cpu0.dcache.writebacks::total            40010                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        84176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        84176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        86031                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        86031                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         2796                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         2796                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 126974147000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 126974147000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 128289971500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 128289971500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data   3472657500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3472657500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.042387                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042387                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.042926                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042926                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 1508436.454571                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 1508436.454571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 1491206.326789                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 1491206.326789                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 1242009.120172                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 1242009.120172                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                 75995                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data      1061276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1061278                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data        48516                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        48518                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  68412326500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  68412326500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data      1109792                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1109796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.043716                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043718                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 1410098.245939                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 1410040.119131                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        48516                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        48516                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         1642                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1642                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  68363810500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  68363810500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data   3472657500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   3472657500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.043716                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.043716                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 1409098.245939                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 1409098.245939                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 2114894.945189                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 2114894.945189                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       835589                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        835591                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        26926                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        26926                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  43734427000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  43734427000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       862515                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       862517                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.031218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.031218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 1624245.227661                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 1624245.227661                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        26926                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        26926                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         1154                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         1154                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  43707501000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  43707501000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.031218                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.031218                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 1623245.227661                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 1623245.227661                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          138                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          138                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          242                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          242                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          380                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          380                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.636842                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.636842                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          242                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          242                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data    338390500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    338390500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.636842                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.636842                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 1398307.851240                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 1398307.851240                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.switch_cpus0.data        16284                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total        16284                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.switch_cpus0.data         1613                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total         1613                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.switch_cpus0.data        17897                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total        17897                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.switch_cpus0.data     0.090127                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.090127                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.switch_cpus0.data         1613                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total         1613                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus0.data    977434000                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total    977434000                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus0.data     0.090127                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.090127                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus0.data 605972.721637                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total 605972.721637                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.WriteLineReq_hits::.switch_cpus0.data         4859                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total         4859                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.switch_cpus0.data         8734                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total         8734                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_miss_latency::.switch_cpus0.data  14911569500                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::total  14911569500                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_accesses::.switch_cpus0.data        13593                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total        13593                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.switch_cpus0.data     0.642537                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.642537                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_miss_latency::.switch_cpus0.data 1707301.293794                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 1707301.293794                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_mshr_misses::.switch_cpus0.data         8734                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::total         8734                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus0.data  14902835500                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  14902835500                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus0.data     0.642537                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.642537                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus0.data 1706301.293794                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 1706301.293794                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        17582                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17582                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data         1592                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1592                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data   1073084500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1073084500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        19174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.083029                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.083029                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 674048.052764                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 674048.052764                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         1487                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1487                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          105                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    104536500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    104536500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.005476                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005476                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 995585.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 995585.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        19107                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        19107                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           24                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data      7111500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7111500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        19131                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        19131                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.001255                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001255                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 296312.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 296312.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           24                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data      7087500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7087500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.001255                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001255                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 295312.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 295312.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.CleanSharedReq_miss_latency::.switch_cpus0.data     85686500                       # number of CleanSharedReq miss cycles
system.cpu0.dcache.CleanSharedReq_miss_latency::total     85686500                       # number of CleanSharedReq miss cycles
system.cpu0.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus0.data          inf                       # average CleanSharedReq miss latency
system.cpu0.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu0.dcache.CleanSharedReq_mshr_misses::.switch_cpus0.data         2688                       # number of CleanSharedReq MSHR misses
system.cpu0.dcache.CleanSharedReq_mshr_misses::total         2688                       # number of CleanSharedReq MSHR misses
system.cpu0.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus0.data     81748607                       # number of CleanSharedReq MSHR miss cycles
system.cpu0.dcache.CleanSharedReq_mshr_miss_latency::total     81748607                       # number of CleanSharedReq MSHR miss cycles
system.cpu0.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus0.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu0.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu0.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 30412.428199                       # average CleanSharedReq mshr miss latency
system.cpu0.dcache.CleanSharedReq_avg_mshr_miss_latency::total 30412.428199                       # average CleanSharedReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          474.465737                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2044117                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            82264                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.848257                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1051223025500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.013991                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   474.451746                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000014                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.463332                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.463345                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          906                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          883                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4172616                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4172616                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1087005145000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.switch_cpus1.inst     12609088                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12609088                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     12609088                       # number of overall hits
system.cpu1.icache.overall_hits::total       12609088                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       349994                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        349995                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       349994                       # number of overall misses
system.cpu1.icache.overall_misses::total       349995                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst 356690522500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 356690522500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst 356690522500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 356690522500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     12959082                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12959083                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     12959082                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12959083                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.027008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.027008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.027008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.027008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 1019133.249427                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1019130.337576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 1019133.249427                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1019130.337576                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       349483                       # number of writebacks
system.cpu1.icache.writebacks::total           349483                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       349994                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       349994                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       349994                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       349994                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst 356340528500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 356340528500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst 356340528500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 356340528500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.027008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.027008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.027008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.027008                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 1018133.249427                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1018133.249427                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 1018133.249427                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1018133.249427                       # average overall mshr miss latency
system.cpu1.icache.replacements                349483                       # number of replacements
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     12609088                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12609088                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       349994                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       349995                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst 356690522500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 356690522500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     12959082                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12959083                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.027008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.027008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 1019133.249427                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1019130.337576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       349994                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       349994                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst 356340528500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 356340528500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.027008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.027008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 1018133.249427                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1018133.249427                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          258.942105                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12959083                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           349995                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            37.026480                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1051223034500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.005069                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   258.937036                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000010                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.505736                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.505746                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26268161                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26268161                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data      4931098                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4931098                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data      4960004                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4960004                       # number of overall hits
system.cpu1.dcache.demand_misses::.switch_cpus1.data        59983                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         59983                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        62848                       # number of overall misses
system.cpu1.dcache.overall_misses::total        62848                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  66535824500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  66535824500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  66535824500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  66535824500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.switch_cpus1.data      4991081                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4991081                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data      5022852                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5022852                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.012018                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012018                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.012512                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012512                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 1109244.694330                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 1109244.694330                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 1058678.470277                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 1058678.470277                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        27123                       # number of writebacks
system.cpu1.dcache.writebacks::total            27123                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        59983                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        59983                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        62848                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        62848                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         2544                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         2544                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  66475841500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  66475841500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  67926456500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67926456500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data   3261343500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total   3261343500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.012018                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012018                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.012512                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012512                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 1108244.694330                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 1108244.694330                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 1080805.379646                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 1080805.379646                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 1281974.646226                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 1281974.646226                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                 51699                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data      2746243                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2746243                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data        42222                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        42222                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  44165737000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  44165737000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data      2788465                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2788465                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.015142                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015142                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 1046036.118611                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 1046036.118611                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        42222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        42222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data         1605                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total         1605                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  44123515000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  44123515000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data   3261343500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total   3261343500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.015142                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015142                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 1045036.118611                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 1045036.118611                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 2031989.719626                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 2031989.719626                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      2184473                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2184473                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        12778                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12778                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  14355232500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14355232500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      2197251                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2197251                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005815                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005815                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 1123433.440288                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 1123433.440288                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        12778                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        12778                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          939                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          939                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  14342454500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14342454500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005815                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005815                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 1122433.440288                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 1122433.440288                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data           85                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           85                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data          217                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          217                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data          302                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          302                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.718543                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.718543                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data          217                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          217                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    338244000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    338244000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.718543                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.718543                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 1558728.110599                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 1558728.110599                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.switch_cpus1.data        28821                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total        28821                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.switch_cpus1.data         2648                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total         2648                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.switch_cpus1.data        31469                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total        31469                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.switch_cpus1.data     0.084146                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.084146                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.switch_cpus1.data         2648                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total         2648                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus1.data   1112371000                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total   1112371000                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus1.data     0.084146                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.084146                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus1.data 420079.682779                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total 420079.682779                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.WriteLineReq_hits::.switch_cpus1.data          382                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total          382                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.switch_cpus1.data         4983                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         4983                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_miss_latency::.switch_cpus1.data   8014855000                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_miss_latency::total   8014855000                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_accesses::.switch_cpus1.data         5365                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         5365                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.switch_cpus1.data     0.928798                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.928798                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_miss_latency::.switch_cpus1.data 1608439.694963                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 1608439.694963                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_mshr_misses::.switch_cpus1.data         4983                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_misses::total         4983                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus1.data   8009872000                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total   8009872000                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus1.data     0.928798                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.928798                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus1.data 1607439.694963                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 1607439.694963                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        32514                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        32514                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         2730                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2730                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data   1271251500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1271251500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        35244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.077460                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.077460                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 465659.890110                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 465659.890110                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data         2559                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2559                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          171                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          171                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    171749500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    171749500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.004852                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004852                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 1004383.040936                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 1004383.040936                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        35138                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        35138                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           38                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     22205500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     22205500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        35176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.001080                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001080                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 584355.263158                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 584355.263158                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           38                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           38                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     22167500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22167500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.001080                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001080                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 583355.263158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 583355.263158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_miss_latency::.switch_cpus1.data    314919500                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_miss_latency::total    314919500                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus1.data          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_mshr_misses::.switch_cpus1.data        13760                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_misses::total        13760                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus1.data    322738480                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::total    322738480                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus1.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 23454.831395                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::total 23454.831395                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          433.788138                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5096005                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            58476                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            87.146949                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1051246497500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   433.788138                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.423621                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.423621                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          777                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         10272540                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        10272540                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.dtb.walker             2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker             3                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst       121295                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data        25748                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.dtb.walker         5342                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.itb.walker        23938                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       345434                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data        37905                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.dtb.walker         5013                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.itb.walker       102263                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       446371                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        49310                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.dtb.walker        13260                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.itb.walker       122280                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1298171                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            6                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker            3                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst       121295                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data        25748                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.dtb.walker         5342                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.itb.walker        23938                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       345434                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data        37905                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.dtb.walker         5013                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.itb.walker       102263                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       446371                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        49310                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.dtb.walker        13260                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.itb.walker       122280                       # number of overall hits
system.l2.overall_hits::total                 1298171                       # number of overall hits
system.l2.demand_misses::.cpu0.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         4828                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data        41435                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.itb.walker           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         4554                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         8962                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.itb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         6222                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data         8727                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.dtb.walker           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.itb.walker           52                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74977                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst                5                       # number of overall misses
system.l2.overall_misses::.cpu0.data                2                       # number of overall misses
system.l2.overall_misses::.cpu0.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::.cpu0.itb.walker            6                       # number of overall misses
system.l2.overall_misses::.cpu1.inst                1                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         4828                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data        41435                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.itb.walker           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         4554                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         8962                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.itb.walker            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         6222                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data         8727                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.dtb.walker           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.itb.walker           52                       # number of overall misses
system.l2.overall_misses::total                 74977                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst   9962078497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  85704271000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.dtb.walker     76600500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.itb.walker     78998000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   9397948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  18485934500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.dtb.walker     76394000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.itb.walker     18814500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst  12835316000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  18005515499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.dtb.walker    114172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.itb.walker    108111500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     154864154496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst   9962078497                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  85704271000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.dtb.walker     76600500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.itb.walker     78998000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   9397948000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  18485934500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.dtb.walker     76394000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.itb.walker     18814500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst  12835316000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  18005515499                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.dtb.walker    114172500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.itb.walker    108111500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    154864154496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst               5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst       126123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        67183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.dtb.walker         5379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.itb.walker        23976                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       349988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data        46867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.dtb.walker         5050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.itb.walker       102272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       452593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        58037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.dtb.walker        13315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.itb.walker       122332                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1373148                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst              5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst       126123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        67183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.dtb.walker         5379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.itb.walker        23976                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       349988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data        46867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.dtb.walker         5050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.itb.walker       102272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       452593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        58037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.dtb.walker        13315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.itb.walker       122332                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1373148                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.038280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.616748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.dtb.walker     0.006879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.itb.walker     0.001585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.013012                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.191222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.dtb.walker     0.007327                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.itb.walker     0.000088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.013747                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.150370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.dtb.walker     0.004131                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.itb.walker     0.000425                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054602                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.038280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.616748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.dtb.walker     0.006879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.itb.walker     0.001585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.013012                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.191222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.dtb.walker     0.007327                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.itb.walker     0.000088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.013747                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.150370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.dtb.walker     0.004131                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.itb.walker     0.000425                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054602                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 2063396.540389                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 2068402.823700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.dtb.walker 2070283.783784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.itb.walker 2078894.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 2063668.862538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 2062701.908056                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.dtb.walker 2064702.702703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.itb.walker      2090500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 2062892.317583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 2063196.459150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.dtb.walker 2075863.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.itb.walker 2079067.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 2065488.809848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 2063396.540389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 2068402.823700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.dtb.walker 2070283.783784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.itb.walker 2078894.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 2063668.862538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 2062701.908056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.dtb.walker 2064702.702703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.itb.walker      2090500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 2062892.317583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 2063196.459150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.dtb.walker 2075863.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.itb.walker 2079067.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 2065488.809848                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26710                       # number of writebacks
system.l2.writebacks::total                     26710                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.itb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 222                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.itb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                222                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst         4809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data        41433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.dtb.walker           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.itb.walker           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst         4481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         8944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.dtb.walker           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.itb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         6135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data         8721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.dtb.walker           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.itb.walker           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74734                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         4809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data        41433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.dtb.walker           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.itb.walker           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst         4481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         8944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.dtb.walker           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.itb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         6135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data         8721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.dtb.walker           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.itb.walker           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74734                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         2796                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         2544                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         3995                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9335                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst   5116107997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  44267746000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.dtb.walker     39600500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.itb.walker     38650500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   4767138000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data   9504163000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.dtb.walker     33023500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.itb.walker      4268500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst   6524575000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   9272122000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.dtb.walker     58109500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.itb.walker     52915000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  79678419497                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst   5116107997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  44267746000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.dtb.walker     39600500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.itb.walker     38650500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   4767138000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data   9504163000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.dtb.walker     33023500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.itb.walker      4268500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst   6524575000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   9272122000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.dtb.walker     58109500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.itb.walker     52915000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  79678419497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data   1826476500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data   1652316000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data   2375414500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   5854207000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.038129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.616719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.dtb.walker     0.006879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.itb.walker     0.001502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.012803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.190838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.dtb.walker     0.006139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.itb.walker     0.000039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.013555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.150266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.dtb.walker     0.004056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.itb.walker     0.000401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054425                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.038129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.616719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.dtb.walker     0.006879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.itb.walker     0.001502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.012803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.190838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.dtb.walker     0.006139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.itb.walker     0.000039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.013555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.150266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.dtb.walker     0.004056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.itb.walker     0.000401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054425                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 1063861.093159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 1068417.589844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 1070283.783784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.itb.walker      1073625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 1063855.835751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 1062630.031306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 1065274.193548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.itb.walker      1067125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 1063500.407498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 1063194.817108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 1076101.851852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.itb.walker 1079897.959184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 1066160.241617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 1063861.093159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 1068417.589844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 1070283.783784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.itb.walker      1073625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 1063855.835751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 1062630.031306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 1065274.193548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.itb.walker      1067125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 1063500.407498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 1063194.817108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 1076101.851852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.itb.walker 1079897.959184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 1066160.241617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 653246.244635                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 649495.283019                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 594596.871089                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 627124.477772                       # average overall mshr uncacheable latency
system.l2.replacements                          54683                       # number of replacements
system.l2.ReadReq_hits::.cpu0.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu0.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu2.itb.walker            3                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus0.dtb.walker         5342                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus0.itb.walker        23938                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus1.dtb.walker         5013                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus1.itb.walker       102263                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus2.dtb.walker        13260                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus2.itb.walker       122280                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  272107                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu0.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu0.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu1.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus0.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus0.itb.walker           38                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus1.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus1.itb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus2.dtb.walker           55                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus2.itb.walker           52                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   241                       # number of ReadReq misses
system.l2.ReadReq_miss_latency::.switch_cpus0.dtb.walker     76600500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus0.itb.walker     78998000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus1.dtb.walker     76394000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus1.itb.walker     18814500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus2.dtb.walker    114172500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus2.itb.walker    108111500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       473091000                       # number of ReadReq miss cycles
system.l2.ReadReq_accesses::.cpu0.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu0.itb.walker           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu1.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu2.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus0.dtb.walker         5379                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus0.itb.walker        23976                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus1.dtb.walker         5050                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus1.itb.walker       102272                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus2.dtb.walker        13315                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus2.itb.walker       122332                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              272348                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu1.itb.walker            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus0.dtb.walker     0.006879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus0.itb.walker     0.001585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus1.dtb.walker     0.007327                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus1.itb.walker     0.000088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus2.dtb.walker     0.004131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus2.itb.walker     0.000425                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000885                       # miss rate for ReadReq accesses
system.l2.ReadReq_avg_miss_latency::.switch_cpus0.dtb.walker 2070283.783784                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus0.itb.walker 2078894.736842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus1.dtb.walker 2064702.702703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus1.itb.walker      2090500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus2.dtb.walker 2075863.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus2.itb.walker 2079067.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 1963033.195021                       # average ReadReq miss latency
system.l2.ReadReq_mshr_hits::.switch_cpus0.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus1.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus1.itb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus2.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus2.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_misses::.switch_cpus0.dtb.walker           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus0.itb.walker           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus1.dtb.walker           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus1.itb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus2.dtb.walker           54                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus2.itb.walker           49                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              211                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data         1642                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data         1605                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         2257                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5504                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_miss_latency::.switch_cpus0.dtb.walker     39600500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus0.itb.walker     38650500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus1.dtb.walker     33023500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus1.itb.walker      4268500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus2.dtb.walker     58109500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus2.itb.walker     52915000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    226567500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data   1826476500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data   1652316000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data   2375414500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   5854207000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::.switch_cpus0.dtb.walker     0.006879                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus0.itb.walker     0.001502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus1.dtb.walker     0.006139                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus1.itb.walker     0.000039                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus2.dtb.walker     0.004056                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus2.itb.walker     0.000401                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000775                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 1070283.783784                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus0.itb.walker      1073625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 1065274.193548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus1.itb.walker      1067125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 1076101.851852                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus2.itb.walker 1079897.959184                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 1073779.620853                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 1112348.660171                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 1029480.373832                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 1052465.440851                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 1063627.725291                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         1154                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          939                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         1738                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3831                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       103323                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           103323                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       103323                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       103323                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       484146                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           484146                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       484146                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       484146                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks          13266                       # number of WriteClean hits
system.l2.WriteClean_hits::total                13266                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks        13266                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total            13266                       # number of WriteClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         1148                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         1959                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         2240                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5347                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          271                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          607                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          511                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1389                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data    468110500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data   1097012000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data    827748500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   2392871000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         1419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         2566                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         2751                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6736                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.190980                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.236555                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.185751                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.206205                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data 1727345.018450                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data 1807268.533773                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 1619860.078278                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 1722729.301656                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          271                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          607                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          511                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1389                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data    273464500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data    612580500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data    515727000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1401772000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.190980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.236555                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.185751                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.206205                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 1009094.095941                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 1009193.574959                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 1009250.489237                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 1009195.104392                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data      4018000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data     14063500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data      6027500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     24109000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.466667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.214286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.352941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data      2009000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data 2009071.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 2009166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 2009083.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      2018000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      7063500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data      3027500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12109000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.466667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.214286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data      1009000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 1009071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 1009166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 1009083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         6125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         5501                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         8485                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20111                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        17795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         3272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         3661                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24728                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  36807678000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   6735687000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   7544767499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51088132499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        23920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         8773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        12146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             44839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.743938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.372962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.301416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.551484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 2068428.097780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 2058584.046455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 2060848.811527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 2066003.417138                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        17795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         3272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         3661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  19012678000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   3463687000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3883767000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26360132000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.743938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.372962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.301416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.551484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 1068428.097780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 1058584.046455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 1060848.675225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 1066003.396959                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu2.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst       121295                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       345434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       446371                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             913101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         4828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         4554                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         6222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst   9962078497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   9397948000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst  12835316000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  32195342497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst       126123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       349988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       452593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         928711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.038280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.013012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.013747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 2063396.540389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 2063668.862538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 2062892.317583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 2062481.902434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           179                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         4809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst         4481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         6135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15425                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst   5116107997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   4767138000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst   6524575000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16407820997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.038129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.012803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.013555                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016609                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 1063861.093159                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 1063855.835751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 1063500.407498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 1063716.110016                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data        19623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data        32404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        40825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92852                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus0.data        23640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data         5690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data         5066                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           34398                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  48896593000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  11750247500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  10460748000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  71107588500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus0.data        43263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data        38094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        45891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        127250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.546425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.149367                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.110392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.270318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 2068383.798646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 2065069.859402                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 2064893.012238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 2067201.247166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data        23638                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data         5672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data         5060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        34370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  25255068000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   6040476000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   5388355000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36683899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.546379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.148895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.110261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.270098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 1068409.679330                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 1064964.033850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 1064892.292490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 1067323.217923                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus0.data         2501                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus1.data         1701                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus2.data         1326                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5528                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus0.data         6165                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus1.data         3136                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus2.data         5154                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           14455                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus0.data    972498000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.switch_cpus1.data    393715000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.switch_cpus2.data    894098500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total   2260311500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus0.data         8666                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus1.data         4837                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus2.data         6480                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19983                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus0.data     0.711401                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus1.data     0.648336                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus2.data     0.795370                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.723365                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus0.data 157745.012165                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus1.data 125546.875000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus2.data 173476.620101                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 156368.834313                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.switch_cpus0.data         6165                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus1.data         3136                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus2.data         5154                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        14455                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus0.data   6219894500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus1.data   3164138000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus2.data   5199687000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  14583719500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus0.data     0.711401                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus1.data     0.648336                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus2.data     0.795370                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.723365                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus0.data 1008904.217356                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus1.data 1008972.576531                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus2.data 1008864.377183                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 1008904.842615                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29779.876965                       # Cycle average of tags in use
system.l2.tags.total_refs                     2047432                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93807                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.826004                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1051223025000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4668.425837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.563980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.062314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker     0.563328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker     1.214972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker     3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst  2265.093840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 13754.274033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.dtb.walker    25.403205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.itb.walker    31.743344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst  1981.733937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  2769.539864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.dtb.walker    15.821342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.itb.walker     3.008637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  2035.063501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  2181.273339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.dtb.walker    23.930767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.itb.walker    17.160725                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.142469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.069125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.419747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.dtb.walker     0.000775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.itb.walker     0.000969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.060478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.084520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.dtb.walker     0.000483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.itb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.062105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.066567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.dtb.walker     0.000730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.itb.walker     0.000524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.908810                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           134                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30864                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.004089                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.986847                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16585703                       # Number of tag accesses
system.l2.tags.data_accesses                 16585703                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       307776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data      2486720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.dtb.walker         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.itb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst       286784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data       546880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.dtb.walker         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       392640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data       539328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.dtb.walker         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.itb.walker         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4574976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       307776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst       286784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       392640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        987584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2869120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2869120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         4809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data        38855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.dtb.walker           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.itb.walker           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst         4481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         8545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.dtb.walker           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         6135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data         8427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.dtb.walker           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.itb.walker           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               71484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44830                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44830                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst              294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data              118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dtb.walker          236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.itb.walker          353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst               59                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker          177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       283141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      2287680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.dtb.walker         2178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.itb.walker         2120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       263829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data       503107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.dtb.walker         1825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.itb.walker          236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       361213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data       496160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.dtb.walker         3179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.itb.walker         2885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4208790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst          294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst           59                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       283141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       263829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       361213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           908537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2639472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2639472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2639472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst             294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data             118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker          236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.itb.walker          353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst              59                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker          177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       283141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      2287680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.dtb.walker         2178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.itb.walker         2120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       263829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data       503107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.dtb.walker         1825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.itb.walker          236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       361213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data       496160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.dtb.walker         3179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.itb.walker         2885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6848262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      4809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     38659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.dtb.walker::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.itb.walker::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      4481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      8545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.dtb.walker::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.itb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      6135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples      8422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.dtb.walker::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.itb.walker::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.560981465750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1796                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1796                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              453761                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43508                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       71463                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44830                       # Number of write requests accepted
system.mem_ctrls.readBursts                     71463                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44830                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    201                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2009                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1256525750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  356310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2592688250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17632.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36382.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    23215                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34023                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 71463                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44830                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   71039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     16                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        58821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.276534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.587214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   154.185113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34061     57.91%     57.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20700     35.19%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1628      2.77%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          522      0.89%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          299      0.51%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          226      0.38%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          118      0.20%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          167      0.28%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1100      1.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        58821                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.657572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    277.359098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1793     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.11%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1796                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.943764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.934759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     17.279665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1415     78.79%     78.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            33      1.84%     80.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            19      1.06%     81.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             3      0.17%     81.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           104      5.79%     87.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            16      0.89%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             9      0.50%     89.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             8      0.45%     89.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             7      0.39%     89.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.22%     90.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.11%     90.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            12      0.67%     90.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            80      4.45%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            27      1.50%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            21      1.17%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            17      0.95%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.39%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.06%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.11%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.11%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            3      0.17%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.06%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1796                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4560768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2867136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4573632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2869120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1087001099000                       # Total gap between requests
system.mem_ctrls.avgGap                    9347089.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       307776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data      2474176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.dtb.walker         2368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.itb.walker         2304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst       286784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data       546880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.dtb.walker         1984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.itb.walker          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       392640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data       539008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.dtb.walker         3456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.itb.walker         3136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2867136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 283141.251524239546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 2276140.079574875534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.dtb.walker 2178.462529922409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.itb.walker 2119.585164248830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 263829.475583305757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 503107.089680729259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.dtb.walker 1825.198335880937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.itb.walker 235.509462694314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 361212.638407404826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 495865.173702879110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.dtb.walker 3179.377746373245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.itb.walker 2884.990918005352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2637647.104810648598                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         4809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data        38855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.dtb.walker           37                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.itb.walker           36                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst         4481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         8545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.dtb.walker           31                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.itb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         6135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data         8427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.dtb.walker           54                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.itb.walker           49                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44830                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    158035750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data   1499952000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.dtb.walker      1445750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.itb.walker      1535500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    147186000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data    291871750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.dtb.walker      1056750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.itb.walker       143750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    199377500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data    287265500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.dtb.walker      2426750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.itb.walker      2391250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24167993619750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     32862.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     38603.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.dtb.walker     39074.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.itb.walker     42652.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     32846.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     34157.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.dtb.walker     34088.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.itb.walker     35937.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32498.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     34088.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.dtb.walker     44939.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.itb.walker     48801.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 539103136.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            208402320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            110760870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           252548940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          117883260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     85806817200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54733885200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     371316729600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       512547027390                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        471.522168                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 964765433248                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36297300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85942411752                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            211593900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            112464825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           256261740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          115967520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     85806817200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      55641811980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     370551770400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       512696687565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        471.659849                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 962765306250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36297300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  87942538750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2138228179500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2059                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2059                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19970                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19970                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         6968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side        36746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total        36746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   44058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         3886                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4230                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side      1166184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total      1166184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1170414                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               306500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18802000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5478000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             6196000                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy            94711312                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
