# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Clock60.srcs/sources_1/new/Clock60.sv" \
"../../../../Clock60.srcs/sources_1/new/_74LS161.sv" \
"../../../../Clock60.srcs/sim_1/new/Clock60_Sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
