{"vcs1":{"timestamp_begin":1758866949.650368183, "rt":0.76, "ut":0.28, "st":0.13}}
{"vcselab":{"timestamp_begin":1758866950.464149910, "rt":0.54, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1758866951.046209964, "rt":0.18, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1758866949.343092890}
{"VCS_COMP_START_TIME": 1758866949.343092890}
{"VCS_COMP_END_TIME": 1758866952.024232556}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 367064}}
{"vcselab": {"peak_mem": 230040}}
