// Seed: 1853521599
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input tri id_2,
    output wor id_3,
    input wire id_4,
    input tri id_5,
    input tri1 id_6,
    output tri1 id_7
);
  tri1 id_9;
  wire id_10;
  assign id_9 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    input supply0 id_5
);
  supply0 id_7;
  assign id_7 = id_3;
  module_0(
      id_3, id_7, id_7, id_7, id_5, id_0, id_1, id_7
  );
endmodule
