<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="processor3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="processor_vhd.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="processor_vhd.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="processor_vhd.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="processor_vhd.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="processor_vhd.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="processor_vhd.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="processor_vhd.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="processor_vhd.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="processor_vhd.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="processor_vhd.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_vhd.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="processor_vhd.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="processor_vhd.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="processor_vhd.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="processor_vhd.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="processor_vhd.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="processor_vhd.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="processor_vhd.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="processor_vhd.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_vhd_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_vhd_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="processor_vhd_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processor_vhd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="processor_vhd_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="processor_vhd_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="processor_vhd_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="processor_vhd_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="processor_vhd_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_vhd_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_vhd_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="processor_vhd_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="processor_vhd_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_vhd_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_vhd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_vhd_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="processor_vhd_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="processor_vhd_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_vhd_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_vhd_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1303643780" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1303643780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303649700" xil_pn:in_ck="8280313067260226870" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1303649700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="processor_tb.vhd"/>
      <outfile xil_pn:name="processor_vhd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1303643780" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5512124257962483182" xil_pn:start_ts="1303643780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303643780" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1201563069988750938" xil_pn:start_ts="1303643780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303643780" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5349736491327002466" xil_pn:start_ts="1303643780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303649704" xil_pn:in_ck="8280313067260226870" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1303649704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="processor_tb.vhd"/>
      <outfile xil_pn:name="processor_vhd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1303649705" xil_pn:in_ck="8280313067260226870" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6206959296028324446" xil_pn:start_ts="1303649704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="processor_vhd_beh.prj"/>
      <outfile xil_pn:name="processor_vhd_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1303649706" xil_pn:in_ck="681090549517284884" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6704653291333266043" xil_pn:start_ts="1303649705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="processor_vhd_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1303631835" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1303631835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303631835" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6655486835257924262" xil_pn:start_ts="1303631835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303631835" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5349736491327002466" xil_pn:start_ts="1303631835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303631835" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1303631835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303631835" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5512124257962483182" xil_pn:start_ts="1303631835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303631835" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1303631835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303631835" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8515631464751484584" xil_pn:start_ts="1303631835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303649670" xil_pn:in_ck="-1775227449235321231" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8259311671081436754" xil_pn:start_ts="1303649657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="processor_vhd.lso"/>
      <outfile xil_pn:name="processor_vhd.ngc"/>
      <outfile xil_pn:name="processor_vhd.ngr"/>
      <outfile xil_pn:name="processor_vhd.prj"/>
      <outfile xil_pn:name="processor_vhd.stx"/>
      <outfile xil_pn:name="processor_vhd.syr"/>
      <outfile xil_pn:name="processor_vhd.xst"/>
      <outfile xil_pn:name="processor_vhd_beh.prj"/>
      <outfile xil_pn:name="processor_vhd_stx_beh.prj"/>
      <outfile xil_pn:name="processor_vhd_vhdl.prj"/>
      <outfile xil_pn:name="processor_vhd_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1303625465" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7165155305821385319" xil_pn:start_ts="1303625465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303649673" xil_pn:in_ck="-1775227449235329977" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1934529793838012868" xil_pn:start_ts="1303649670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="processor_vhd.bld"/>
      <outfile xil_pn:name="processor_vhd.ngd"/>
      <outfile xil_pn:name="processor_vhd_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1303649677" xil_pn:in_ck="-1775227449235329976" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-684010993939208968" xil_pn:start_ts="1303649673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="processor_vhd.pcf"/>
      <outfile xil_pn:name="processor_vhd_map.map"/>
      <outfile xil_pn:name="processor_vhd_map.mrp"/>
      <outfile xil_pn:name="processor_vhd_map.ncd"/>
      <outfile xil_pn:name="processor_vhd_map.ngm"/>
      <outfile xil_pn:name="processor_vhd_map.xrpt"/>
      <outfile xil_pn:name="processor_vhd_summary.xml"/>
      <outfile xil_pn:name="processor_vhd_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1303649699" xil_pn:in_ck="-7950922274969755807" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1303649677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="processor_vhd.ncd"/>
      <outfile xil_pn:name="processor_vhd.pad"/>
      <outfile xil_pn:name="processor_vhd.par"/>
      <outfile xil_pn:name="processor_vhd.ptwx"/>
      <outfile xil_pn:name="processor_vhd.unroutes"/>
      <outfile xil_pn:name="processor_vhd.xpi"/>
      <outfile xil_pn:name="processor_vhd_pad.csv"/>
      <outfile xil_pn:name="processor_vhd_pad.txt"/>
      <outfile xil_pn:name="processor_vhd_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1303649699" xil_pn:in_ck="-1775227449235330108" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1303649690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="processor_vhd.twr"/>
      <outfile xil_pn:name="processor_vhd.twx"/>
    </transform>
  </transforms>

</generated_project>
