0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v,1689921217,verilog,,C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v,,PC,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v,1689929709,verilog,,,,testbench,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v,1689929201,verilog,,C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v,,ROMLoop,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v,1689945443,verilog,,C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v,,TopTop,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v,1689931692,verilog,,C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v,,loop,,,,,,,,
