// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DCT_MAT_Multiply_Loop_LoadRow_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        B_dout,
        B_empty_n,
        B_read,
        p_read191,
        p_read192,
        p_read193,
        p_read195,
        p_read196,
        p_read197,
        p_read198,
        p_read199,
        p_read200,
        p_read201,
        p_read202,
        p_read203,
        p_read204,
        p_read205,
        p_read206,
        p_read207,
        p_read208,
        p_read209,
        p_read210,
        p_read211,
        p_read212,
        p_read213,
        p_read214,
        p_read216,
        p_read217,
        p_read218,
        p_read219,
        p_read223,
        p_read224,
        p_read225,
        p_read226,
        p_read227,
        p_read228,
        p_read231,
        p_read232,
        p_read234,
        p_read235,
        p_read236,
        p_read237,
        p_read238,
        p_read239,
        p_read240,
        p_read241,
        p_read243,
        p_read244,
        p_read245,
        p_read246,
        p_read247,
        p_read248,
        p_read249,
        p_read250,
        p_read251,
        p_read252,
        p_read253,
        A_1_1_out_din,
        A_1_1_out_full_n,
        A_1_1_out_write,
        A_3_4_out_din,
        A_3_4_out_full_n,
        A_3_4_out_write,
        A_6_2_out_din,
        A_6_2_out_full_n,
        A_6_2_out_write,
        A_1_6_out_din,
        A_1_6_out_full_n,
        A_1_6_out_write,
        A_4_4_out_din,
        A_4_4_out_full_n,
        A_4_4_out_write,
        A_3_7_out_din,
        A_3_7_out_full_n,
        A_3_7_out_write,
        A_3_6_out_din,
        A_3_6_out_full_n,
        A_3_6_out_write,
        A_3_0_out_din,
        A_3_0_out_full_n,
        A_3_0_out_write,
        A_6_3_out_din,
        A_6_3_out_full_n,
        A_6_3_out_write,
        A_0_5_out_din,
        A_0_5_out_full_n,
        A_0_5_out_write,
        A_6_0_out_din,
        A_6_0_out_full_n,
        A_6_0_out_write,
        A_2_3_out_din,
        A_2_3_out_full_n,
        A_2_3_out_write,
        A_2_7_out_din,
        A_2_7_out_full_n,
        A_2_7_out_write,
        A_5_2_out_din,
        A_5_2_out_full_n,
        A_5_2_out_write,
        A_4_5_out_din,
        A_4_5_out_full_n,
        A_4_5_out_write,
        A_1_7_out_din,
        A_1_7_out_full_n,
        A_1_7_out_write,
        A_3_1_out_din,
        A_3_1_out_full_n,
        A_3_1_out_write,
        A_5_0_out_din,
        A_5_0_out_full_n,
        A_5_0_out_write,
        A_7_3_out_din,
        A_7_3_out_full_n,
        A_7_3_out_write,
        A_7_6_out_din,
        A_7_6_out_full_n,
        A_7_6_out_write,
        A_6_7_out_din,
        A_6_7_out_full_n,
        A_6_7_out_write,
        A_7_0_out_din,
        A_7_0_out_full_n,
        A_7_0_out_write,
        A_6_4_out_din,
        A_6_4_out_full_n,
        A_6_4_out_write,
        A_2_4_out_din,
        A_2_4_out_full_n,
        A_2_4_out_write,
        A_4_6_out_din,
        A_4_6_out_full_n,
        A_4_6_out_write,
        A_2_2_out_din,
        A_2_2_out_full_n,
        A_2_2_out_write,
        A_5_3_out_din,
        A_5_3_out_full_n,
        A_5_3_out_write,
        A_2_5_out_din,
        A_2_5_out_full_n,
        A_2_5_out_write,
        A_0_6_out_din,
        A_0_6_out_full_n,
        A_0_6_out_write,
        A_7_5_out_din,
        A_7_5_out_full_n,
        A_7_5_out_write,
        A_0_4_out_din,
        A_0_4_out_full_n,
        A_0_4_out_write,
        A_0_0_out_din,
        A_0_0_out_full_n,
        A_0_0_out_write,
        A_7_7_out_din,
        A_7_7_out_full_n,
        A_7_7_out_write,
        A_1_0_out_din,
        A_1_0_out_full_n,
        A_1_0_out_write,
        A_4_2_out_din,
        A_4_2_out_full_n,
        A_4_2_out_write,
        A_3_5_out_din,
        A_3_5_out_full_n,
        A_3_5_out_write,
        A_1_3_out_din,
        A_1_3_out_full_n,
        A_1_3_out_write,
        A_6_1_out_din,
        A_6_1_out_full_n,
        A_6_1_out_write,
        A_1_2_out_din,
        A_1_2_out_full_n,
        A_1_2_out_write,
        A_5_5_out_din,
        A_5_5_out_full_n,
        A_5_5_out_write,
        A_6_6_out_din,
        A_6_6_out_full_n,
        A_6_6_out_write,
        A_5_7_out_din,
        A_5_7_out_full_n,
        A_5_7_out_write,
        A_0_7_out_din,
        A_0_7_out_full_n,
        A_0_7_out_write,
        A_3_3_out_din,
        A_3_3_out_full_n,
        A_3_3_out_write,
        A_0_1_out_din,
        A_0_1_out_full_n,
        A_0_1_out_write,
        A_5_6_out_din,
        A_5_6_out_full_n,
        A_5_6_out_write,
        A_1_4_out_din,
        A_1_4_out_full_n,
        A_1_4_out_write,
        A_7_1_out_din,
        A_7_1_out_full_n,
        A_7_1_out_write,
        A_2_6_out_din,
        A_2_6_out_full_n,
        A_2_6_out_write,
        A_5_4_out_din,
        A_5_4_out_full_n,
        A_5_4_out_write,
        A_4_1_out_din,
        A_4_1_out_full_n,
        A_4_1_out_write,
        A_7_4_out_din,
        A_7_4_out_full_n,
        A_7_4_out_write,
        A_4_0_out_din,
        A_4_0_out_full_n,
        A_4_0_out_write,
        A_2_0_out_din,
        A_2_0_out_full_n,
        A_2_0_out_write,
        A_5_1_out_din,
        A_5_1_out_full_n,
        A_5_1_out_write,
        A_4_3_out_din,
        A_4_3_out_full_n,
        A_4_3_out_write,
        A_4_7_out_din,
        A_4_7_out_full_n,
        A_4_7_out_write,
        A_7_2_out_din,
        A_7_2_out_full_n,
        A_7_2_out_write,
        A_0_3_out_din,
        A_0_3_out_full_n,
        A_0_3_out_write,
        A_2_1_out_din,
        A_2_1_out_full_n,
        A_2_1_out_write,
        A_6_5_out_din,
        A_6_5_out_full_n,
        A_6_5_out_write,
        A_3_2_out_din,
        A_3_2_out_full_n,
        A_3_2_out_write,
        A_0_2_out_din,
        A_0_2_out_full_n,
        A_0_2_out_write,
        A_1_5_out_din,
        A_1_5_out_full_n,
        A_1_5_out_write,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st4_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_3ED4DB31 = 32'b111110110101001101101100110001;
parameter    ap_const_lv32_3EB504F3 = 32'b111110101101010000010011110011;
parameter    ap_const_lv32_BE43EF15 = 32'b10111110010000111110111100010101;
parameter    ap_const_lv32_BDC7C5C2 = 32'b10111101110001111100010111000010;
parameter    ap_const_lv32_BEEC835F = 32'b10111110111011001000001101011111;
parameter    ap_const_lv32_BE8E39DA = 32'b10111110100011100011100111011010;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] B_dout;
input   B_empty_n;
output   B_read;
input  [31:0] p_read191;
input  [31:0] p_read192;
input  [31:0] p_read193;
input  [31:0] p_read195;
input  [31:0] p_read196;
input  [31:0] p_read197;
input  [31:0] p_read198;
input  [31:0] p_read199;
input  [31:0] p_read200;
input  [31:0] p_read201;
input  [31:0] p_read202;
input  [31:0] p_read203;
input  [31:0] p_read204;
input  [31:0] p_read205;
input  [31:0] p_read206;
input  [31:0] p_read207;
input  [31:0] p_read208;
input  [31:0] p_read209;
input  [31:0] p_read210;
input  [31:0] p_read211;
input  [31:0] p_read212;
input  [31:0] p_read213;
input  [31:0] p_read214;
input  [31:0] p_read216;
input  [31:0] p_read217;
input  [31:0] p_read218;
input  [31:0] p_read219;
input  [31:0] p_read223;
input  [31:0] p_read224;
input  [31:0] p_read225;
input  [31:0] p_read226;
input  [31:0] p_read227;
input  [31:0] p_read228;
input  [31:0] p_read231;
input  [31:0] p_read232;
input  [31:0] p_read234;
input  [31:0] p_read235;
input  [31:0] p_read236;
input  [31:0] p_read237;
input  [31:0] p_read238;
input  [31:0] p_read239;
input  [31:0] p_read240;
input  [31:0] p_read241;
input  [31:0] p_read243;
input  [31:0] p_read244;
input  [31:0] p_read245;
input  [31:0] p_read246;
input  [31:0] p_read247;
input  [31:0] p_read248;
input  [31:0] p_read249;
input  [31:0] p_read250;
input  [31:0] p_read251;
input  [31:0] p_read252;
input  [31:0] p_read253;
output  [31:0] A_1_1_out_din;
input   A_1_1_out_full_n;
output   A_1_1_out_write;
output  [31:0] A_3_4_out_din;
input   A_3_4_out_full_n;
output   A_3_4_out_write;
output  [31:0] A_6_2_out_din;
input   A_6_2_out_full_n;
output   A_6_2_out_write;
output  [31:0] A_1_6_out_din;
input   A_1_6_out_full_n;
output   A_1_6_out_write;
output  [31:0] A_4_4_out_din;
input   A_4_4_out_full_n;
output   A_4_4_out_write;
output  [31:0] A_3_7_out_din;
input   A_3_7_out_full_n;
output   A_3_7_out_write;
output  [31:0] A_3_6_out_din;
input   A_3_6_out_full_n;
output   A_3_6_out_write;
output  [31:0] A_3_0_out_din;
input   A_3_0_out_full_n;
output   A_3_0_out_write;
output  [31:0] A_6_3_out_din;
input   A_6_3_out_full_n;
output   A_6_3_out_write;
output  [31:0] A_0_5_out_din;
input   A_0_5_out_full_n;
output   A_0_5_out_write;
output  [31:0] A_6_0_out_din;
input   A_6_0_out_full_n;
output   A_6_0_out_write;
output  [31:0] A_2_3_out_din;
input   A_2_3_out_full_n;
output   A_2_3_out_write;
output  [31:0] A_2_7_out_din;
input   A_2_7_out_full_n;
output   A_2_7_out_write;
output  [31:0] A_5_2_out_din;
input   A_5_2_out_full_n;
output   A_5_2_out_write;
output  [31:0] A_4_5_out_din;
input   A_4_5_out_full_n;
output   A_4_5_out_write;
output  [31:0] A_1_7_out_din;
input   A_1_7_out_full_n;
output   A_1_7_out_write;
output  [31:0] A_3_1_out_din;
input   A_3_1_out_full_n;
output   A_3_1_out_write;
output  [31:0] A_5_0_out_din;
input   A_5_0_out_full_n;
output   A_5_0_out_write;
output  [31:0] A_7_3_out_din;
input   A_7_3_out_full_n;
output   A_7_3_out_write;
output  [31:0] A_7_6_out_din;
input   A_7_6_out_full_n;
output   A_7_6_out_write;
output  [31:0] A_6_7_out_din;
input   A_6_7_out_full_n;
output   A_6_7_out_write;
output  [31:0] A_7_0_out_din;
input   A_7_0_out_full_n;
output   A_7_0_out_write;
output  [31:0] A_6_4_out_din;
input   A_6_4_out_full_n;
output   A_6_4_out_write;
output  [31:0] A_2_4_out_din;
input   A_2_4_out_full_n;
output   A_2_4_out_write;
output  [31:0] A_4_6_out_din;
input   A_4_6_out_full_n;
output   A_4_6_out_write;
output  [31:0] A_2_2_out_din;
input   A_2_2_out_full_n;
output   A_2_2_out_write;
output  [31:0] A_5_3_out_din;
input   A_5_3_out_full_n;
output   A_5_3_out_write;
output  [31:0] A_2_5_out_din;
input   A_2_5_out_full_n;
output   A_2_5_out_write;
output  [31:0] A_0_6_out_din;
input   A_0_6_out_full_n;
output   A_0_6_out_write;
output  [31:0] A_7_5_out_din;
input   A_7_5_out_full_n;
output   A_7_5_out_write;
output  [31:0] A_0_4_out_din;
input   A_0_4_out_full_n;
output   A_0_4_out_write;
output  [31:0] A_0_0_out_din;
input   A_0_0_out_full_n;
output   A_0_0_out_write;
output  [31:0] A_7_7_out_din;
input   A_7_7_out_full_n;
output   A_7_7_out_write;
output  [31:0] A_1_0_out_din;
input   A_1_0_out_full_n;
output   A_1_0_out_write;
output  [31:0] A_4_2_out_din;
input   A_4_2_out_full_n;
output   A_4_2_out_write;
output  [31:0] A_3_5_out_din;
input   A_3_5_out_full_n;
output   A_3_5_out_write;
output  [31:0] A_1_3_out_din;
input   A_1_3_out_full_n;
output   A_1_3_out_write;
output  [31:0] A_6_1_out_din;
input   A_6_1_out_full_n;
output   A_6_1_out_write;
output  [31:0] A_1_2_out_din;
input   A_1_2_out_full_n;
output   A_1_2_out_write;
output  [31:0] A_5_5_out_din;
input   A_5_5_out_full_n;
output   A_5_5_out_write;
output  [31:0] A_6_6_out_din;
input   A_6_6_out_full_n;
output   A_6_6_out_write;
output  [31:0] A_5_7_out_din;
input   A_5_7_out_full_n;
output   A_5_7_out_write;
output  [31:0] A_0_7_out_din;
input   A_0_7_out_full_n;
output   A_0_7_out_write;
output  [31:0] A_3_3_out_din;
input   A_3_3_out_full_n;
output   A_3_3_out_write;
output  [31:0] A_0_1_out_din;
input   A_0_1_out_full_n;
output   A_0_1_out_write;
output  [31:0] A_5_6_out_din;
input   A_5_6_out_full_n;
output   A_5_6_out_write;
output  [31:0] A_1_4_out_din;
input   A_1_4_out_full_n;
output   A_1_4_out_write;
output  [31:0] A_7_1_out_din;
input   A_7_1_out_full_n;
output   A_7_1_out_write;
output  [31:0] A_2_6_out_din;
input   A_2_6_out_full_n;
output   A_2_6_out_write;
output  [31:0] A_5_4_out_din;
input   A_5_4_out_full_n;
output   A_5_4_out_write;
output  [31:0] A_4_1_out_din;
input   A_4_1_out_full_n;
output   A_4_1_out_write;
output  [31:0] A_7_4_out_din;
input   A_7_4_out_full_n;
output   A_7_4_out_write;
output  [31:0] A_4_0_out_din;
input   A_4_0_out_full_n;
output   A_4_0_out_write;
output  [31:0] A_2_0_out_din;
input   A_2_0_out_full_n;
output   A_2_0_out_write;
output  [31:0] A_5_1_out_din;
input   A_5_1_out_full_n;
output   A_5_1_out_write;
output  [31:0] A_4_3_out_din;
input   A_4_3_out_full_n;
output   A_4_3_out_write;
output  [31:0] A_4_7_out_din;
input   A_4_7_out_full_n;
output   A_4_7_out_write;
output  [31:0] A_7_2_out_din;
input   A_7_2_out_full_n;
output   A_7_2_out_write;
output  [31:0] A_0_3_out_din;
input   A_0_3_out_full_n;
output   A_0_3_out_write;
output  [31:0] A_2_1_out_din;
input   A_2_1_out_full_n;
output   A_2_1_out_write;
output  [31:0] A_6_5_out_din;
input   A_6_5_out_full_n;
output   A_6_5_out_write;
output  [31:0] A_3_2_out_din;
input   A_3_2_out_full_n;
output   A_3_2_out_write;
output  [31:0] A_0_2_out_din;
input   A_0_2_out_full_n;
output   A_0_2_out_write;
output  [31:0] A_1_5_out_din;
input   A_1_5_out_full_n;
output   A_1_5_out_write;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;
output  [31:0] ap_return_32;
output  [31:0] ap_return_33;
output  [31:0] ap_return_34;
output  [31:0] ap_return_35;
output  [31:0] ap_return_36;
output  [31:0] ap_return_37;
output  [31:0] ap_return_38;
output  [31:0] ap_return_39;
output  [31:0] ap_return_40;
output  [31:0] ap_return_41;
output  [31:0] ap_return_42;
output  [31:0] ap_return_43;
output  [31:0] ap_return_44;
output  [31:0] ap_return_45;
output  [31:0] ap_return_46;
output  [31:0] ap_return_47;
output  [31:0] ap_return_48;
output  [31:0] ap_return_49;
output  [31:0] ap_return_50;
output  [31:0] ap_return_51;
output  [31:0] ap_return_52;
output  [31:0] ap_return_53;
output  [31:0] ap_return_54;
output  [31:0] ap_return_55;
output  [31:0] ap_return_56;
output  [31:0] ap_return_57;
output  [31:0] ap_return_58;
output  [31:0] ap_return_59;
output  [31:0] ap_return_60;
output  [31:0] ap_return_61;
output  [31:0] ap_return_62;
output  [31:0] ap_return_63;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg B_read;
reg A_1_1_out_write;
reg A_3_4_out_write;
reg A_6_2_out_write;
reg A_1_6_out_write;
reg A_4_4_out_write;
reg A_3_7_out_write;
reg A_3_6_out_write;
reg A_3_0_out_write;
reg A_6_3_out_write;
reg A_0_5_out_write;
reg A_6_0_out_write;
reg A_2_3_out_write;
reg A_2_7_out_write;
reg A_5_2_out_write;
reg A_4_5_out_write;
reg A_1_7_out_write;
reg A_3_1_out_write;
reg A_5_0_out_write;
reg A_7_3_out_write;
reg A_7_6_out_write;
reg A_6_7_out_write;
reg A_7_0_out_write;
reg A_6_4_out_write;
reg A_2_4_out_write;
reg A_4_6_out_write;
reg A_2_2_out_write;
reg A_5_3_out_write;
reg A_2_5_out_write;
reg A_0_6_out_write;
reg A_7_5_out_write;
reg A_0_4_out_write;
reg A_0_0_out_write;
reg A_7_7_out_write;
reg A_1_0_out_write;
reg A_4_2_out_write;
reg A_3_5_out_write;
reg A_1_3_out_write;
reg A_6_1_out_write;
reg A_1_2_out_write;
reg A_5_5_out_write;
reg A_6_6_out_write;
reg A_5_7_out_write;
reg A_0_7_out_write;
reg A_3_3_out_write;
reg A_0_1_out_write;
reg A_5_6_out_write;
reg A_1_4_out_write;
reg A_7_1_out_write;
reg A_2_6_out_write;
reg A_5_4_out_write;
reg A_4_1_out_write;
reg A_7_4_out_write;
reg A_4_0_out_write;
reg A_2_0_out_write;
reg A_5_1_out_write;
reg A_4_3_out_write;
reg A_4_7_out_write;
reg A_7_2_out_write;
reg A_0_3_out_write;
reg A_2_1_out_write;
reg A_6_5_out_write;
reg A_3_2_out_write;
reg A_0_2_out_write;
reg A_1_5_out_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [6:0] indvar_flatten_reg_1412;
reg   [3:0] i_0_i_i_i_i_reg_1423;
reg   [31:0] B_cached_1_1_1_reg_1434;
reg   [31:0] B_cached_1_2_1_reg_1446;
reg   [31:0] B_cached_1_3_1_reg_1458;
reg   [31:0] B_cached_1_0_1_reg_1470;
reg   [31:0] B_cached_1_4_1_reg_1482;
reg   [31:0] B_cached_1_5_1_reg_1494;
reg   [31:0] B_cached_0_7_1_reg_1506;
reg   [31:0] B_cached_1_6_1_reg_1518;
reg   [31:0] B_cached_1_7_1_reg_1530;
reg   [31:0] B_cached_0_6_1_reg_1542;
reg   [31:0] B_cached_2_0_1_reg_1554;
reg   [31:0] B_cached_2_1_1_reg_1566;
reg   [31:0] B_cached_0_5_1_reg_1578;
reg   [31:0] B_cached_2_2_1_reg_1590;
reg   [31:0] B_cached_2_3_1_reg_1602;
reg   [31:0] B_cached_0_4_1_reg_1614;
reg   [31:0] B_cached_2_4_1_reg_1626;
reg   [31:0] B_cached_2_5_1_reg_1638;
reg   [31:0] B_cached_0_3_1_reg_1650;
reg   [31:0] B_cached_2_6_1_reg_1662;
reg   [31:0] B_cached_2_7_1_reg_1674;
reg   [31:0] B_cached_0_2_1_reg_1686;
reg   [31:0] B_cached_3_0_1_reg_1698;
reg   [31:0] B_cached_3_1_1_reg_1710;
reg   [31:0] B_cached_0_1_1_reg_1722;
reg   [31:0] B_cached_3_2_1_reg_1734;
reg   [31:0] B_cached_3_3_1_reg_1746;
reg   [31:0] B_cached_0_0_1_reg_1758;
reg   [31:0] B_cached_3_4_1_reg_1770;
reg   [31:0] B_cached_3_5_1_reg_1782;
reg   [31:0] B_cached_5_1_1_reg_1794;
reg   [31:0] B_cached_5_2_1_reg_1806;
reg   [31:0] B_cached_5_0_1_reg_1818;
reg   [31:0] B_cached_5_3_1_reg_1830;
reg   [31:0] B_cached_5_4_1_reg_1842;
reg   [31:0] B_cached_4_7_1_reg_1854;
reg   [31:0] B_cached_5_5_1_reg_1866;
reg   [31:0] B_cached_5_6_1_reg_1878;
reg   [31:0] B_cached_4_6_1_reg_1890;
reg   [31:0] B_cached_5_7_1_reg_1902;
reg   [31:0] B_cached_6_0_1_reg_1914;
reg   [31:0] B_cached_4_5_1_reg_1926;
reg   [31:0] B_cached_6_1_1_reg_1938;
reg   [31:0] B_cached_6_2_1_reg_1950;
reg   [31:0] B_cached_4_4_1_reg_1962;
reg   [31:0] B_cached_6_3_1_reg_1974;
reg   [31:0] B_cached_6_4_1_reg_1986;
reg   [31:0] B_cached_4_3_1_reg_1998;
reg   [31:0] B_cached_6_5_1_reg_2010;
reg   [31:0] B_cached_6_6_1_reg_2022;
reg   [31:0] B_cached_4_2_1_reg_2034;
reg   [31:0] B_cached_6_7_1_reg_2046;
reg   [31:0] B_cached_7_0_1_reg_2058;
reg   [31:0] B_cached_4_1_1_reg_2070;
reg   [31:0] B_cached_7_1_1_reg_2082;
reg   [31:0] B_cached_7_2_1_reg_2094;
reg   [31:0] B_cached_4_0_1_reg_2106;
reg   [31:0] B_cached_7_3_1_reg_2118;
reg   [31:0] B_cached_7_4_1_reg_2130;
reg   [31:0] B_cached_3_7_1_reg_2142;
reg   [31:0] B_cached_7_5_1_reg_2154;
reg   [31:0] B_cached_7_6_1_reg_2166;
reg   [31:0] B_cached_3_6_1_reg_2178;
reg   [31:0] B_cached_7_7_1_reg_2190;
reg   [3:0] j_0_i_i_i_i_reg_2202;
wire   [0:0] exitcond_flatten_fu_14950_p2;
reg   [0:0] exitcond_flatten_reg_15388;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_677;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_sig_bdd_685;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [6:0] indvar_flatten_next_fu_14956_p2;
wire   [3:0] i_0_i_i_i_i_mid2_fu_14982_p3;
wire   [3:0] j_fu_14998_p2;
reg    ap_sig_bdd_833;
reg   [31:0] B_cached_1_1_2_phi_fu_2217_p128;
reg   [31:0] B_cached_1_2_2_phi_fu_2416_p128;
reg   [31:0] B_cached_1_3_2_phi_fu_2615_p128;
reg   [31:0] B_cached_1_0_2_phi_fu_2814_p128;
reg   [31:0] B_cached_1_4_2_phi_fu_3013_p128;
reg   [31:0] B_cached_1_5_2_phi_fu_3212_p128;
reg   [31:0] B_cached_0_7_2_phi_fu_3411_p128;
reg   [31:0] B_cached_1_6_2_phi_fu_3610_p128;
reg   [31:0] B_cached_1_7_2_phi_fu_3809_p128;
reg   [31:0] B_cached_0_6_2_phi_fu_4008_p128;
reg   [31:0] B_cached_2_0_2_phi_fu_4207_p128;
reg   [31:0] B_cached_2_1_2_phi_fu_4406_p128;
reg   [31:0] B_cached_0_5_2_phi_fu_4605_p128;
reg   [31:0] B_cached_2_2_2_phi_fu_4804_p128;
reg   [31:0] B_cached_2_3_2_phi_fu_5003_p128;
reg   [31:0] B_cached_0_4_2_phi_fu_5202_p128;
reg   [31:0] B_cached_2_4_2_phi_fu_5401_p128;
reg   [31:0] B_cached_2_5_2_phi_fu_5600_p128;
reg   [31:0] B_cached_0_3_2_phi_fu_5799_p128;
reg   [31:0] B_cached_2_6_2_phi_fu_5998_p128;
reg   [31:0] B_cached_2_7_2_phi_fu_6197_p128;
reg   [31:0] B_cached_0_2_2_phi_fu_6396_p128;
reg   [31:0] B_cached_3_0_2_phi_fu_6595_p128;
reg   [31:0] B_cached_3_1_2_phi_fu_6794_p128;
reg   [31:0] B_cached_0_1_2_phi_fu_6993_p128;
reg   [31:0] B_cached_3_2_2_phi_fu_7192_p128;
reg   [31:0] B_cached_3_3_2_phi_fu_7391_p128;
reg   [31:0] B_cached_0_0_2_phi_fu_7590_p128;
reg   [31:0] B_cached_3_4_2_phi_fu_7789_p128;
reg   [31:0] B_cached_3_5_2_phi_fu_7988_p128;
reg   [31:0] B_cached_5_1_2_phi_fu_8187_p128;
reg   [31:0] B_cached_5_2_2_phi_fu_8386_p128;
reg   [31:0] B_cached_5_0_2_phi_fu_8585_p128;
reg   [31:0] B_cached_5_3_2_phi_fu_8784_p128;
reg   [31:0] B_cached_5_4_2_phi_fu_8983_p128;
reg   [31:0] B_cached_4_7_2_phi_fu_9182_p128;
reg   [31:0] B_cached_5_5_2_phi_fu_9381_p128;
reg   [31:0] B_cached_5_6_2_phi_fu_9580_p128;
reg   [31:0] B_cached_4_6_2_phi_fu_9779_p128;
reg   [31:0] B_cached_5_7_2_phi_fu_9978_p128;
reg   [31:0] B_cached_6_0_2_phi_fu_10177_p128;
reg   [31:0] B_cached_4_5_2_phi_fu_10376_p128;
reg   [31:0] B_cached_6_1_2_phi_fu_10575_p128;
reg   [31:0] B_cached_6_2_2_phi_fu_10774_p128;
reg   [31:0] B_cached_4_4_2_phi_fu_10973_p128;
reg   [31:0] B_cached_6_3_2_phi_fu_11172_p128;
reg   [31:0] B_cached_6_4_2_phi_fu_11371_p128;
reg   [31:0] B_cached_4_3_2_phi_fu_11570_p128;
reg   [31:0] B_cached_6_5_2_phi_fu_11769_p128;
reg   [31:0] B_cached_6_6_2_phi_fu_11968_p128;
reg   [31:0] B_cached_4_2_2_phi_fu_12167_p128;
reg   [31:0] B_cached_6_7_2_phi_fu_12366_p128;
reg   [31:0] B_cached_7_0_2_phi_fu_12565_p128;
reg   [31:0] B_cached_4_1_2_phi_fu_12764_p128;
reg   [31:0] B_cached_7_1_2_phi_fu_12963_p128;
reg   [31:0] B_cached_7_2_2_phi_fu_13162_p128;
reg   [31:0] B_cached_4_0_2_phi_fu_13361_p128;
reg   [31:0] B_cached_7_3_2_phi_fu_13560_p128;
reg   [31:0] B_cached_7_4_2_phi_fu_13759_p128;
reg   [31:0] B_cached_3_7_2_phi_fu_13958_p128;
reg   [31:0] B_cached_7_5_2_phi_fu_14157_p128;
reg   [31:0] B_cached_7_6_2_phi_fu_14356_p128;
reg   [31:0] B_cached_3_6_2_phi_fu_14555_p128;
reg   [31:0] B_cached_7_7_2_phi_fu_14754_p128;
wire   [31:0] ap_reg_phiprechg_B_cached_1_1_2_reg_2213pp0_it1;
wire   [2:0] tmp_fu_14990_p1;
wire   [2:0] tmp_20_fu_14994_p1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_2_2_reg_2412pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_3_2_reg_2611pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_0_2_reg_2810pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_4_2_reg_3009pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_5_2_reg_3208pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_7_2_reg_3407pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_6_2_reg_3606pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_1_7_2_reg_3805pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_6_2_reg_4004pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_0_2_reg_4203pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_1_2_reg_4402pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_5_2_reg_4601pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_2_2_reg_4800pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_3_2_reg_4999pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_4_2_reg_5198pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_4_2_reg_5397pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_5_2_reg_5596pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_3_2_reg_5795pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_6_2_reg_5994pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_2_7_2_reg_6193pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_2_2_reg_6392pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_0_2_reg_6591pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_1_2_reg_6790pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_1_2_reg_6989pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_2_2_reg_7188pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_3_2_reg_7387pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_0_0_2_reg_7586pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_4_2_reg_7785pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_5_2_reg_7984pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_1_2_reg_8183pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_2_2_reg_8382pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_0_2_reg_8581pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_3_2_reg_8780pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_4_2_reg_8979pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_7_2_reg_9178pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_5_2_reg_9377pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_6_2_reg_9576pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_6_2_reg_9775pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_5_7_2_reg_9974pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_0_2_reg_10173pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_5_2_reg_10372pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_1_2_reg_10571pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_2_2_reg_10770pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_4_2_reg_10969pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_3_2_reg_11168pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_4_2_reg_11367pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_3_2_reg_11566pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_5_2_reg_11765pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_6_2_reg_11964pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_2_2_reg_12163pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_6_7_2_reg_12362pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_0_2_reg_12561pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_1_2_reg_12760pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_1_2_reg_12959pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_2_2_reg_13158pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_4_0_2_reg_13357pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_3_2_reg_13556pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_4_2_reg_13755pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_7_2_reg_13954pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_5_2_reg_14153pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_6_2_reg_14352pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_3_6_2_reg_14551pp0_it1;
wire   [31:0] ap_reg_phiprechg_B_cached_7_7_2_reg_14750pp0_it1;
wire   [0:0] exitcond3_i_i_i_i4_fu_14962_p2;
wire   [3:0] i2_fu_14976_p2;
wire   [3:0] j_0_i_i_i_i_mid2_fu_14968_p3;
reg    ap_sig_cseq_ST_st4_fsm_2;
reg    ap_sig_bdd_5712;
reg   [2:0] ap_NS_fsm;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_685 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_14950_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_685 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_685 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        i_0_i_i_i_i_reg_1423 <= i_0_i_i_i_i_mid2_fu_14982_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        i_0_i_i_i_i_reg_1423 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_685 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (exitcond_flatten_fu_14950_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_1412 <= indvar_flatten_next_fu_14956_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        indvar_flatten_reg_1412 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_685 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        j_0_i_i_i_i_reg_2202 <= j_fu_14998_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        j_0_i_i_i_i_reg_2202 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_685 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        B_cached_0_0_1_reg_1758 <= B_cached_0_0_2_phi_fu_7590_p128;
        B_cached_0_1_1_reg_1722 <= B_cached_0_1_2_phi_fu_6993_p128;
        B_cached_0_2_1_reg_1686 <= B_cached_0_2_2_phi_fu_6396_p128;
        B_cached_0_3_1_reg_1650 <= B_cached_0_3_2_phi_fu_5799_p128;
        B_cached_0_4_1_reg_1614 <= B_cached_0_4_2_phi_fu_5202_p128;
        B_cached_0_5_1_reg_1578 <= B_cached_0_5_2_phi_fu_4605_p128;
        B_cached_0_6_1_reg_1542 <= B_cached_0_6_2_phi_fu_4008_p128;
        B_cached_0_7_1_reg_1506 <= B_cached_0_7_2_phi_fu_3411_p128;
        B_cached_1_0_1_reg_1470 <= B_cached_1_0_2_phi_fu_2814_p128;
        B_cached_1_1_1_reg_1434 <= B_cached_1_1_2_phi_fu_2217_p128;
        B_cached_1_2_1_reg_1446 <= B_cached_1_2_2_phi_fu_2416_p128;
        B_cached_1_3_1_reg_1458 <= B_cached_1_3_2_phi_fu_2615_p128;
        B_cached_1_4_1_reg_1482 <= B_cached_1_4_2_phi_fu_3013_p128;
        B_cached_1_5_1_reg_1494 <= B_cached_1_5_2_phi_fu_3212_p128;
        B_cached_1_6_1_reg_1518 <= B_cached_1_6_2_phi_fu_3610_p128;
        B_cached_1_7_1_reg_1530 <= B_cached_1_7_2_phi_fu_3809_p128;
        B_cached_2_0_1_reg_1554 <= B_cached_2_0_2_phi_fu_4207_p128;
        B_cached_2_1_1_reg_1566 <= B_cached_2_1_2_phi_fu_4406_p128;
        B_cached_2_2_1_reg_1590 <= B_cached_2_2_2_phi_fu_4804_p128;
        B_cached_2_3_1_reg_1602 <= B_cached_2_3_2_phi_fu_5003_p128;
        B_cached_2_4_1_reg_1626 <= B_cached_2_4_2_phi_fu_5401_p128;
        B_cached_2_5_1_reg_1638 <= B_cached_2_5_2_phi_fu_5600_p128;
        B_cached_2_6_1_reg_1662 <= B_cached_2_6_2_phi_fu_5998_p128;
        B_cached_2_7_1_reg_1674 <= B_cached_2_7_2_phi_fu_6197_p128;
        B_cached_3_0_1_reg_1698 <= B_cached_3_0_2_phi_fu_6595_p128;
        B_cached_3_1_1_reg_1710 <= B_cached_3_1_2_phi_fu_6794_p128;
        B_cached_3_2_1_reg_1734 <= B_cached_3_2_2_phi_fu_7192_p128;
        B_cached_3_3_1_reg_1746 <= B_cached_3_3_2_phi_fu_7391_p128;
        B_cached_3_4_1_reg_1770 <= B_cached_3_4_2_phi_fu_7789_p128;
        B_cached_3_5_1_reg_1782 <= B_cached_3_5_2_phi_fu_7988_p128;
        B_cached_3_6_1_reg_2178 <= B_cached_3_6_2_phi_fu_14555_p128;
        B_cached_3_7_1_reg_2142 <= B_cached_3_7_2_phi_fu_13958_p128;
        B_cached_4_0_1_reg_2106 <= B_cached_4_0_2_phi_fu_13361_p128;
        B_cached_4_1_1_reg_2070 <= B_cached_4_1_2_phi_fu_12764_p128;
        B_cached_4_2_1_reg_2034 <= B_cached_4_2_2_phi_fu_12167_p128;
        B_cached_4_3_1_reg_1998 <= B_cached_4_3_2_phi_fu_11570_p128;
        B_cached_4_4_1_reg_1962 <= B_cached_4_4_2_phi_fu_10973_p128;
        B_cached_4_5_1_reg_1926 <= B_cached_4_5_2_phi_fu_10376_p128;
        B_cached_4_6_1_reg_1890 <= B_cached_4_6_2_phi_fu_9779_p128;
        B_cached_4_7_1_reg_1854 <= B_cached_4_7_2_phi_fu_9182_p128;
        B_cached_5_0_1_reg_1818 <= B_cached_5_0_2_phi_fu_8585_p128;
        B_cached_5_1_1_reg_1794 <= B_cached_5_1_2_phi_fu_8187_p128;
        B_cached_5_2_1_reg_1806 <= B_cached_5_2_2_phi_fu_8386_p128;
        B_cached_5_3_1_reg_1830 <= B_cached_5_3_2_phi_fu_8784_p128;
        B_cached_5_4_1_reg_1842 <= B_cached_5_4_2_phi_fu_8983_p128;
        B_cached_5_5_1_reg_1866 <= B_cached_5_5_2_phi_fu_9381_p128;
        B_cached_5_6_1_reg_1878 <= B_cached_5_6_2_phi_fu_9580_p128;
        B_cached_5_7_1_reg_1902 <= B_cached_5_7_2_phi_fu_9978_p128;
        B_cached_6_0_1_reg_1914 <= B_cached_6_0_2_phi_fu_10177_p128;
        B_cached_6_1_1_reg_1938 <= B_cached_6_1_2_phi_fu_10575_p128;
        B_cached_6_2_1_reg_1950 <= B_cached_6_2_2_phi_fu_10774_p128;
        B_cached_6_3_1_reg_1974 <= B_cached_6_3_2_phi_fu_11172_p128;
        B_cached_6_4_1_reg_1986 <= B_cached_6_4_2_phi_fu_11371_p128;
        B_cached_6_5_1_reg_2010 <= B_cached_6_5_2_phi_fu_11769_p128;
        B_cached_6_6_1_reg_2022 <= B_cached_6_6_2_phi_fu_11968_p128;
        B_cached_6_7_1_reg_2046 <= B_cached_6_7_2_phi_fu_12366_p128;
        B_cached_7_0_1_reg_2058 <= B_cached_7_0_2_phi_fu_12565_p128;
        B_cached_7_1_1_reg_2082 <= B_cached_7_1_2_phi_fu_12963_p128;
        B_cached_7_2_1_reg_2094 <= B_cached_7_2_2_phi_fu_13162_p128;
        B_cached_7_3_1_reg_2118 <= B_cached_7_3_2_phi_fu_13560_p128;
        B_cached_7_4_1_reg_2130 <= B_cached_7_4_2_phi_fu_13759_p128;
        B_cached_7_5_1_reg_2154 <= B_cached_7_5_2_phi_fu_14157_p128;
        B_cached_7_6_1_reg_2166 <= B_cached_7_6_2_phi_fu_14356_p128;
        B_cached_7_7_1_reg_2190 <= B_cached_7_7_2_phi_fu_14754_p128;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_685 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        exitcond_flatten_reg_15388 <= exitcond_flatten_fu_14950_p2;
    end
end

/// A_0_0_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_0_0_out_write = ap_const_logic_1;
    end else begin
        A_0_0_out_write = ap_const_logic_0;
    end
end

/// A_0_1_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_0_1_out_write = ap_const_logic_1;
    end else begin
        A_0_1_out_write = ap_const_logic_0;
    end
end

/// A_0_2_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_0_2_out_write = ap_const_logic_1;
    end else begin
        A_0_2_out_write = ap_const_logic_0;
    end
end

/// A_0_3_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_0_3_out_write = ap_const_logic_1;
    end else begin
        A_0_3_out_write = ap_const_logic_0;
    end
end

/// A_0_4_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_0_4_out_write = ap_const_logic_1;
    end else begin
        A_0_4_out_write = ap_const_logic_0;
    end
end

/// A_0_5_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_0_5_out_write = ap_const_logic_1;
    end else begin
        A_0_5_out_write = ap_const_logic_0;
    end
end

/// A_0_6_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_0_6_out_write = ap_const_logic_1;
    end else begin
        A_0_6_out_write = ap_const_logic_0;
    end
end

/// A_0_7_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_0_7_out_write = ap_const_logic_1;
    end else begin
        A_0_7_out_write = ap_const_logic_0;
    end
end

/// A_1_0_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_1_0_out_write = ap_const_logic_1;
    end else begin
        A_1_0_out_write = ap_const_logic_0;
    end
end

/// A_1_1_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_1_1_out_write = ap_const_logic_1;
    end else begin
        A_1_1_out_write = ap_const_logic_0;
    end
end

/// A_1_2_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_1_2_out_write = ap_const_logic_1;
    end else begin
        A_1_2_out_write = ap_const_logic_0;
    end
end

/// A_1_3_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_1_3_out_write = ap_const_logic_1;
    end else begin
        A_1_3_out_write = ap_const_logic_0;
    end
end

/// A_1_4_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_1_4_out_write = ap_const_logic_1;
    end else begin
        A_1_4_out_write = ap_const_logic_0;
    end
end

/// A_1_5_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_1_5_out_write = ap_const_logic_1;
    end else begin
        A_1_5_out_write = ap_const_logic_0;
    end
end

/// A_1_6_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_1_6_out_write = ap_const_logic_1;
    end else begin
        A_1_6_out_write = ap_const_logic_0;
    end
end

/// A_1_7_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_1_7_out_write = ap_const_logic_1;
    end else begin
        A_1_7_out_write = ap_const_logic_0;
    end
end

/// A_2_0_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_2_0_out_write = ap_const_logic_1;
    end else begin
        A_2_0_out_write = ap_const_logic_0;
    end
end

/// A_2_1_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_2_1_out_write = ap_const_logic_1;
    end else begin
        A_2_1_out_write = ap_const_logic_0;
    end
end

/// A_2_2_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_2_2_out_write = ap_const_logic_1;
    end else begin
        A_2_2_out_write = ap_const_logic_0;
    end
end

/// A_2_3_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_2_3_out_write = ap_const_logic_1;
    end else begin
        A_2_3_out_write = ap_const_logic_0;
    end
end

/// A_2_4_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_2_4_out_write = ap_const_logic_1;
    end else begin
        A_2_4_out_write = ap_const_logic_0;
    end
end

/// A_2_5_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_2_5_out_write = ap_const_logic_1;
    end else begin
        A_2_5_out_write = ap_const_logic_0;
    end
end

/// A_2_6_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_2_6_out_write = ap_const_logic_1;
    end else begin
        A_2_6_out_write = ap_const_logic_0;
    end
end

/// A_2_7_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_2_7_out_write = ap_const_logic_1;
    end else begin
        A_2_7_out_write = ap_const_logic_0;
    end
end

/// A_3_0_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_3_0_out_write = ap_const_logic_1;
    end else begin
        A_3_0_out_write = ap_const_logic_0;
    end
end

/// A_3_1_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_3_1_out_write = ap_const_logic_1;
    end else begin
        A_3_1_out_write = ap_const_logic_0;
    end
end

/// A_3_2_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_3_2_out_write = ap_const_logic_1;
    end else begin
        A_3_2_out_write = ap_const_logic_0;
    end
end

/// A_3_3_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_3_3_out_write = ap_const_logic_1;
    end else begin
        A_3_3_out_write = ap_const_logic_0;
    end
end

/// A_3_4_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_3_4_out_write = ap_const_logic_1;
    end else begin
        A_3_4_out_write = ap_const_logic_0;
    end
end

/// A_3_5_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_3_5_out_write = ap_const_logic_1;
    end else begin
        A_3_5_out_write = ap_const_logic_0;
    end
end

/// A_3_6_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_3_6_out_write = ap_const_logic_1;
    end else begin
        A_3_6_out_write = ap_const_logic_0;
    end
end

/// A_3_7_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_3_7_out_write = ap_const_logic_1;
    end else begin
        A_3_7_out_write = ap_const_logic_0;
    end
end

/// A_4_0_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_4_0_out_write = ap_const_logic_1;
    end else begin
        A_4_0_out_write = ap_const_logic_0;
    end
end

/// A_4_1_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_4_1_out_write = ap_const_logic_1;
    end else begin
        A_4_1_out_write = ap_const_logic_0;
    end
end

/// A_4_2_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_4_2_out_write = ap_const_logic_1;
    end else begin
        A_4_2_out_write = ap_const_logic_0;
    end
end

/// A_4_3_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_4_3_out_write = ap_const_logic_1;
    end else begin
        A_4_3_out_write = ap_const_logic_0;
    end
end

/// A_4_4_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_4_4_out_write = ap_const_logic_1;
    end else begin
        A_4_4_out_write = ap_const_logic_0;
    end
end

/// A_4_5_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_4_5_out_write = ap_const_logic_1;
    end else begin
        A_4_5_out_write = ap_const_logic_0;
    end
end

/// A_4_6_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_4_6_out_write = ap_const_logic_1;
    end else begin
        A_4_6_out_write = ap_const_logic_0;
    end
end

/// A_4_7_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_4_7_out_write = ap_const_logic_1;
    end else begin
        A_4_7_out_write = ap_const_logic_0;
    end
end

/// A_5_0_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_5_0_out_write = ap_const_logic_1;
    end else begin
        A_5_0_out_write = ap_const_logic_0;
    end
end

/// A_5_1_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_5_1_out_write = ap_const_logic_1;
    end else begin
        A_5_1_out_write = ap_const_logic_0;
    end
end

/// A_5_2_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_5_2_out_write = ap_const_logic_1;
    end else begin
        A_5_2_out_write = ap_const_logic_0;
    end
end

/// A_5_3_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_5_3_out_write = ap_const_logic_1;
    end else begin
        A_5_3_out_write = ap_const_logic_0;
    end
end

/// A_5_4_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_5_4_out_write = ap_const_logic_1;
    end else begin
        A_5_4_out_write = ap_const_logic_0;
    end
end

/// A_5_5_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_5_5_out_write = ap_const_logic_1;
    end else begin
        A_5_5_out_write = ap_const_logic_0;
    end
end

/// A_5_6_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_5_6_out_write = ap_const_logic_1;
    end else begin
        A_5_6_out_write = ap_const_logic_0;
    end
end

/// A_5_7_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_5_7_out_write = ap_const_logic_1;
    end else begin
        A_5_7_out_write = ap_const_logic_0;
    end
end

/// A_6_0_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_6_0_out_write = ap_const_logic_1;
    end else begin
        A_6_0_out_write = ap_const_logic_0;
    end
end

/// A_6_1_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_6_1_out_write = ap_const_logic_1;
    end else begin
        A_6_1_out_write = ap_const_logic_0;
    end
end

/// A_6_2_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_6_2_out_write = ap_const_logic_1;
    end else begin
        A_6_2_out_write = ap_const_logic_0;
    end
end

/// A_6_3_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_6_3_out_write = ap_const_logic_1;
    end else begin
        A_6_3_out_write = ap_const_logic_0;
    end
end

/// A_6_4_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_6_4_out_write = ap_const_logic_1;
    end else begin
        A_6_4_out_write = ap_const_logic_0;
    end
end

/// A_6_5_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_6_5_out_write = ap_const_logic_1;
    end else begin
        A_6_5_out_write = ap_const_logic_0;
    end
end

/// A_6_6_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_6_6_out_write = ap_const_logic_1;
    end else begin
        A_6_6_out_write = ap_const_logic_0;
    end
end

/// A_6_7_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_6_7_out_write = ap_const_logic_1;
    end else begin
        A_6_7_out_write = ap_const_logic_0;
    end
end

/// A_7_0_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_7_0_out_write = ap_const_logic_1;
    end else begin
        A_7_0_out_write = ap_const_logic_0;
    end
end

/// A_7_1_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_7_1_out_write = ap_const_logic_1;
    end else begin
        A_7_1_out_write = ap_const_logic_0;
    end
end

/// A_7_2_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_7_2_out_write = ap_const_logic_1;
    end else begin
        A_7_2_out_write = ap_const_logic_0;
    end
end

/// A_7_3_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_7_3_out_write = ap_const_logic_1;
    end else begin
        A_7_3_out_write = ap_const_logic_0;
    end
end

/// A_7_4_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_7_4_out_write = ap_const_logic_1;
    end else begin
        A_7_4_out_write = ap_const_logic_0;
    end
end

/// A_7_5_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_7_5_out_write = ap_const_logic_1;
    end else begin
        A_7_5_out_write = ap_const_logic_0;
    end
end

/// A_7_6_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_7_6_out_write = ap_const_logic_1;
    end else begin
        A_7_6_out_write = ap_const_logic_0;
    end
end

/// A_7_7_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_833)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_833)) begin
        A_7_7_out_write = ap_const_logic_1;
    end else begin
        A_7_7_out_write = ap_const_logic_0;
    end
end

/// B_cached_0_0_2_phi_fu_7590_p128 assign process. ///
always @ (B_dout or B_cached_0_0_1_reg_1758 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_0_0_2_reg_7586pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1))) begin
        B_cached_0_0_2_phi_fu_7590_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_0_0_2_phi_fu_7590_p128 = B_cached_0_0_1_reg_1758;
    end else begin
        B_cached_0_0_2_phi_fu_7590_p128 = ap_reg_phiprechg_B_cached_0_0_2_reg_7586pp0_it1;
    end
end

/// B_cached_0_1_2_phi_fu_6993_p128 assign process. ///
always @ (B_dout or B_cached_0_1_1_reg_1722 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_0_1_2_reg_6989pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1))) begin
        B_cached_0_1_2_phi_fu_6993_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_0_1_2_phi_fu_6993_p128 = B_cached_0_1_1_reg_1722;
    end else begin
        B_cached_0_1_2_phi_fu_6993_p128 = ap_reg_phiprechg_B_cached_0_1_2_reg_6989pp0_it1;
    end
end

/// B_cached_0_2_2_phi_fu_6396_p128 assign process. ///
always @ (B_dout or B_cached_0_2_1_reg_1686 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_0_2_2_reg_6392pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2))) begin
        B_cached_0_2_2_phi_fu_6396_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_0_2_2_phi_fu_6396_p128 = B_cached_0_2_1_reg_1686;
    end else begin
        B_cached_0_2_2_phi_fu_6396_p128 = ap_reg_phiprechg_B_cached_0_2_2_reg_6392pp0_it1;
    end
end

/// B_cached_0_3_2_phi_fu_5799_p128 assign process. ///
always @ (B_dout or B_cached_0_3_1_reg_1650 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_0_3_2_reg_5795pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3))) begin
        B_cached_0_3_2_phi_fu_5799_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_0_3_2_phi_fu_5799_p128 = B_cached_0_3_1_reg_1650;
    end else begin
        B_cached_0_3_2_phi_fu_5799_p128 = ap_reg_phiprechg_B_cached_0_3_2_reg_5795pp0_it1;
    end
end

/// B_cached_0_4_2_phi_fu_5202_p128 assign process. ///
always @ (B_dout or B_cached_0_4_1_reg_1614 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_0_4_2_reg_5198pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4))) begin
        B_cached_0_4_2_phi_fu_5202_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_0_4_2_phi_fu_5202_p128 = B_cached_0_4_1_reg_1614;
    end else begin
        B_cached_0_4_2_phi_fu_5202_p128 = ap_reg_phiprechg_B_cached_0_4_2_reg_5198pp0_it1;
    end
end

/// B_cached_0_5_2_phi_fu_4605_p128 assign process. ///
always @ (B_dout or B_cached_0_5_1_reg_1578 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_0_5_2_reg_4601pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5))) begin
        B_cached_0_5_2_phi_fu_4605_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_0_5_2_phi_fu_4605_p128 = B_cached_0_5_1_reg_1578;
    end else begin
        B_cached_0_5_2_phi_fu_4605_p128 = ap_reg_phiprechg_B_cached_0_5_2_reg_4601pp0_it1;
    end
end

/// B_cached_0_6_2_phi_fu_4008_p128 assign process. ///
always @ (B_dout or B_cached_0_6_1_reg_1542 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_0_6_2_reg_4004pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6))) begin
        B_cached_0_6_2_phi_fu_4008_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_0_6_2_phi_fu_4008_p128 = B_cached_0_6_1_reg_1542;
    end else begin
        B_cached_0_6_2_phi_fu_4008_p128 = ap_reg_phiprechg_B_cached_0_6_2_reg_4004pp0_it1;
    end
end

/// B_cached_0_7_2_phi_fu_3411_p128 assign process. ///
always @ (B_dout or B_cached_0_7_1_reg_1506 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_0_7_2_reg_3407pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_0_7_2_phi_fu_3411_p128 = B_cached_0_7_1_reg_1506;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1))) begin
        B_cached_0_7_2_phi_fu_3411_p128 = B_dout;
    end else begin
        B_cached_0_7_2_phi_fu_3411_p128 = ap_reg_phiprechg_B_cached_0_7_2_reg_3407pp0_it1;
    end
end

/// B_cached_1_0_2_phi_fu_2814_p128 assign process. ///
always @ (B_dout or B_cached_1_0_1_reg_1470 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_1_0_2_reg_2810pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1))) begin
        B_cached_1_0_2_phi_fu_2814_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_1_0_2_phi_fu_2814_p128 = B_cached_1_0_1_reg_1470;
    end else begin
        B_cached_1_0_2_phi_fu_2814_p128 = ap_reg_phiprechg_B_cached_1_0_2_reg_2810pp0_it1;
    end
end

/// B_cached_1_1_2_phi_fu_2217_p128 assign process. ///
always @ (B_dout or B_cached_1_1_1_reg_1434 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or ap_reg_phiprechg_B_cached_1_1_2_reg_2213pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1))) begin
        B_cached_1_1_2_phi_fu_2217_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_1_1_2_phi_fu_2217_p128 = B_cached_1_1_1_reg_1434;
    end else begin
        B_cached_1_1_2_phi_fu_2217_p128 = ap_reg_phiprechg_B_cached_1_1_2_reg_2213pp0_it1;
    end
end

/// B_cached_1_2_2_phi_fu_2416_p128 assign process. ///
always @ (B_dout or B_cached_1_2_1_reg_1446 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_1_2_2_reg_2412pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1))) begin
        B_cached_1_2_2_phi_fu_2416_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_1_2_2_phi_fu_2416_p128 = B_cached_1_2_1_reg_1446;
    end else begin
        B_cached_1_2_2_phi_fu_2416_p128 = ap_reg_phiprechg_B_cached_1_2_2_reg_2412pp0_it1;
    end
end

/// B_cached_1_3_2_phi_fu_2615_p128 assign process. ///
always @ (B_dout or B_cached_1_3_1_reg_1458 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_1_3_2_reg_2611pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1))) begin
        B_cached_1_3_2_phi_fu_2615_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_1_3_2_phi_fu_2615_p128 = B_cached_1_3_1_reg_1458;
    end else begin
        B_cached_1_3_2_phi_fu_2615_p128 = ap_reg_phiprechg_B_cached_1_3_2_reg_2611pp0_it1;
    end
end

/// B_cached_1_4_2_phi_fu_3013_p128 assign process. ///
always @ (B_dout or B_cached_1_4_1_reg_1482 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_1_4_2_reg_3009pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1))) begin
        B_cached_1_4_2_phi_fu_3013_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_1_4_2_phi_fu_3013_p128 = B_cached_1_4_1_reg_1482;
    end else begin
        B_cached_1_4_2_phi_fu_3013_p128 = ap_reg_phiprechg_B_cached_1_4_2_reg_3009pp0_it1;
    end
end

/// B_cached_1_5_2_phi_fu_3212_p128 assign process. ///
always @ (B_dout or B_cached_1_5_1_reg_1494 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_1_5_2_reg_3208pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1))) begin
        B_cached_1_5_2_phi_fu_3212_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_1_5_2_phi_fu_3212_p128 = B_cached_1_5_1_reg_1494;
    end else begin
        B_cached_1_5_2_phi_fu_3212_p128 = ap_reg_phiprechg_B_cached_1_5_2_reg_3208pp0_it1;
    end
end

/// B_cached_1_6_2_phi_fu_3610_p128 assign process. ///
always @ (B_dout or B_cached_1_6_1_reg_1518 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_1_6_2_reg_3606pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1))) begin
        B_cached_1_6_2_phi_fu_3610_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_1_6_2_phi_fu_3610_p128 = B_cached_1_6_1_reg_1518;
    end else begin
        B_cached_1_6_2_phi_fu_3610_p128 = ap_reg_phiprechg_B_cached_1_6_2_reg_3606pp0_it1;
    end
end

/// B_cached_1_7_2_phi_fu_3809_p128 assign process. ///
always @ (B_dout or B_cached_1_7_1_reg_1530 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_1_7_2_reg_3805pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1))) begin
        B_cached_1_7_2_phi_fu_3809_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_1_7_2_phi_fu_3809_p128 = B_cached_1_7_1_reg_1530;
    end else begin
        B_cached_1_7_2_phi_fu_3809_p128 = ap_reg_phiprechg_B_cached_1_7_2_reg_3805pp0_it1;
    end
end

/// B_cached_2_0_2_phi_fu_4207_p128 assign process. ///
always @ (B_dout or B_cached_2_0_1_reg_1554 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_2_0_2_reg_4203pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2))) begin
        B_cached_2_0_2_phi_fu_4207_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_2_0_2_phi_fu_4207_p128 = B_cached_2_0_1_reg_1554;
    end else begin
        B_cached_2_0_2_phi_fu_4207_p128 = ap_reg_phiprechg_B_cached_2_0_2_reg_4203pp0_it1;
    end
end

/// B_cached_2_1_2_phi_fu_4406_p128 assign process. ///
always @ (B_dout or B_cached_2_1_1_reg_1566 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_2_1_2_reg_4402pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2))) begin
        B_cached_2_1_2_phi_fu_4406_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_2_1_2_phi_fu_4406_p128 = B_cached_2_1_1_reg_1566;
    end else begin
        B_cached_2_1_2_phi_fu_4406_p128 = ap_reg_phiprechg_B_cached_2_1_2_reg_4402pp0_it1;
    end
end

/// B_cached_2_2_2_phi_fu_4804_p128 assign process. ///
always @ (B_dout or B_cached_2_2_1_reg_1590 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_2_2_2_reg_4800pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2))) begin
        B_cached_2_2_2_phi_fu_4804_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_2_2_2_phi_fu_4804_p128 = B_cached_2_2_1_reg_1590;
    end else begin
        B_cached_2_2_2_phi_fu_4804_p128 = ap_reg_phiprechg_B_cached_2_2_2_reg_4800pp0_it1;
    end
end

/// B_cached_2_3_2_phi_fu_5003_p128 assign process. ///
always @ (B_dout or B_cached_2_3_1_reg_1602 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_2_3_2_reg_4999pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2))) begin
        B_cached_2_3_2_phi_fu_5003_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_2_3_2_phi_fu_5003_p128 = B_cached_2_3_1_reg_1602;
    end else begin
        B_cached_2_3_2_phi_fu_5003_p128 = ap_reg_phiprechg_B_cached_2_3_2_reg_4999pp0_it1;
    end
end

/// B_cached_2_4_2_phi_fu_5401_p128 assign process. ///
always @ (B_dout or B_cached_2_4_1_reg_1626 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_2_4_2_reg_5397pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2))) begin
        B_cached_2_4_2_phi_fu_5401_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_2_4_2_phi_fu_5401_p128 = B_cached_2_4_1_reg_1626;
    end else begin
        B_cached_2_4_2_phi_fu_5401_p128 = ap_reg_phiprechg_B_cached_2_4_2_reg_5397pp0_it1;
    end
end

/// B_cached_2_5_2_phi_fu_5600_p128 assign process. ///
always @ (B_dout or B_cached_2_5_1_reg_1638 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_2_5_2_reg_5596pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2))) begin
        B_cached_2_5_2_phi_fu_5600_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_2_5_2_phi_fu_5600_p128 = B_cached_2_5_1_reg_1638;
    end else begin
        B_cached_2_5_2_phi_fu_5600_p128 = ap_reg_phiprechg_B_cached_2_5_2_reg_5596pp0_it1;
    end
end

/// B_cached_2_6_2_phi_fu_5998_p128 assign process. ///
always @ (B_dout or B_cached_2_6_1_reg_1662 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_2_6_2_reg_5994pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2))) begin
        B_cached_2_6_2_phi_fu_5998_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_2_6_2_phi_fu_5998_p128 = B_cached_2_6_1_reg_1662;
    end else begin
        B_cached_2_6_2_phi_fu_5998_p128 = ap_reg_phiprechg_B_cached_2_6_2_reg_5994pp0_it1;
    end
end

/// B_cached_2_7_2_phi_fu_6197_p128 assign process. ///
always @ (B_dout or B_cached_2_7_1_reg_1674 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_2_7_2_reg_6193pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2))) begin
        B_cached_2_7_2_phi_fu_6197_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_2_7_2_phi_fu_6197_p128 = B_cached_2_7_1_reg_1674;
    end else begin
        B_cached_2_7_2_phi_fu_6197_p128 = ap_reg_phiprechg_B_cached_2_7_2_reg_6193pp0_it1;
    end
end

/// B_cached_3_0_2_phi_fu_6595_p128 assign process. ///
always @ (B_dout or B_cached_3_0_1_reg_1698 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_3_0_2_reg_6591pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3))) begin
        B_cached_3_0_2_phi_fu_6595_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_3_0_2_phi_fu_6595_p128 = B_cached_3_0_1_reg_1698;
    end else begin
        B_cached_3_0_2_phi_fu_6595_p128 = ap_reg_phiprechg_B_cached_3_0_2_reg_6591pp0_it1;
    end
end

/// B_cached_3_1_2_phi_fu_6794_p128 assign process. ///
always @ (B_dout or B_cached_3_1_1_reg_1710 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_3_1_2_reg_6790pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3))) begin
        B_cached_3_1_2_phi_fu_6794_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_3_1_2_phi_fu_6794_p128 = B_cached_3_1_1_reg_1710;
    end else begin
        B_cached_3_1_2_phi_fu_6794_p128 = ap_reg_phiprechg_B_cached_3_1_2_reg_6790pp0_it1;
    end
end

/// B_cached_3_2_2_phi_fu_7192_p128 assign process. ///
always @ (B_dout or B_cached_3_2_1_reg_1734 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_3_2_2_reg_7188pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3))) begin
        B_cached_3_2_2_phi_fu_7192_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_3_2_2_phi_fu_7192_p128 = B_cached_3_2_1_reg_1734;
    end else begin
        B_cached_3_2_2_phi_fu_7192_p128 = ap_reg_phiprechg_B_cached_3_2_2_reg_7188pp0_it1;
    end
end

/// B_cached_3_3_2_phi_fu_7391_p128 assign process. ///
always @ (B_dout or B_cached_3_3_1_reg_1746 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_3_3_2_reg_7387pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3))) begin
        B_cached_3_3_2_phi_fu_7391_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_3_3_2_phi_fu_7391_p128 = B_cached_3_3_1_reg_1746;
    end else begin
        B_cached_3_3_2_phi_fu_7391_p128 = ap_reg_phiprechg_B_cached_3_3_2_reg_7387pp0_it1;
    end
end

/// B_cached_3_4_2_phi_fu_7789_p128 assign process. ///
always @ (B_dout or B_cached_3_4_1_reg_1770 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_3_4_2_reg_7785pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3))) begin
        B_cached_3_4_2_phi_fu_7789_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_3_4_2_phi_fu_7789_p128 = B_cached_3_4_1_reg_1770;
    end else begin
        B_cached_3_4_2_phi_fu_7789_p128 = ap_reg_phiprechg_B_cached_3_4_2_reg_7785pp0_it1;
    end
end

/// B_cached_3_5_2_phi_fu_7988_p128 assign process. ///
always @ (B_dout or B_cached_3_5_1_reg_1782 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_3_5_2_reg_7984pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3))) begin
        B_cached_3_5_2_phi_fu_7988_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_3_5_2_phi_fu_7988_p128 = B_cached_3_5_1_reg_1782;
    end else begin
        B_cached_3_5_2_phi_fu_7988_p128 = ap_reg_phiprechg_B_cached_3_5_2_reg_7984pp0_it1;
    end
end

/// B_cached_3_6_2_phi_fu_14555_p128 assign process. ///
always @ (B_dout or B_cached_3_6_1_reg_2178 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_3_6_2_reg_14551pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3))) begin
        B_cached_3_6_2_phi_fu_14555_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_3_6_2_phi_fu_14555_p128 = B_cached_3_6_1_reg_2178;
    end else begin
        B_cached_3_6_2_phi_fu_14555_p128 = ap_reg_phiprechg_B_cached_3_6_2_reg_14551pp0_it1;
    end
end

/// B_cached_3_7_2_phi_fu_13958_p128 assign process. ///
always @ (B_dout or B_cached_3_7_1_reg_2142 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_3_7_2_reg_13954pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3))) begin
        B_cached_3_7_2_phi_fu_13958_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_3_7_2_phi_fu_13958_p128 = B_cached_3_7_1_reg_2142;
    end else begin
        B_cached_3_7_2_phi_fu_13958_p128 = ap_reg_phiprechg_B_cached_3_7_2_reg_13954pp0_it1;
    end
end

/// B_cached_4_0_2_phi_fu_13361_p128 assign process. ///
always @ (B_dout or B_cached_4_0_1_reg_2106 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_4_0_2_reg_13357pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4))) begin
        B_cached_4_0_2_phi_fu_13361_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_4_0_2_phi_fu_13361_p128 = B_cached_4_0_1_reg_2106;
    end else begin
        B_cached_4_0_2_phi_fu_13361_p128 = ap_reg_phiprechg_B_cached_4_0_2_reg_13357pp0_it1;
    end
end

/// B_cached_4_1_2_phi_fu_12764_p128 assign process. ///
always @ (B_dout or B_cached_4_1_1_reg_2070 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_4_1_2_reg_12760pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4))) begin
        B_cached_4_1_2_phi_fu_12764_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_4_1_2_phi_fu_12764_p128 = B_cached_4_1_1_reg_2070;
    end else begin
        B_cached_4_1_2_phi_fu_12764_p128 = ap_reg_phiprechg_B_cached_4_1_2_reg_12760pp0_it1;
    end
end

/// B_cached_4_2_2_phi_fu_12167_p128 assign process. ///
always @ (B_dout or B_cached_4_2_1_reg_2034 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_4_2_2_reg_12163pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4))) begin
        B_cached_4_2_2_phi_fu_12167_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_4_2_2_phi_fu_12167_p128 = B_cached_4_2_1_reg_2034;
    end else begin
        B_cached_4_2_2_phi_fu_12167_p128 = ap_reg_phiprechg_B_cached_4_2_2_reg_12163pp0_it1;
    end
end

/// B_cached_4_3_2_phi_fu_11570_p128 assign process. ///
always @ (B_dout or B_cached_4_3_1_reg_1998 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_4_3_2_reg_11566pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4))) begin
        B_cached_4_3_2_phi_fu_11570_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_4_3_2_phi_fu_11570_p128 = B_cached_4_3_1_reg_1998;
    end else begin
        B_cached_4_3_2_phi_fu_11570_p128 = ap_reg_phiprechg_B_cached_4_3_2_reg_11566pp0_it1;
    end
end

/// B_cached_4_4_2_phi_fu_10973_p128 assign process. ///
always @ (B_dout or B_cached_4_4_1_reg_1962 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_4_4_2_reg_10969pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4))) begin
        B_cached_4_4_2_phi_fu_10973_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_4_4_2_phi_fu_10973_p128 = B_cached_4_4_1_reg_1962;
    end else begin
        B_cached_4_4_2_phi_fu_10973_p128 = ap_reg_phiprechg_B_cached_4_4_2_reg_10969pp0_it1;
    end
end

/// B_cached_4_5_2_phi_fu_10376_p128 assign process. ///
always @ (B_dout or B_cached_4_5_1_reg_1926 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_4_5_2_reg_10372pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4))) begin
        B_cached_4_5_2_phi_fu_10376_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_4_5_2_phi_fu_10376_p128 = B_cached_4_5_1_reg_1926;
    end else begin
        B_cached_4_5_2_phi_fu_10376_p128 = ap_reg_phiprechg_B_cached_4_5_2_reg_10372pp0_it1;
    end
end

/// B_cached_4_6_2_phi_fu_9779_p128 assign process. ///
always @ (B_dout or B_cached_4_6_1_reg_1890 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_4_6_2_reg_9775pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4))) begin
        B_cached_4_6_2_phi_fu_9779_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_4_6_2_phi_fu_9779_p128 = B_cached_4_6_1_reg_1890;
    end else begin
        B_cached_4_6_2_phi_fu_9779_p128 = ap_reg_phiprechg_B_cached_4_6_2_reg_9775pp0_it1;
    end
end

/// B_cached_4_7_2_phi_fu_9182_p128 assign process. ///
always @ (B_dout or B_cached_4_7_1_reg_1854 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_4_7_2_reg_9178pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4))) begin
        B_cached_4_7_2_phi_fu_9182_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_4_7_2_phi_fu_9182_p128 = B_cached_4_7_1_reg_1854;
    end else begin
        B_cached_4_7_2_phi_fu_9182_p128 = ap_reg_phiprechg_B_cached_4_7_2_reg_9178pp0_it1;
    end
end

/// B_cached_5_0_2_phi_fu_8585_p128 assign process. ///
always @ (B_dout or B_cached_5_0_1_reg_1818 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_5_0_2_reg_8581pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5))) begin
        B_cached_5_0_2_phi_fu_8585_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_5_0_2_phi_fu_8585_p128 = B_cached_5_0_1_reg_1818;
    end else begin
        B_cached_5_0_2_phi_fu_8585_p128 = ap_reg_phiprechg_B_cached_5_0_2_reg_8581pp0_it1;
    end
end

/// B_cached_5_1_2_phi_fu_8187_p128 assign process. ///
always @ (B_dout or B_cached_5_1_1_reg_1794 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_5_1_2_reg_8183pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5))) begin
        B_cached_5_1_2_phi_fu_8187_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_5_1_2_phi_fu_8187_p128 = B_cached_5_1_1_reg_1794;
    end else begin
        B_cached_5_1_2_phi_fu_8187_p128 = ap_reg_phiprechg_B_cached_5_1_2_reg_8183pp0_it1;
    end
end

/// B_cached_5_2_2_phi_fu_8386_p128 assign process. ///
always @ (B_dout or B_cached_5_2_1_reg_1806 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_5_2_2_reg_8382pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5))) begin
        B_cached_5_2_2_phi_fu_8386_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_5_2_2_phi_fu_8386_p128 = B_cached_5_2_1_reg_1806;
    end else begin
        B_cached_5_2_2_phi_fu_8386_p128 = ap_reg_phiprechg_B_cached_5_2_2_reg_8382pp0_it1;
    end
end

/// B_cached_5_3_2_phi_fu_8784_p128 assign process. ///
always @ (B_dout or B_cached_5_3_1_reg_1830 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_5_3_2_reg_8780pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5))) begin
        B_cached_5_3_2_phi_fu_8784_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_5_3_2_phi_fu_8784_p128 = B_cached_5_3_1_reg_1830;
    end else begin
        B_cached_5_3_2_phi_fu_8784_p128 = ap_reg_phiprechg_B_cached_5_3_2_reg_8780pp0_it1;
    end
end

/// B_cached_5_4_2_phi_fu_8983_p128 assign process. ///
always @ (B_dout or B_cached_5_4_1_reg_1842 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_5_4_2_reg_8979pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5))) begin
        B_cached_5_4_2_phi_fu_8983_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_5_4_2_phi_fu_8983_p128 = B_cached_5_4_1_reg_1842;
    end else begin
        B_cached_5_4_2_phi_fu_8983_p128 = ap_reg_phiprechg_B_cached_5_4_2_reg_8979pp0_it1;
    end
end

/// B_cached_5_5_2_phi_fu_9381_p128 assign process. ///
always @ (B_dout or B_cached_5_5_1_reg_1866 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_5_5_2_reg_9377pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5))) begin
        B_cached_5_5_2_phi_fu_9381_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_5_5_2_phi_fu_9381_p128 = B_cached_5_5_1_reg_1866;
    end else begin
        B_cached_5_5_2_phi_fu_9381_p128 = ap_reg_phiprechg_B_cached_5_5_2_reg_9377pp0_it1;
    end
end

/// B_cached_5_6_2_phi_fu_9580_p128 assign process. ///
always @ (B_dout or B_cached_5_6_1_reg_1878 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_5_6_2_reg_9576pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5))) begin
        B_cached_5_6_2_phi_fu_9580_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_5_6_2_phi_fu_9580_p128 = B_cached_5_6_1_reg_1878;
    end else begin
        B_cached_5_6_2_phi_fu_9580_p128 = ap_reg_phiprechg_B_cached_5_6_2_reg_9576pp0_it1;
    end
end

/// B_cached_5_7_2_phi_fu_9978_p128 assign process. ///
always @ (B_dout or B_cached_5_7_1_reg_1902 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_5_7_2_reg_9974pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5))) begin
        B_cached_5_7_2_phi_fu_9978_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_5_7_2_phi_fu_9978_p128 = B_cached_5_7_1_reg_1902;
    end else begin
        B_cached_5_7_2_phi_fu_9978_p128 = ap_reg_phiprechg_B_cached_5_7_2_reg_9974pp0_it1;
    end
end

/// B_cached_6_0_2_phi_fu_10177_p128 assign process. ///
always @ (B_dout or B_cached_6_0_1_reg_1914 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_6_0_2_reg_10173pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6))) begin
        B_cached_6_0_2_phi_fu_10177_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_6_0_2_phi_fu_10177_p128 = B_cached_6_0_1_reg_1914;
    end else begin
        B_cached_6_0_2_phi_fu_10177_p128 = ap_reg_phiprechg_B_cached_6_0_2_reg_10173pp0_it1;
    end
end

/// B_cached_6_1_2_phi_fu_10575_p128 assign process. ///
always @ (B_dout or B_cached_6_1_1_reg_1938 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_6_1_2_reg_10571pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6))) begin
        B_cached_6_1_2_phi_fu_10575_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_6_1_2_phi_fu_10575_p128 = B_cached_6_1_1_reg_1938;
    end else begin
        B_cached_6_1_2_phi_fu_10575_p128 = ap_reg_phiprechg_B_cached_6_1_2_reg_10571pp0_it1;
    end
end

/// B_cached_6_2_2_phi_fu_10774_p128 assign process. ///
always @ (B_dout or B_cached_6_2_1_reg_1950 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_6_2_2_reg_10770pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6))) begin
        B_cached_6_2_2_phi_fu_10774_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_6_2_2_phi_fu_10774_p128 = B_cached_6_2_1_reg_1950;
    end else begin
        B_cached_6_2_2_phi_fu_10774_p128 = ap_reg_phiprechg_B_cached_6_2_2_reg_10770pp0_it1;
    end
end

/// B_cached_6_3_2_phi_fu_11172_p128 assign process. ///
always @ (B_dout or B_cached_6_3_1_reg_1974 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_6_3_2_reg_11168pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6))) begin
        B_cached_6_3_2_phi_fu_11172_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_6_3_2_phi_fu_11172_p128 = B_cached_6_3_1_reg_1974;
    end else begin
        B_cached_6_3_2_phi_fu_11172_p128 = ap_reg_phiprechg_B_cached_6_3_2_reg_11168pp0_it1;
    end
end

/// B_cached_6_4_2_phi_fu_11371_p128 assign process. ///
always @ (B_dout or B_cached_6_4_1_reg_1986 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_6_4_2_reg_11367pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6))) begin
        B_cached_6_4_2_phi_fu_11371_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_6_4_2_phi_fu_11371_p128 = B_cached_6_4_1_reg_1986;
    end else begin
        B_cached_6_4_2_phi_fu_11371_p128 = ap_reg_phiprechg_B_cached_6_4_2_reg_11367pp0_it1;
    end
end

/// B_cached_6_5_2_phi_fu_11769_p128 assign process. ///
always @ (B_dout or B_cached_6_5_1_reg_2010 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_6_5_2_reg_11765pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6))) begin
        B_cached_6_5_2_phi_fu_11769_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_6_5_2_phi_fu_11769_p128 = B_cached_6_5_1_reg_2010;
    end else begin
        B_cached_6_5_2_phi_fu_11769_p128 = ap_reg_phiprechg_B_cached_6_5_2_reg_11765pp0_it1;
    end
end

/// B_cached_6_6_2_phi_fu_11968_p128 assign process. ///
always @ (B_dout or B_cached_6_6_1_reg_2022 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_6_6_2_reg_11964pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6))) begin
        B_cached_6_6_2_phi_fu_11968_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_6_6_2_phi_fu_11968_p128 = B_cached_6_6_1_reg_2022;
    end else begin
        B_cached_6_6_2_phi_fu_11968_p128 = ap_reg_phiprechg_B_cached_6_6_2_reg_11964pp0_it1;
    end
end

/// B_cached_6_7_2_phi_fu_12366_p128 assign process. ///
always @ (B_dout or B_cached_6_7_1_reg_2046 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_6_7_2_reg_12362pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6))) begin
        B_cached_6_7_2_phi_fu_12366_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_6_7_2_phi_fu_12366_p128 = B_cached_6_7_1_reg_2046;
    end else begin
        B_cached_6_7_2_phi_fu_12366_p128 = ap_reg_phiprechg_B_cached_6_7_2_reg_12362pp0_it1;
    end
end

/// B_cached_7_0_2_phi_fu_12565_p128 assign process. ///
always @ (B_dout or B_cached_7_0_1_reg_2058 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_7_0_2_reg_12561pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0))) begin
        B_cached_7_0_2_phi_fu_12565_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_7_0_2_phi_fu_12565_p128 = B_cached_7_0_1_reg_2058;
    end else begin
        B_cached_7_0_2_phi_fu_12565_p128 = ap_reg_phiprechg_B_cached_7_0_2_reg_12561pp0_it1;
    end
end

/// B_cached_7_1_2_phi_fu_12963_p128 assign process. ///
always @ (B_dout or B_cached_7_1_1_reg_2082 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_7_1_2_reg_12959pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0))) begin
        B_cached_7_1_2_phi_fu_12963_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_7_1_2_phi_fu_12963_p128 = B_cached_7_1_1_reg_2082;
    end else begin
        B_cached_7_1_2_phi_fu_12963_p128 = ap_reg_phiprechg_B_cached_7_1_2_reg_12959pp0_it1;
    end
end

/// B_cached_7_2_2_phi_fu_13162_p128 assign process. ///
always @ (B_dout or B_cached_7_2_1_reg_2094 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_7_2_2_reg_13158pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0))) begin
        B_cached_7_2_2_phi_fu_13162_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_7_2_2_phi_fu_13162_p128 = B_cached_7_2_1_reg_2094;
    end else begin
        B_cached_7_2_2_phi_fu_13162_p128 = ap_reg_phiprechg_B_cached_7_2_2_reg_13158pp0_it1;
    end
end

/// B_cached_7_3_2_phi_fu_13560_p128 assign process. ///
always @ (B_dout or B_cached_7_3_1_reg_2118 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_7_3_2_reg_13556pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0))) begin
        B_cached_7_3_2_phi_fu_13560_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_7_3_2_phi_fu_13560_p128 = B_cached_7_3_1_reg_2118;
    end else begin
        B_cached_7_3_2_phi_fu_13560_p128 = ap_reg_phiprechg_B_cached_7_3_2_reg_13556pp0_it1;
    end
end

/// B_cached_7_4_2_phi_fu_13759_p128 assign process. ///
always @ (B_dout or B_cached_7_4_1_reg_2130 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_7_4_2_reg_13755pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0))) begin
        B_cached_7_4_2_phi_fu_13759_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_7_4_2_phi_fu_13759_p128 = B_cached_7_4_1_reg_2130;
    end else begin
        B_cached_7_4_2_phi_fu_13759_p128 = ap_reg_phiprechg_B_cached_7_4_2_reg_13755pp0_it1;
    end
end

/// B_cached_7_5_2_phi_fu_14157_p128 assign process. ///
always @ (B_dout or B_cached_7_5_1_reg_2154 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_7_5_2_reg_14153pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0))) begin
        B_cached_7_5_2_phi_fu_14157_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_7_5_2_phi_fu_14157_p128 = B_cached_7_5_1_reg_2154;
    end else begin
        B_cached_7_5_2_phi_fu_14157_p128 = ap_reg_phiprechg_B_cached_7_5_2_reg_14153pp0_it1;
    end
end

/// B_cached_7_6_2_phi_fu_14356_p128 assign process. ///
always @ (B_dout or B_cached_7_6_1_reg_2166 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_7_6_2_reg_14352pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0))) begin
        B_cached_7_6_2_phi_fu_14356_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_7_6_2_phi_fu_14356_p128 = B_cached_7_6_1_reg_2166;
    end else begin
        B_cached_7_6_2_phi_fu_14356_p128 = ap_reg_phiprechg_B_cached_7_6_2_reg_14352pp0_it1;
    end
end

/// B_cached_7_7_2_phi_fu_14754_p128 assign process. ///
always @ (B_dout or B_cached_7_7_1_reg_2190 or exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or tmp_fu_14990_p1 or tmp_20_fu_14994_p1 or ap_reg_phiprechg_B_cached_7_7_2_reg_14750pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0))) begin
        B_cached_7_7_2_phi_fu_14754_p128 = B_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (tmp_20_fu_14994_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_fu_14990_p1 == ap_const_lv3_0) & (ap_const_lv3_0 == tmp_20_fu_14994_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & (tmp_fu_14990_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_20_fu_14994_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv3_0 == tmp_20_fu_14994_p1) & ~(tmp_fu_14990_p1 == ap_const_lv3_6) & ~(tmp_fu_14990_p1 == ap_const_lv3_5) & ~(tmp_fu_14990_p1 == ap_const_lv3_4) & ~(tmp_fu_14990_p1 == ap_const_lv3_3) & ~(tmp_fu_14990_p1 == ap_const_lv3_2) & ~(tmp_fu_14990_p1 == ap_const_lv3_1) & ~(tmp_fu_14990_p1 == ap_const_lv3_0)))) begin
        B_cached_7_7_2_phi_fu_14754_p128 = B_cached_7_7_1_reg_2190;
    end else begin
        B_cached_7_7_2_phi_fu_14754_p128 = ap_reg_phiprechg_B_cached_7_7_2_reg_14750pp0_it1;
    end
end

/// B_read assign process. ///
always @ (exitcond_flatten_reg_15388 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_685 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_15388 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_685 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        B_read = ap_const_logic_1;
    end else begin
        B_read = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st4_fsm_2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st4_fsm_2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_677)
begin
    if (ap_sig_bdd_677) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_22)
begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_2 assign process. ///
always @ (ap_sig_bdd_5712)
begin
    if (ap_sig_bdd_5712) begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_685 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_833)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_833) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if (~((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_685 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_685 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st4_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_0_0_out_din = ap_const_lv32_3EB504F3;
assign A_0_1_out_din = p_read234;
assign A_0_2_out_din = p_read252;
assign A_0_3_out_din = p_read248;
assign A_0_4_out_din = ap_const_lv32_3EB504F3;
assign A_0_5_out_din = p_read199;
assign A_0_6_out_din = p_read218;
assign A_0_7_out_din = p_read232;
assign A_1_0_out_din = p_read223;
assign A_1_1_out_din = ap_const_lv32_3ED4DB31;
assign A_1_2_out_din = p_read228;
assign A_1_3_out_din = p_read226;
assign A_1_4_out_din = p_read236;
assign A_1_5_out_din = p_read253;
assign A_1_6_out_din = p_read193;
assign A_1_7_out_din = p_read205;
assign A_2_0_out_din = p_read243;
assign A_2_1_out_din = p_read249;
assign A_2_2_out_din = ap_const_lv32_BE43EF15;
assign A_2_3_out_din = p_read201;
assign A_2_4_out_din = p_read213;
assign A_2_5_out_din = p_read217;
assign A_2_6_out_din = p_read238;
assign A_2_7_out_din = p_read202;
assign A_3_0_out_din = p_read197;
assign A_3_1_out_din = p_read206;
assign A_3_2_out_din = p_read251;
assign A_3_3_out_din = ap_const_lv32_BE8E39DA;
assign A_3_4_out_din = p_read191;
assign A_3_5_out_din = p_read225;
assign A_3_6_out_din = p_read196;
assign A_3_7_out_din = p_read195;
assign A_4_0_out_din = ap_const_lv32_3EB504F3;
assign A_4_1_out_din = p_read240;
assign A_4_2_out_din = p_read224;
assign A_4_3_out_din = p_read245;
assign A_4_4_out_din = ap_const_lv32_3EB504F3;
assign A_4_5_out_din = p_read204;
assign A_4_6_out_din = p_read214;
assign A_4_7_out_din = p_read246;
assign A_5_0_out_din = p_read207;
assign A_5_1_out_din = p_read244;
assign A_5_2_out_din = p_read203;
assign A_5_3_out_din = p_read216;
assign A_5_4_out_din = p_read239;
assign A_5_5_out_din = ap_const_lv32_BDC7C5C2;
assign A_5_6_out_din = p_read235;
assign A_5_7_out_din = p_read231;
assign A_6_0_out_din = p_read200;
assign A_6_1_out_din = p_read227;
assign A_6_2_out_din = p_read192;
assign A_6_3_out_din = p_read198;
assign A_6_4_out_din = p_read212;
assign A_6_5_out_din = p_read250;
assign A_6_6_out_din = ap_const_lv32_BEEC835F;
assign A_6_7_out_din = p_read210;
assign A_7_0_out_din = p_read211;
assign A_7_1_out_din = p_read237;
assign A_7_2_out_din = p_read247;
assign A_7_3_out_din = p_read208;
assign A_7_4_out_din = p_read241;
assign A_7_5_out_din = p_read219;
assign A_7_6_out_din = p_read209;
assign A_7_7_out_din = ap_const_lv32_BDC7C5C2;
assign ap_reg_phiprechg_B_cached_0_0_2_reg_7586pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_1_2_reg_6989pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_2_2_reg_6392pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_3_2_reg_5795pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_4_2_reg_5198pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_5_2_reg_4601pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_6_2_reg_4004pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_0_7_2_reg_3407pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_0_2_reg_2810pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_1_2_reg_2213pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_2_2_reg_2412pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_3_2_reg_2611pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_4_2_reg_3009pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_5_2_reg_3208pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_6_2_reg_3606pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_1_7_2_reg_3805pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_0_2_reg_4203pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_1_2_reg_4402pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_2_2_reg_4800pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_3_2_reg_4999pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_4_2_reg_5397pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_5_2_reg_5596pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_6_2_reg_5994pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_2_7_2_reg_6193pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_0_2_reg_6591pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_1_2_reg_6790pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_2_2_reg_7188pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_3_2_reg_7387pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_4_2_reg_7785pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_5_2_reg_7984pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_6_2_reg_14551pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_3_7_2_reg_13954pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_0_2_reg_13357pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_1_2_reg_12760pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_2_2_reg_12163pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_3_2_reg_11566pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_4_2_reg_10969pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_5_2_reg_10372pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_6_2_reg_9775pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_4_7_2_reg_9178pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_0_2_reg_8581pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_1_2_reg_8183pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_2_2_reg_8382pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_3_2_reg_8780pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_4_2_reg_8979pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_5_2_reg_9377pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_6_2_reg_9576pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_5_7_2_reg_9974pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_0_2_reg_10173pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_1_2_reg_10571pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_2_2_reg_10770pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_3_2_reg_11168pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_4_2_reg_11367pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_5_2_reg_11765pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_6_2_reg_11964pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_6_7_2_reg_12362pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_0_2_reg_12561pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_1_2_reg_12959pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_2_2_reg_13158pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_3_2_reg_13556pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_4_2_reg_13755pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_5_2_reg_14153pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_6_2_reg_14352pp0_it1 = 'bx;
assign ap_reg_phiprechg_B_cached_7_7_2_reg_14750pp0_it1 = 'bx;
assign ap_return_0 = B_cached_0_0_1_reg_1758;
assign ap_return_1 = B_cached_0_1_1_reg_1722;
assign ap_return_10 = B_cached_1_2_1_reg_1446;
assign ap_return_11 = B_cached_1_3_1_reg_1458;
assign ap_return_12 = B_cached_1_4_1_reg_1482;
assign ap_return_13 = B_cached_1_5_1_reg_1494;
assign ap_return_14 = B_cached_1_6_1_reg_1518;
assign ap_return_15 = B_cached_1_7_1_reg_1530;
assign ap_return_16 = B_cached_2_0_1_reg_1554;
assign ap_return_17 = B_cached_2_1_1_reg_1566;
assign ap_return_18 = B_cached_2_2_1_reg_1590;
assign ap_return_19 = B_cached_2_3_1_reg_1602;
assign ap_return_2 = B_cached_0_2_1_reg_1686;
assign ap_return_20 = B_cached_2_4_1_reg_1626;
assign ap_return_21 = B_cached_2_5_1_reg_1638;
assign ap_return_22 = B_cached_2_6_1_reg_1662;
assign ap_return_23 = B_cached_2_7_1_reg_1674;
assign ap_return_24 = B_cached_3_0_1_reg_1698;
assign ap_return_25 = B_cached_3_1_1_reg_1710;
assign ap_return_26 = B_cached_3_2_1_reg_1734;
assign ap_return_27 = B_cached_3_3_1_reg_1746;
assign ap_return_28 = B_cached_3_4_1_reg_1770;
assign ap_return_29 = B_cached_3_5_1_reg_1782;
assign ap_return_3 = B_cached_0_3_1_reg_1650;
assign ap_return_30 = B_cached_3_6_1_reg_2178;
assign ap_return_31 = B_cached_3_7_1_reg_2142;
assign ap_return_32 = B_cached_4_0_1_reg_2106;
assign ap_return_33 = B_cached_4_1_1_reg_2070;
assign ap_return_34 = B_cached_4_2_1_reg_2034;
assign ap_return_35 = B_cached_4_3_1_reg_1998;
assign ap_return_36 = B_cached_4_4_1_reg_1962;
assign ap_return_37 = B_cached_4_5_1_reg_1926;
assign ap_return_38 = B_cached_4_6_1_reg_1890;
assign ap_return_39 = B_cached_4_7_1_reg_1854;
assign ap_return_4 = B_cached_0_4_1_reg_1614;
assign ap_return_40 = B_cached_5_0_1_reg_1818;
assign ap_return_41 = B_cached_5_1_1_reg_1794;
assign ap_return_42 = B_cached_5_2_1_reg_1806;
assign ap_return_43 = B_cached_5_3_1_reg_1830;
assign ap_return_44 = B_cached_5_4_1_reg_1842;
assign ap_return_45 = B_cached_5_5_1_reg_1866;
assign ap_return_46 = B_cached_5_6_1_reg_1878;
assign ap_return_47 = B_cached_5_7_1_reg_1902;
assign ap_return_48 = B_cached_6_0_1_reg_1914;
assign ap_return_49 = B_cached_6_1_1_reg_1938;
assign ap_return_5 = B_cached_0_5_1_reg_1578;
assign ap_return_50 = B_cached_6_2_1_reg_1950;
assign ap_return_51 = B_cached_6_3_1_reg_1974;
assign ap_return_52 = B_cached_6_4_1_reg_1986;
assign ap_return_53 = B_cached_6_5_1_reg_2010;
assign ap_return_54 = B_cached_6_6_1_reg_2022;
assign ap_return_55 = B_cached_6_7_1_reg_2046;
assign ap_return_56 = B_cached_7_0_1_reg_2058;
assign ap_return_57 = B_cached_7_1_1_reg_2082;
assign ap_return_58 = B_cached_7_2_1_reg_2094;
assign ap_return_59 = B_cached_7_3_1_reg_2118;
assign ap_return_6 = B_cached_0_6_1_reg_1542;
assign ap_return_60 = B_cached_7_4_1_reg_2130;
assign ap_return_61 = B_cached_7_5_1_reg_2154;
assign ap_return_62 = B_cached_7_6_1_reg_2166;
assign ap_return_63 = B_cached_7_7_1_reg_2190;
assign ap_return_7 = B_cached_0_7_1_reg_1506;
assign ap_return_8 = B_cached_1_0_1_reg_1470;
assign ap_return_9 = B_cached_1_1_1_reg_1434;

/// ap_sig_bdd_22 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_5712 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_5712 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_677 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_677 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_685 assign process. ///
always @ (B_empty_n or exitcond_flatten_reg_15388)
begin
    ap_sig_bdd_685 = ((B_empty_n == ap_const_logic_0) & (exitcond_flatten_reg_15388 == ap_const_lv1_0));
end

/// ap_sig_bdd_833 assign process. ///
always @ (ap_start or ap_done_reg or A_1_1_out_full_n or A_3_4_out_full_n or A_6_2_out_full_n or A_1_6_out_full_n or A_4_4_out_full_n or A_3_7_out_full_n or A_3_6_out_full_n or A_3_0_out_full_n or A_6_3_out_full_n or A_0_5_out_full_n or A_6_0_out_full_n or A_2_3_out_full_n or A_2_7_out_full_n or A_5_2_out_full_n or A_4_5_out_full_n or A_1_7_out_full_n or A_3_1_out_full_n or A_5_0_out_full_n or A_7_3_out_full_n or A_7_6_out_full_n or A_6_7_out_full_n or A_7_0_out_full_n or A_6_4_out_full_n or A_2_4_out_full_n or A_4_6_out_full_n or A_2_2_out_full_n or A_5_3_out_full_n or A_2_5_out_full_n or A_0_6_out_full_n or A_7_5_out_full_n or A_0_4_out_full_n or A_0_0_out_full_n or A_7_7_out_full_n or A_1_0_out_full_n or A_4_2_out_full_n or A_3_5_out_full_n or A_1_3_out_full_n or A_6_1_out_full_n or A_1_2_out_full_n or A_5_5_out_full_n or A_6_6_out_full_n or A_5_7_out_full_n or A_0_7_out_full_n or A_3_3_out_full_n or A_0_1_out_full_n or A_5_6_out_full_n or A_1_4_out_full_n or A_7_1_out_full_n or A_2_6_out_full_n or A_5_4_out_full_n or A_4_1_out_full_n or A_7_4_out_full_n or A_4_0_out_full_n or A_2_0_out_full_n or A_5_1_out_full_n or A_4_3_out_full_n or A_4_7_out_full_n or A_7_2_out_full_n or A_0_3_out_full_n or A_2_1_out_full_n or A_6_5_out_full_n or A_3_2_out_full_n or A_0_2_out_full_n or A_1_5_out_full_n)
begin
    ap_sig_bdd_833 = ((A_1_1_out_full_n == ap_const_logic_0) | (A_3_4_out_full_n == ap_const_logic_0) | (A_6_2_out_full_n == ap_const_logic_0) | (A_1_6_out_full_n == ap_const_logic_0) | (A_4_4_out_full_n == ap_const_logic_0) | (A_3_7_out_full_n == ap_const_logic_0) | (A_3_6_out_full_n == ap_const_logic_0) | (A_3_0_out_full_n == ap_const_logic_0) | (A_6_3_out_full_n == ap_const_logic_0) | (A_0_5_out_full_n == ap_const_logic_0) | (A_6_0_out_full_n == ap_const_logic_0) | (A_2_3_out_full_n == ap_const_logic_0) | (A_2_7_out_full_n == ap_const_logic_0) | (A_5_2_out_full_n == ap_const_logic_0) | (A_4_5_out_full_n == ap_const_logic_0) | (A_1_7_out_full_n == ap_const_logic_0) | (A_3_1_out_full_n == ap_const_logic_0) | (A_5_0_out_full_n == ap_const_logic_0) | (A_7_3_out_full_n == ap_const_logic_0) | (A_7_6_out_full_n == ap_const_logic_0) | (A_6_7_out_full_n == ap_const_logic_0) | (A_7_0_out_full_n == ap_const_logic_0) | (A_6_4_out_full_n == ap_const_logic_0) | (A_2_4_out_full_n == ap_const_logic_0) | (A_4_6_out_full_n == ap_const_logic_0) | (A_2_2_out_full_n == ap_const_logic_0) | (A_5_3_out_full_n == ap_const_logic_0) | (A_2_5_out_full_n == ap_const_logic_0) | (A_0_6_out_full_n == ap_const_logic_0) | (A_7_5_out_full_n == ap_const_logic_0) | (A_0_4_out_full_n == ap_const_logic_0) | (A_0_0_out_full_n == ap_const_logic_0) | (A_7_7_out_full_n == ap_const_logic_0) | (A_1_0_out_full_n == ap_const_logic_0) | (A_4_2_out_full_n == ap_const_logic_0) | (A_3_5_out_full_n == ap_const_logic_0) | (A_1_3_out_full_n == ap_const_logic_0) | (A_6_1_out_full_n == ap_const_logic_0) | (A_1_2_out_full_n == ap_const_logic_0) | (A_5_5_out_full_n == ap_const_logic_0) | (A_6_6_out_full_n == ap_const_logic_0) | (A_5_7_out_full_n == ap_const_logic_0) | (A_0_7_out_full_n == ap_const_logic_0) | (A_3_3_out_full_n == ap_const_logic_0) | (A_0_1_out_full_n == ap_const_logic_0) | (A_5_6_out_full_n == ap_const_logic_0) | (A_1_4_out_full_n == ap_const_logic_0) | (A_7_1_out_full_n == ap_const_logic_0) | (A_2_6_out_full_n == ap_const_logic_0) | (A_5_4_out_full_n == ap_const_logic_0) | (A_4_1_out_full_n == ap_const_logic_0) | (A_7_4_out_full_n == ap_const_logic_0) | (A_4_0_out_full_n == ap_const_logic_0) | (A_2_0_out_full_n == ap_const_logic_0) | (A_5_1_out_full_n == ap_const_logic_0) | (A_4_3_out_full_n == ap_const_logic_0) | (A_4_7_out_full_n == ap_const_logic_0) | (A_7_2_out_full_n == ap_const_logic_0) | (A_0_3_out_full_n == ap_const_logic_0) | (A_2_1_out_full_n == ap_const_logic_0) | (A_6_5_out_full_n == ap_const_logic_0) | (A_3_2_out_full_n == ap_const_logic_0) | (A_0_2_out_full_n == ap_const_logic_0) | (A_1_5_out_full_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign exitcond3_i_i_i_i4_fu_14962_p2 = (j_0_i_i_i_i_reg_2202 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond_flatten_fu_14950_p2 = (indvar_flatten_reg_1412 == ap_const_lv7_40? 1'b1: 1'b0);
assign i2_fu_14976_p2 = (ap_const_lv4_1 + i_0_i_i_i_i_reg_1423);
assign i_0_i_i_i_i_mid2_fu_14982_p3 = ((exitcond3_i_i_i_i4_fu_14962_p2[0:0]===1'b1)? i2_fu_14976_p2: i_0_i_i_i_i_reg_1423);
assign indvar_flatten_next_fu_14956_p2 = (indvar_flatten_reg_1412 + ap_const_lv7_1);
assign j_0_i_i_i_i_mid2_fu_14968_p3 = ((exitcond3_i_i_i_i4_fu_14962_p2[0:0]===1'b1)? ap_const_lv4_0: j_0_i_i_i_i_reg_2202);
assign j_fu_14998_p2 = (j_0_i_i_i_i_mid2_fu_14968_p3 + ap_const_lv4_1);
assign tmp_20_fu_14994_p1 = j_0_i_i_i_i_mid2_fu_14968_p3[2:0];
assign tmp_fu_14990_p1 = i_0_i_i_i_i_mid2_fu_14982_p3[2:0];


endmodule //DCT_MAT_Multiply_Loop_LoadRow_proc

