
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\app\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: HIROMICHI-PC

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

Modified Files: 9
FID:  path (prevtimestamp, timestamp)
0        C:\app\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw1n.v (N/A, 2020-06-19 19:44:32)
1        C:\app\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\hypermods.v (N/A, 2020-05-12 04:02:52)
2        C:\app\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\scemi_objects.v (N/A, 2020-05-12 04:02:52)
3        C:\app\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (N/A, 2020-05-12 04:02:52)
4        C:\app\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\umr_capim.v (N/A, 2020-05-12 04:02:52)
5        C:\kitahard\Tang_Nano\td4+D_pjt\src\TOP.v (N/A, 2020-09-28 23:35:38)
6        C:\kitahard\Tang_Nano\td4+D_pjt\src\VGAMod.v (N/A, 2020-09-28 23:28:37)
7        C:\kitahard\Tang_Nano\td4+D_pjt\src\gowin_pll\gowin_pll.v (N/A, 2020-09-23 11:21:53)
8        C:\kitahard\Tang_Nano\td4+D_pjt\src\td4_logic.v (N/A, 2020-10-04 13:21:14)

*******************************************************************
Modules that may have changed as a result of file changes: 4
MID:  lib.cell.view
0        work.Gowin_PLL.verilog may have changed because the following files changed:
                        C:\kitahard\Tang_Nano\td4+D_pjt\src\TOP.v (N/A, 2020-09-28 23:35:38) <-- (may instantiate this module)
                        C:\kitahard\Tang_Nano\td4+D_pjt\src\gowin_pll\gowin_pll.v (N/A, 2020-09-23 11:21:53) <-- (module definition)
1        work.TOP.verilog may have changed because the following files changed:
                        C:\kitahard\Tang_Nano\td4+D_pjt\src\TOP.v (N/A, 2020-09-28 23:35:38) <-- (module definition)
2        work.VGAMod.verilog may have changed because the following files changed:
                        C:\kitahard\Tang_Nano\td4+D_pjt\src\TOP.v (N/A, 2020-09-28 23:35:38) <-- (may instantiate this module)
                        C:\kitahard\Tang_Nano\td4+D_pjt\src\VGAMod.v (N/A, 2020-09-28 23:28:37) <-- (module definition)
3        work.td4_logic.verilog may have changed because the following files changed:
                        C:\kitahard\Tang_Nano\td4+D_pjt\src\TOP.v (N/A, 2020-09-28 23:35:38) <-- (may instantiate this module)
                        C:\kitahard\Tang_Nano\td4+D_pjt\src\td4_logic.v (N/A, 2020-10-04 13:21:14) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
