
# =======================================================
# XDL NCD CONVERSION MODE $Revision: 1.0$
# time: Sat Feb 24 20:08:44 2007

# =======================================================


# =======================================================
# The syntax for the design statement is:                
# design <design_name> <part> <ncd version>;             
# or                                                     
# design <design_name> <device> <package> <speed> <ncd_version>
# =======================================================
design "xilinx_pci_exp_8_lane_ep" xc5vlx50tff1136-1 v3.1 ,
  cfg "
       _DESIGN_PROP::BUS_INFO:8:INPUT:pci_exp_rxn<7:0>
       _DESIGN_PROP::BUS_INFO:8:INPUT:pci_exp_rxp<7:0>
       _DESIGN_PROP::BUS_INFO:8:OUTPUT:pci_exp_txn<7:0>
       _DESIGN_PROP::BUS_INFO:8:OUTPUT:pci_exp_txp<7:0>
       _DESIGN_PROP::DEVICE_STEPPING_LEVEL:ES
       _DESIGN_PROP:P3_PLACE_OPTIONS:EFFORT_LEVEL:high
       _DESIGN_PROP::P3_PLACED:
       _DESIGN_PROP::P3_PLACE_OPTIONS:
       _DESIGN_PROP::PIN_INFO:pci_exp_rxn<0>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxn<0>/pci_exp_rxn<0>/PAD:INPUT:7:pci_exp_rxn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxn<1>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxn<1>/pci_exp_rxn<1>/PAD:INPUT:6:pci_exp_rxn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxn<2>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxn<2>/pci_exp_rxn<2>/PAD:INPUT:5:pci_exp_rxn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxn<3>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxn<3>/pci_exp_rxn<3>/PAD:INPUT:4:pci_exp_rxn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxn<4>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxn<4>/pci_exp_rxn<4>/PAD:INPUT:3:pci_exp_rxn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxn<5>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxn<5>/pci_exp_rxn<5>/PAD:INPUT:2:pci_exp_rxn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxn<6>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxn<6>/pci_exp_rxn<6>/PAD:INPUT:1:pci_exp_rxn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxn<7>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxn<7>/pci_exp_rxn<7>/PAD:INPUT:0:pci_exp_rxn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxp<0>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxp<0>/pci_exp_rxp<0>/PAD:INPUT:7:pci_exp_rxp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxp<1>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxp<1>/pci_exp_rxp<1>/PAD:INPUT:6:pci_exp_rxp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxp<2>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxp<2>/pci_exp_rxp<2>/PAD:INPUT:5:pci_exp_rxp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxp<3>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxp<3>/pci_exp_rxp<3>/PAD:INPUT:4:pci_exp_rxp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxp<4>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxp<4>/pci_exp_rxp<4>/PAD:INPUT:3:pci_exp_rxp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxp<5>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxp<5>/pci_exp_rxp<5>/PAD:INPUT:2:pci_exp_rxp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxp<6>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxp<6>/pci_exp_rxp<6>/PAD:INPUT:1:pci_exp_rxp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_rxp<7>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_rxp<7>/pci_exp_rxp<7>/PAD:INPUT:0:pci_exp_rxp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txn<0>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txn<0>/pci_exp_txn<0>/PAD:OUTPUT:7:pci_exp_txn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txn<1>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txn<1>/pci_exp_txn<1>/PAD:OUTPUT:6:pci_exp_txn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txn<2>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txn<2>/pci_exp_txn<2>/PAD:OUTPUT:5:pci_exp_txn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txn<3>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txn<3>/pci_exp_txn<3>/PAD:OUTPUT:4:pci_exp_txn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txn<4>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txn<4>/pci_exp_txn<4>/PAD:OUTPUT:3:pci_exp_txn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txn<5>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txn<5>/pci_exp_txn<5>/PAD:OUTPUT:2:pci_exp_txn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txn<6>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txn<6>/pci_exp_txn<6>/PAD:OUTPUT:1:pci_exp_txn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txn<7>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txn<7>/pci_exp_txn<7>/PAD:OUTPUT:0:pci_exp_txn<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txp<0>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txp<0>/pci_exp_txp<0>/PAD:OUTPUT:7:pci_exp_txp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txp<1>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txp<1>/pci_exp_txp<1>/PAD:OUTPUT:6:pci_exp_txp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txp<2>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txp<2>/pci_exp_txp<2>/PAD:OUTPUT:5:pci_exp_txp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txp<3>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txp<3>/pci_exp_txp<3>/PAD:OUTPUT:4:pci_exp_txp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txp<4>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txp<4>/pci_exp_txp<4>/PAD:OUTPUT:3:pci_exp_txp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txp<5>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txp<5>/pci_exp_txp<5>/PAD:OUTPUT:2:pci_exp_txp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txp<6>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txp<6>/pci_exp_txp<6>/PAD:OUTPUT:1:pci_exp_txp<7\:0>
       _DESIGN_PROP::PIN_INFO:pci_exp_txp<7>:/xilinx_pci_exp_8_lane_ep/PACKED/xilinx_pci_exp_8_lane_ep/pci_exp_txp<7>/pci_exp_txp<7>/PAD:OUTPUT:0:pci_exp_txp<7\:0>
       _DESIGN_PROP::PK_NGMTIMESTAMP:1172372357";


#  =======================================================
#  The syntax for instances is:
#      instance <name> <sitedef>, placed <tile> <site>, cfg <string> ;
#  or
#      instance <name> <sitedef>, unplaced, cfg <string> ;
# 
#  For typing convenience you can abbreviate instance to inst.
# 
#  For IOs there are two special keywords: bonded and unbonded
#  that can be used to designate whether the PAD of an unplaced IO is
#  bonded out. If neither keyword is specified, bonded is assumed.
# 
#  The bonding of placed IOs is determined by the site they are placed in.
# 
#  If you specify bonded or unbonded for an instance that is not an
#  IOB it is ignored.
# 
#  Shown below are three examples for IOs. 
#     instance IO1 IOB, unplaced ;          # This will be bonded
#     instance IO1 IOB, unplaced bonded ;   # This will be bonded
#     instance IO1 IOB, unplaced unbonded ; # This will be unbonded
#  =======================================================
inst "pci_exp_rxp<1>" "IPAD",placed GT3_X37Y49 AB1  ,
  cfg " IPAD:pci_exp_rxp_1_IBUF: PAD:pci_exp_rxp<1>: "
  ;
inst "pci_exp_rxp<2>" "IPAD",placed GT3_X37Y29 AE1  ,
  cfg " IPAD:pci_exp_rxp_2_IBUF: PAD:pci_exp_rxp<2>: "
  ;
inst "pci_exp_rxp<3>" "IPAD",placed GT3_X37Y29 AH1  ,
  cfg " IPAD:pci_exp_rxp_3_IBUF: PAD:pci_exp_rxp<3>: "
  ;
inst "pci_exp_rxp<4>" "IPAD",placed GT3_X37Y69 N1  ,
  cfg " IPAD:pci_exp_rxp_4_IBUF: PAD:pci_exp_rxp<4>: "
  ;
inst "pci_exp_rxp<5>" "IPAD",placed GT3_X37Y69 T1  ,
  cfg " IPAD:pci_exp_rxp_5_IBUF: PAD:pci_exp_rxp<5>: "
  ;
inst "pci_exp_rxp<6>" "IPAD",placed GT3_X37Y9 AL1  ,
  cfg " IPAD:pci_exp_rxp_6_IBUF: PAD:pci_exp_rxp<6>: "
  ;
inst "pci_exp_rxp<7>" "IPAD",placed GT3_X37Y9 AP3  ,
  cfg " IPAD:pci_exp_rxp_7_IBUF: PAD:pci_exp_rxp<7>: "
  ;
inst "pci_exp_txn<0>" "OPAD",placed GT3_X37Y49 W2  ,
  cfg " OPAD:pci_exp_txn_0_OBUF: PAD:pci_exp_txn<0>: "
  ;
inst "pci_exp_txn<1>" "OPAD",placed GT3_X37Y49 AB2  ,
  cfg " OPAD:pci_exp_txn_1_OBUF: PAD:pci_exp_txn<1>: "
  ;
inst "pci_exp_txn<2>" "OPAD",placed GT3_X37Y29 AE2  ,
  cfg " OPAD:pci_exp_txn_2_OBUF: PAD:pci_exp_txn<2>: "
  ;
inst "pci_exp_txn<3>" "OPAD",placed GT3_X37Y29 AH2  ,
  cfg " OPAD:pci_exp_txn_3_OBUF: PAD:pci_exp_txn<3>: "
  ;
inst "pci_exp_txn<4>" "OPAD",placed GT3_X37Y69 N2  ,
  cfg " OPAD:pci_exp_txn_4_OBUF: PAD:pci_exp_txn<4>: "
  ;
inst "pci_exp_txn<5>" "OPAD",placed GT3_X37Y69 T2  ,
  cfg " OPAD:pci_exp_txn_5_OBUF: PAD:pci_exp_txn<5>: "
  ;
inst "pci_exp_txn<6>" "OPAD",placed GT3_X37Y9 AL2  ,
  cfg " OPAD:pci_exp_txn_6_OBUF: PAD:pci_exp_txn<6>: "
  ;
inst "pci_exp_txn<7>" "OPAD",placed GT3_X37Y9 AN3  ,
  cfg " OPAD:pci_exp_txn_7_OBUF: PAD:pci_exp_txn<7>: "
  ;
inst "pci_exp_txp<0>" "OPAD",placed GT3_X37Y49 V2  ,
  cfg " OPAD:pci_exp_txp_0_OBUF: PAD:pci_exp_txp<0>: "
  ;
inst "pci_exp_txp<1>" "OPAD",placed GT3_X37Y49 AC2  ,
  cfg " OPAD:pci_exp_txp_1_OBUF: PAD:pci_exp_txp<1>: "
  ;
inst "pci_exp_txp<2>" "OPAD",placed GT3_X37Y29 AD2  ,
  cfg " OPAD:pci_exp_txp_2_OBUF: PAD:pci_exp_txp<2>: "
  ;
inst "pci_exp_txp<3>" "OPAD",placed GT3_X37Y29 AJ2  ,
  cfg " OPAD:pci_exp_txp_3_OBUF: PAD:pci_exp_txp<3>: "
  ;
inst "pci_exp_txp<4>" "OPAD",placed GT3_X37Y69 M2  ,
  cfg " OPAD:pci_exp_txp_4_OBUF: PAD:pci_exp_txp<4>: "
  ;
inst "pci_exp_txp<5>" "OPAD",placed GT3_X37Y69 U2  ,
  cfg " OPAD:pci_exp_txp_5_OBUF: PAD:pci_exp_txp<5>: "
  ;
inst "pci_exp_txp<6>" "OPAD",placed GT3_X37Y9 AK2  ,
  cfg " OPAD:pci_exp_txp_6_OBUF: PAD:pci_exp_txp<6>: "
  ;
inst "pci_exp_txp<7>" "OPAD",placed GT3_X37Y9 AN4  ,
  cfg " OPAD:pci_exp_txp_7_OBUF: PAD:pci_exp_txp<7>: "
  ;
inst "LED_4_lane_n" "IOB",placed RIOB_X31Y116 G8  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:LED_4_LANE: PAD:LED_4_lane_n:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "LED_8_lane_n" "IOB",placed RIOB_X31Y117 G10  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:LED_8_LANE: PAD:LED_8_lane_n:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "sys_reset_n" "IOB",placed CIOB_X17Y45 AE14  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I_B OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::PULLUP TUSED::#OFF IINV:sys_reset_n_ibuf_inverter: INBUF:sys_reset_n_ibuf:
       PAD:sys_reset_n: PULL:ProtoComp3.PULL:
         ISTANDARD::LVCMOS25 "
  ;
inst "LED_link_up_n" "IOB",placed RIOB_X31Y116 H8  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:LED_LINK_UP: PAD:LED_link_up_n:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "sys_clk_n" "IPAD",placed GT3_X37Y49 Y3  ,
  cfg " IPAD:V5_IBUFDS_GT_RETARGET_ML_IBUF_2: PAD:sys_clk_n: "
  ;
inst "sys_clk_p" "IPAD",placed GT3_X37Y49 Y4  ,
  cfg " IPAD:V5_IBUFDS_GT_RETARGET_ML_IBUF_1: PAD:sys_clk_p: "
  ;
inst "LED_4_lane_n_c" "OLOGIC",placed IOI_X31Y116 OLOGIC_X2Y233  ,
  cfg " CLKINV::#OFF D1INV::D1_B D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED:LED_4_lane_n_c1_INV_0:0
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::D1 OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::#OFF T1USED::#OFF T2INV::#OFF TCEUSED::#OFF TDDR_CLK_EDGE::#OFF
       TFFTYPE::#OFF TMUX::#OFF TREVUSED::#OFF TSRUSED::#OFF "
  ;
inst "LED_8_lane_n_c" "OLOGIC",placed IOI_X31Y117 OLOGIC_X2Y234  ,
  cfg " CLKINV::#OFF D1INV::D1_B D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED:LED_8_lane_n_c1_INV_0:0
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::D1 OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::#OFF T1USED::#OFF T2INV::#OFF TCEUSED::#OFF TDDR_CLK_EDGE::#OFF
       TFFTYPE::#OFF TMUX::#OFF TREVUSED::#OFF TSRUSED::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0_split_0" "OLOGIC",placed IOI_X31Y116 OLOGIC_X2Y232  ,
  cfg " CLKINV::#OFF D1INV::D1_B D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0_split_0:0
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::D1 OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::#OFF T1USED::#OFF T2INV::#OFF TCEUSED::#OFF TDDR_CLK_EDGE::#OFF
       TFFTYPE::#OFF TMUX::#OFF TREVUSED::#OFF TSRUSED::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" "PCIE",placed PCIE_B_X36Y30 PCIE_X0Y0  ,
  cfg " AERCAPABILITYECRCCHECKCAPABLE::FALSE AERCAPABILITYECRCGENCAPABLE::FALSE
       BAR0ADDRWIDTH::0 BAR0EXIST::TRUE BAR0IOMEMN::1 BAR0PREFETCHABLE::FALSE
       BAR1ADDRWIDTH::0 BAR1EXIST::TRUE BAR1IOMEMN::0 BAR1PREFETCHABLE::FALSE
       BAR2ADDRWIDTH::1 BAR2EXIST::TRUE BAR2IOMEMN::0 BAR2PREFETCHABLE::FALSE
       BAR3ADDRWIDTH::0 BAR3EXIST::FALSE BAR3IOMEMN::1 BAR3PREFETCHABLE::FALSE
       BAR4ADDRWIDTH::0 BAR4EXIST::FALSE BAR4IOMEMN::0 BAR4PREFETCHABLE::FALSE
       BAR5ADDRWIDTH::0 BAR5EXIST::FALSE BAR5IOMEMN::0 BAR5PREFETCHABLE::FALSE
       CLKDIVIDED::TRUE CRMCORECLKDLOINV::CRMCORECLKDLO CRMCORECLKINV::CRMCORECLK
       CRMCORECLKRXOINV::CRMCORECLKRXO CRMCORECLKTXOINV::CRMCORECLKTXO CRMUSERCLKINV::CRMUSERCLK
       CRMUSERCLKRXOINV::CRMUSERCLKRXO CRMUSERCLKTXOINV::CRMUSERCLKTXO DUALCOREENABLE::FALSE
       DUALCORESLAVE::FALSE DUALROLECFGCNTRLROOTEPN::0 INFINITECOMPLETIONS::TRUE
       ISSWITCH::FALSE L0SEXITLATENCY::7 L0SEXITLATENCYCOMCLK::7 L1EXITLATENCY::7
       L1EXITLATENCYCOMCLK::7 LINKSTATUSSLOTCLOCKCONFIG::FALSE LLKBYPASS::FALSE
       LOWPRIORITYVCCOUNT::0 PBCAPABILITYSYSTEMALLOCATED::FALSE PCIECAPABILITYSLOTIMPL::FALSE
       PCIEREVISION::1 PMCAPABILITYD1SUPPORT::FALSE PMCAPABILITYD2SUPPORT::FALSE
       PMCAPABILITYDSI::FALSE PMDATASCALE0::0 PMDATASCALE1::0 PMDATASCALE2::0
       PMDATASCALE3::0 PMDATASCALE4::0 PMDATASCALE5::0 PMDATASCALE6::0 PMDATASCALE7::0
       PMDATASCALE8::0 RAMSHARETXRX::FALSE RESETMODE::FALSE RETRYRAMREADLATENCY::3
       RETRYRAMWIDTH::0 RETRYRAMWRITELATENCY::1 RETRYREADADDRPIPE::FALSE
       RETRYREADDATAPIPE::FALSE RETRYWRITEPIPE::FALSE RXREADADDRPIPE::FALSE
       RXREADDATAPIPE::FALSE RXWRITEPIPE::FALSE SELECTASMODE::FALSE SELECTDLLIF::FALSE
       SLOTCAPABILITYATTBUTTONPRESENT::FALSE SLOTCAPABILITYATTINDICATORPRESENT::FALSE
       SLOTCAPABILITYHOTPLUGCAPABLE::FALSE SLOTCAPABILITYHOTPLUGSURPRISE::FALSE
       SLOTCAPABILITYMSLSENSORPRESENT::FALSE SLOTCAPABILITYPOWERCONTROLLERPRESENT::FALSE
       SLOTCAPABILITYPOWERINDICATORPRESENT::FALSE SLOTIMPLEMENTED::FALSE
       TLRAMREADLATENCY::3 TLRAMWIDTH::0 TLRAMWRITELATENCY::1 TXREADADDRPIPE::FALSE
       TXREADDATAPIPE::FALSE TXWRITEPIPE::FALSE UPSTREAMFACING::TRUE XLINKSUPPORTED::FALSE
       XPMAXPAYLOAD::2 XPRCBCONTROL::0 PCIE:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep:
         ACTIVELANESIN::FF  AERBASEPTR::10C  AERCAPABILITYNEXTPTR::144 
       BAR0MASKWIDTH::10  BAR1MASKWIDTH::10  BAR2MASKWIDTH::14  BAR3MASKWIDTH::06
        BAR4MASKWIDTH::20  BAR5MASKWIDTH::20  CAPABILITIESPOINTER::40  CARDBUSCISPOINTER::00000000
        CLASSCODE::000000  CONFIGROUTING::1  DEVICECAPABILITYENDPOINTL0SLATENCY::7
        DEVICECAPABILITYENDPOINTL1LATENCY::7  DEVICEID::0007  DEVICESERIALNUMBER::0000000000000000
        DSNBASEPTR::100  DSNCAPABILITYNEXTPTR::000  EXTCFGCAPPTR::00  EXTCFGXPCAPPTR::000
        HEADERTYPE::00  INTERRUPTPIN::01  LINKCAPABILITYASPMSUPPORT::3 
       LINKCAPABILITYMAXLINKWIDTH::08  MSIBASEPTR::048  MSICAPABILITYMULTIMSGCAP::0
        MSICAPABILITYNEXTPTR::60  PBBASEPTR::144  PBCAPABILITYDW0BASEPOWER::00
        PBCAPABILITYDW0DATASCALE::0  PBCAPABILITYDW0PMSTATE::0  PBCAPABILITYDW0PMSUBSTATE::0
        PBCAPABILITYDW0POWERRAIL::0  PBCAPABILITYDW0TYPE::0  PBCAPABILITYDW1BASEPOWER::00
        PBCAPABILITYDW1DATASCALE::0  PBCAPABILITYDW1PMSTATE::0  PBCAPABILITYDW1PMSUBSTATE::0
        PBCAPABILITYDW1POWERRAIL::0  PBCAPABILITYDW1TYPE::0  PBCAPABILITYDW2BASEPOWER::00
        PBCAPABILITYDW2DATASCALE::0  PBCAPABILITYDW2PMSTATE::0  PBCAPABILITYDW2PMSUBSTATE::0
        PBCAPABILITYDW2POWERRAIL::0  PBCAPABILITYDW2TYPE::0  PBCAPABILITYDW3BASEPOWER::00
        PBCAPABILITYDW3DATASCALE::0  PBCAPABILITYDW3PMSTATE::0  PBCAPABILITYDW3PMSUBSTATE::0
        PBCAPABILITYDW3POWERRAIL::0  PBCAPABILITYDW3TYPE::0  PBCAPABILITYNEXTPTR::100
        PCIECAPABILITYINTMSGNUM::00  PCIECAPABILITYNEXTPTR::00  PMBASEPTR::040
        PMCAPABILITYAUXCURRENT::0  PMCAPABILITYNEXTPTR::48  PMCAPABILITYPMESUPPORT::00
        PMDATA0::00  PMDATA1::00  PMDATA2::00  PMDATA3::00  PMDATA4::00
        PMDATA5::00  PMDATA6::00  PMDATA7::00  PMDATA8::00  PMSTATUSCONTROLDATASCALE::0
        PORTVCCAPABILITYEXTENDEDVCCOUNT::0  PORTVCCAPABILITYVCARBCAP::00
        PORTVCCAPABILITYVCARBTABLEOFFSET::00  RETRYRAMSIZE::009  REVISIONID::00
        SLOTCAPABILITYPHYSICALSLOTNUM::0000  SLOTCAPABILITYSLOTPOWERLIMITSCALE::0
        SLOTCAPABILITYSLOTPOWERLIMITVALUE::00  SUBSYSTEMID::0007  SUBSYSTEMVENDORID::10EE
        TXTSNFTS::255  TXTSNFTSCOMCLK::255  VC0RXFIFOBASEC::0130  VC0RXFIFOBASENP::0118
        VC0RXFIFOBASEP::0000  VC0RXFIFOLIMITC::03FF  VC0RXFIFOLIMITNP::012F
        VC0RXFIFOLIMITP::0117  VC0TOTALCREDITSCD::000  VC0TOTALCREDITSCH::00
        VC0TOTALCREDITSNPH::08  VC0TOTALCREDITSPD::080  VC0TOTALCREDITSPH::08
        VC0TXFIFOBASEC::0118  VC0TXFIFOBASENP::0100  VC0TXFIFOBASEP::0000
        VC0TXFIFOLIMITC::0217  VC0TXFIFOLIMITNP::0117  VC0TXFIFOLIMITP::00FF
        VC1RXFIFOBASEC::0400  VC1RXFIFOBASENP::0400  VC1RXFIFOBASEP::0400
        VC1RXFIFOLIMITC::03FF  VC1RXFIFOLIMITNP::03FF  VC1RXFIFOLIMITP::03FF
        VC1TOTALCREDITSCD::000  VC1TOTALCREDITSCH::00  VC1TOTALCREDITSNPH::00
        VC1TOTALCREDITSPD::000  VC1TOTALCREDITSPH::00  VC1TXFIFOBASEC::0218
        VC1TXFIFOBASENP::0218  VC1TXFIFOBASEP::0218  VC1TXFIFOLIMITC::0217
        VC1TXFIFOLIMITNP::0217  VC1TXFIFOLIMITP::0217  VCBASEPTR::154  VCCAPABILITYNEXTPTR::000
        VENDORID::10EE  XPBASEPTR::60  XPDEVICEPORTTYPE::0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" "GTP_DUAL",placed GT3_X37Y49 GTP_DUAL_X0Y2  ,
  cfg " AC_CAP_DIS_0::FALSE AC_CAP_DIS_1::FALSE ALIGN_COMMA_WORD_0::1 ALIGN_COMMA_WORD_1::1
       CHAN_BOND_1_MAX_SKEW_0::7 CHAN_BOND_1_MAX_SKEW_1::7 CHAN_BOND_2_MAX_SKEW_0::7
       CHAN_BOND_2_MAX_SKEW_1::7 CHAN_BOND_LEVEL_0::7 CHAN_BOND_LEVEL_1::6
       CHAN_BOND_MODE_0::MASTER CHAN_BOND_MODE_1::SLAVE CHAN_BOND_SEQ_2_USE_0::TRUE
       CHAN_BOND_SEQ_2_USE_1::TRUE CHAN_BOND_SEQ_LEN_0::4 CHAN_BOND_SEQ_LEN_1::4
       CLK25_DIVIDER::4 CLKINDC_B::TRUE CLK_CORRECT_USE_0::TRUE CLK_CORRECT_USE_1::TRUE
       CLK_COR_ADJ_LEN_0::1 CLK_COR_ADJ_LEN_1::1 CLK_COR_DET_LEN_0::1 CLK_COR_DET_LEN_1::1
       CLK_COR_INSERT_IDLE_FLAG_0::FALSE CLK_COR_INSERT_IDLE_FLAG_1::FALSE
       CLK_COR_KEEP_IDLE_0::FALSE CLK_COR_KEEP_IDLE_1::FALSE CLK_COR_MAX_LAT_0::18
       CLK_COR_MAX_LAT_1::18 CLK_COR_MIN_LAT_0::16 CLK_COR_MIN_LAT_1::16
       CLK_COR_PRECEDENCE_0::TRUE CLK_COR_PRECEDENCE_1::TRUE CLK_COR_REPEAT_WAIT_0::5
       CLK_COR_REPEAT_WAIT_1::5 CLK_COR_SEQ_2_USE_0::FALSE CLK_COR_SEQ_2_USE_1::FALSE
       COMMA_DOUBLE_0::FALSE COMMA_DOUBLE_1::FALSE DCLKINV::DCLK DEC_MCOMMA_DETECT_0::TRUE
       DEC_MCOMMA_DETECT_1::TRUE DEC_PCOMMA_DETECT_0::TRUE DEC_PCOMMA_DETECT_1::TRUE
       DEC_VALID_COMMA_ONLY_0::TRUE DEC_VALID_COMMA_ONLY_1::TRUE MCOMMA_DETECT_0::TRUE
       MCOMMA_DETECT_1::TRUE OOB_CLK_DIVIDER::4 OVERSAMPLE_MODE::FALSE PCI_EXPRESS_MODE_0::TRUE
       PCI_EXPRESS_MODE_1::TRUE PCOMMA_DETECT_0::TRUE PCOMMA_DETECT_1::TRUE
       PLL_DIVSEL_FB::5 PLL_DIVSEL_REF::2 PLL_RXDIVSEL_OUT_0::1 PLL_RXDIVSEL_OUT_1::1
       PLL_SATA_0::FALSE PLL_SATA_1::FALSE PLL_STARTUP_EN::TRUE PLL_TXDIVSEL_COMM_OUT::1
       PLL_TXDIVSEL_OUT_0::1 PLL_TXDIVSEL_OUT_1::1 RCV_TERM_GND_0::TRUE
       RCV_TERM_GND_1::TRUE RCV_TERM_MID_0::TRUE RCV_TERM_MID_1::TRUE RCV_TERM_VTTRX_0::FALSE
       RCV_TERM_VTTRX_1::FALSE RXUSRCLK0INV::RXUSRCLK0 RXUSRCLK1INV::RXUSRCLK1
       RXUSRCLK20INV::RXUSRCLK20 RXUSRCLK21INV::RXUSRCLK21 RX_BUFFER_USE_0::TRUE
       RX_BUFFER_USE_1::TRUE RX_CDR_FORCE_ROTATE_0::FALSE RX_CDR_FORCE_ROTATE_1::FALSE
       RX_DECODE_SEQ_MATCH_0::TRUE RX_DECODE_SEQ_MATCH_1::TRUE RX_LOSS_OF_SYNC_FSM_0::FALSE
       RX_LOSS_OF_SYNC_FSM_1::FALSE RX_LOS_INVALID_INCR_0::8 RX_LOS_INVALID_INCR_1::8
       RX_LOS_THRESHOLD_0::128 RX_LOS_THRESHOLD_1::128 RX_SLIDE_MODE_0::PCS
       RX_SLIDE_MODE_1::PCS RX_STATUS_FMT_0::PCIE RX_STATUS_FMT_1::PCIE
       RX_XCLK_SEL_0::RXREC RX_XCLK_SEL_1::RXREC SATA_MAX_BURST_0::7 SATA_MAX_BURST_1::7
       SATA_MAX_INIT_0::22 SATA_MAX_INIT_1::22 SATA_MAX_WAKE_0::7 SATA_MAX_WAKE_1::7
       SATA_MIN_BURST_0::4 SATA_MIN_BURST_1::4 SATA_MIN_INIT_0::12 SATA_MIN_INIT_1::12
       SATA_MIN_WAKE_0::4 SATA_MIN_WAKE_1::4 SYS_CLK_EN::FALSE TERMINATION_IMP_0::50
       TERMINATION_IMP_1::50 TERMINATION_OVRD::FALSE TXOUTCLK_SEL_0::0 TXOUTCLK_SEL_1::0
       TXUSRCLK0INV::TXUSRCLK0_B TXUSRCLK1INV::TXUSRCLK1_B TXUSRCLK20INV::TXUSRCLK20_B
       TXUSRCLK21INV::TXUSRCLK21_B TX_BUFFER_USE_0::TRUE TX_BUFFER_USE_1::TRUE
       TX_DIFF_BOOST_0::TRUE TX_DIFF_BOOST_1::TRUE TX_SYNC_FILTERB::1 TX_XCLK_SEL_0::TXOUT
       TX_XCLK_SEL_1::TXOUT GTP_DUAL:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i:
         CHAN_BOND_SEQ_1_1_0::0001001010  CHAN_BOND_SEQ_1_1_1::0001001010
        CHAN_BOND_SEQ_1_2_0::0001001010  CHAN_BOND_SEQ_1_2_1::0001001010
        CHAN_BOND_SEQ_1_3_0::0001001010  CHAN_BOND_SEQ_1_3_1::0001001010
        CHAN_BOND_SEQ_1_4_0::0110111100  CHAN_BOND_SEQ_1_4_1::0110111100
        CHAN_BOND_SEQ_1_ENABLE_0::1111  CHAN_BOND_SEQ_1_ENABLE_1::1111 
       CHAN_BOND_SEQ_2_1_0::0100111100  CHAN_BOND_SEQ_2_1_1::0100111100
        CHAN_BOND_SEQ_2_2_0::0100111100  CHAN_BOND_SEQ_2_2_1::0100111100
        CHAN_BOND_SEQ_2_3_0::0110111100  CHAN_BOND_SEQ_2_3_1::0110111100
        CHAN_BOND_SEQ_2_4_0::0100011100  CHAN_BOND_SEQ_2_4_1::0100011100
        CHAN_BOND_SEQ_2_ENABLE_0::1111  CHAN_BOND_SEQ_2_ENABLE_1::1111 
       CLK_COR_SEQ_1_1_0::0100011100  CLK_COR_SEQ_1_1_1::0100011100  CLK_COR_SEQ_1_2_0::0000000000
        CLK_COR_SEQ_1_2_1::0000000000  CLK_COR_SEQ_1_3_0::0000000000  CLK_COR_SEQ_1_3_1::0000000000
        CLK_COR_SEQ_1_4_0::0000000000  CLK_COR_SEQ_1_4_1::0000000000  CLK_COR_SEQ_1_ENABLE_0::1111
        CLK_COR_SEQ_1_ENABLE_1::1111  CLK_COR_SEQ_2_1_0::0000000000  CLK_COR_SEQ_2_1_1::0000000000
        CLK_COR_SEQ_2_2_0::0000000000  CLK_COR_SEQ_2_2_1::0000000000  CLK_COR_SEQ_2_3_0::0000000000
        CLK_COR_SEQ_2_3_1::0000000000  CLK_COR_SEQ_2_4_0::0000000000  CLK_COR_SEQ_2_4_1::0000000000
        CLK_COR_SEQ_2_ENABLE_0::1111  CLK_COR_SEQ_2_ENABLE_1::1111  COMMA_10B_ENABLE_0::1111111111
        COMMA_10B_ENABLE_1::1111111111  COM_BURST_VAL_0::1111  COM_BURST_VAL_1::1111
        MCOMMA_10B_VALUE_0::1010000011  MCOMMA_10B_VALUE_1::1010000011 
       OOBDETECT_THRESHOLD_0::010  OOBDETECT_THRESHOLD_1::010  PCOMMA_10B_VALUE_0::0101111100
        PCOMMA_10B_VALUE_1::0101111100  PCS_COM_CFG::1680a0e  PLLLKDET_CFG::111
        PMA_CDR_SCAN_0::6C08040  PMA_CDR_SCAN_1::6C08040  PMA_COM_CFG::00000000000000000000000
        PMA_RX_CFG_0::0DCE089  PMA_RX_CFG_1::0DCE089  PRBS_ERR_THRESHOLD_0::00000001
        PRBS_ERR_THRESHOLD_1::00000001  SATA_BURST_VAL_0::100  SATA_BURST_VAL_1::100
        SATA_IDLE_VAL_0::011  SATA_IDLE_VAL_1::011  TERMINATION_CTRL::10100
        TRANS_TIME_FROM_P2_0::003C  TRANS_TIME_FROM_P2_1::003C  TRANS_TIME_NON_P2_0::0019
        TRANS_TIME_NON_P2_1::0019  TRANS_TIME_TO_P2_0::0064  TRANS_TIME_TO_P2_1::0064
        TXRX_INVERT_0::00000  TXRX_INVERT_1::00000  TX_DETECT_RX_CFG_0::1832
        TX_DETECT_RX_CFG_1::1832 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" "GTP_DUAL",placed GT3_X37Y29 GTP_DUAL_X0Y1  ,
  cfg " AC_CAP_DIS_0::FALSE AC_CAP_DIS_1::FALSE ALIGN_COMMA_WORD_0::1 ALIGN_COMMA_WORD_1::1
       CHAN_BOND_1_MAX_SKEW_0::7 CHAN_BOND_1_MAX_SKEW_1::7 CHAN_BOND_2_MAX_SKEW_0::7
       CHAN_BOND_2_MAX_SKEW_1::7 CHAN_BOND_LEVEL_0::5 CHAN_BOND_LEVEL_1::4
       CHAN_BOND_MODE_0::SLAVE CHAN_BOND_MODE_1::SLAVE CHAN_BOND_SEQ_2_USE_0::TRUE
       CHAN_BOND_SEQ_2_USE_1::TRUE CHAN_BOND_SEQ_LEN_0::4 CHAN_BOND_SEQ_LEN_1::4
       CLK25_DIVIDER::4 CLKINDC_B::TRUE CLK_CORRECT_USE_0::TRUE CLK_CORRECT_USE_1::TRUE
       CLK_COR_ADJ_LEN_0::1 CLK_COR_ADJ_LEN_1::1 CLK_COR_DET_LEN_0::1 CLK_COR_DET_LEN_1::1
       CLK_COR_INSERT_IDLE_FLAG_0::FALSE CLK_COR_INSERT_IDLE_FLAG_1::FALSE
       CLK_COR_KEEP_IDLE_0::FALSE CLK_COR_KEEP_IDLE_1::FALSE CLK_COR_MAX_LAT_0::18
       CLK_COR_MAX_LAT_1::18 CLK_COR_MIN_LAT_0::16 CLK_COR_MIN_LAT_1::16
       CLK_COR_PRECEDENCE_0::TRUE CLK_COR_PRECEDENCE_1::TRUE CLK_COR_REPEAT_WAIT_0::5
       CLK_COR_REPEAT_WAIT_1::5 CLK_COR_SEQ_2_USE_0::FALSE CLK_COR_SEQ_2_USE_1::FALSE
       COMMA_DOUBLE_0::FALSE COMMA_DOUBLE_1::FALSE DCLKINV::DCLK DEC_MCOMMA_DETECT_0::TRUE
       DEC_MCOMMA_DETECT_1::TRUE DEC_PCOMMA_DETECT_0::TRUE DEC_PCOMMA_DETECT_1::TRUE
       DEC_VALID_COMMA_ONLY_0::TRUE DEC_VALID_COMMA_ONLY_1::TRUE MCOMMA_DETECT_0::TRUE
       MCOMMA_DETECT_1::TRUE OOB_CLK_DIVIDER::4 OVERSAMPLE_MODE::FALSE PCI_EXPRESS_MODE_0::TRUE
       PCI_EXPRESS_MODE_1::TRUE PCOMMA_DETECT_0::TRUE PCOMMA_DETECT_1::TRUE
       PLL_DIVSEL_FB::5 PLL_DIVSEL_REF::2 PLL_RXDIVSEL_OUT_0::1 PLL_RXDIVSEL_OUT_1::1
       PLL_SATA_0::FALSE PLL_SATA_1::FALSE PLL_STARTUP_EN::TRUE PLL_TXDIVSEL_COMM_OUT::1
       PLL_TXDIVSEL_OUT_0::1 PLL_TXDIVSEL_OUT_1::1 RCV_TERM_GND_0::TRUE
       RCV_TERM_GND_1::TRUE RCV_TERM_MID_0::TRUE RCV_TERM_MID_1::TRUE RCV_TERM_VTTRX_0::FALSE
       RCV_TERM_VTTRX_1::FALSE RXUSRCLK0INV::RXUSRCLK0 RXUSRCLK1INV::RXUSRCLK1
       RXUSRCLK20INV::RXUSRCLK20 RXUSRCLK21INV::RXUSRCLK21 RX_BUFFER_USE_0::TRUE
       RX_BUFFER_USE_1::TRUE RX_CDR_FORCE_ROTATE_0::FALSE RX_CDR_FORCE_ROTATE_1::FALSE
       RX_DECODE_SEQ_MATCH_0::TRUE RX_DECODE_SEQ_MATCH_1::TRUE RX_LOSS_OF_SYNC_FSM_0::FALSE
       RX_LOSS_OF_SYNC_FSM_1::FALSE RX_LOS_INVALID_INCR_0::8 RX_LOS_INVALID_INCR_1::8
       RX_LOS_THRESHOLD_0::128 RX_LOS_THRESHOLD_1::128 RX_SLIDE_MODE_0::PCS
       RX_SLIDE_MODE_1::PCS RX_STATUS_FMT_0::PCIE RX_STATUS_FMT_1::PCIE
       RX_XCLK_SEL_0::RXREC RX_XCLK_SEL_1::RXREC SATA_MAX_BURST_0::7 SATA_MAX_BURST_1::7
       SATA_MAX_INIT_0::22 SATA_MAX_INIT_1::22 SATA_MAX_WAKE_0::7 SATA_MAX_WAKE_1::7
       SATA_MIN_BURST_0::4 SATA_MIN_BURST_1::4 SATA_MIN_INIT_0::12 SATA_MIN_INIT_1::12
       SATA_MIN_WAKE_0::4 SATA_MIN_WAKE_1::4 SYS_CLK_EN::FALSE TERMINATION_IMP_0::50
       TERMINATION_IMP_1::50 TERMINATION_OVRD::FALSE TXOUTCLK_SEL_0::0 TXOUTCLK_SEL_1::0
       TXUSRCLK0INV::TXUSRCLK0_B TXUSRCLK1INV::TXUSRCLK1_B TXUSRCLK20INV::TXUSRCLK20_B
       TXUSRCLK21INV::TXUSRCLK21_B TX_BUFFER_USE_0::TRUE TX_BUFFER_USE_1::TRUE
       TX_DIFF_BOOST_0::TRUE TX_DIFF_BOOST_1::TRUE TX_SYNC_FILTERB::1 TX_XCLK_SEL_0::TXOUT
       TX_XCLK_SEL_1::TXOUT GTP_DUAL:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i:
         CHAN_BOND_SEQ_1_1_0::0001001010  CHAN_BOND_SEQ_1_1_1::0001001010
        CHAN_BOND_SEQ_1_2_0::0001001010  CHAN_BOND_SEQ_1_2_1::0001001010
        CHAN_BOND_SEQ_1_3_0::0001001010  CHAN_BOND_SEQ_1_3_1::0001001010
        CHAN_BOND_SEQ_1_4_0::0110111100  CHAN_BOND_SEQ_1_4_1::0110111100
        CHAN_BOND_SEQ_1_ENABLE_0::1111  CHAN_BOND_SEQ_1_ENABLE_1::1111 
       CHAN_BOND_SEQ_2_1_0::0100111100  CHAN_BOND_SEQ_2_1_1::0100111100
        CHAN_BOND_SEQ_2_2_0::0100111100  CHAN_BOND_SEQ_2_2_1::0100111100
        CHAN_BOND_SEQ_2_3_0::0110111100  CHAN_BOND_SEQ_2_3_1::0110111100
        CHAN_BOND_SEQ_2_4_0::0100011100  CHAN_BOND_SEQ_2_4_1::0100011100
        CHAN_BOND_SEQ_2_ENABLE_0::1111  CHAN_BOND_SEQ_2_ENABLE_1::1111 
       CLK_COR_SEQ_1_1_0::0100011100  CLK_COR_SEQ_1_1_1::0100011100  CLK_COR_SEQ_1_2_0::0000000000
        CLK_COR_SEQ_1_2_1::0000000000  CLK_COR_SEQ_1_3_0::0000000000  CLK_COR_SEQ_1_3_1::0000000000
        CLK_COR_SEQ_1_4_0::0000000000  CLK_COR_SEQ_1_4_1::0000000000  CLK_COR_SEQ_1_ENABLE_0::1111
        CLK_COR_SEQ_1_ENABLE_1::1111  CLK_COR_SEQ_2_1_0::0000000000  CLK_COR_SEQ_2_1_1::0000000000
        CLK_COR_SEQ_2_2_0::0000000000  CLK_COR_SEQ_2_2_1::0000000000  CLK_COR_SEQ_2_3_0::0000000000
        CLK_COR_SEQ_2_3_1::0000000000  CLK_COR_SEQ_2_4_0::0000000000  CLK_COR_SEQ_2_4_1::0000000000
        CLK_COR_SEQ_2_ENABLE_0::1111  CLK_COR_SEQ_2_ENABLE_1::1111  COMMA_10B_ENABLE_0::1111111111
        COMMA_10B_ENABLE_1::1111111111  COM_BURST_VAL_0::1111  COM_BURST_VAL_1::1111
        MCOMMA_10B_VALUE_0::1010000011  MCOMMA_10B_VALUE_1::1010000011 
       OOBDETECT_THRESHOLD_0::010  OOBDETECT_THRESHOLD_1::010  PCOMMA_10B_VALUE_0::0101111100
        PCOMMA_10B_VALUE_1::0101111100  PCS_COM_CFG::1680a0e  PLLLKDET_CFG::111
        PMA_CDR_SCAN_0::6C08040  PMA_CDR_SCAN_1::6C08040  PMA_COM_CFG::00000000000000000000000
        PMA_RX_CFG_0::0DCE089  PMA_RX_CFG_1::0DCE089  PRBS_ERR_THRESHOLD_0::00000001
        PRBS_ERR_THRESHOLD_1::00000001  SATA_BURST_VAL_0::100  SATA_BURST_VAL_1::100
        SATA_IDLE_VAL_0::011  SATA_IDLE_VAL_1::011  TERMINATION_CTRL::10100
        TRANS_TIME_FROM_P2_0::003C  TRANS_TIME_FROM_P2_1::003C  TRANS_TIME_NON_P2_0::0019
        TRANS_TIME_NON_P2_1::0019  TRANS_TIME_TO_P2_0::0064  TRANS_TIME_TO_P2_1::0064
        TXRX_INVERT_0::00000  TXRX_INVERT_1::00000  TX_DETECT_RX_CFG_0::1832
        TX_DETECT_RX_CFG_1::1832 "
  ;
inst "refclk_ibuf" "BUFDS",placed GT3_X37Y49 BUFDS_X0Y2  ,
  cfg " BUFDS:refclk_ibuf: "
  ;
inst "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" "RAMB36_EXP",placed BRAM_X26Y5 RAMB36_X1Y1  ,
  cfg " CLKALINV::CLKAL CLKAUINV::CLKAU CLKBLINV::CLKBL CLKBUINV::CLKBU
       DOA_REG::1 DOB_REG::1 ENALINV::ENAL ENAUINV::ENAU ENBLINV::ENBL ENBUINV::ENBU
       RAM_EXTENSION_A::NONE RAM_EXTENSION_B::NONE READ_WIDTH_A::36 READ_WIDTH_B::36
       REGCLKALINV::REGCLKAL REGCLKAUINV::REGCLKAU REGCLKBLINV::REGCLKBL
       REGCLKBUINV::REGCLKBU SAVEDATA::FALSE SSRALINV::SSRAL SSRAUINV::SSRAU
       SSRBLINV::SSRBL SSRBUINV::SSRBU WRITE_MODE_A::WRITE_FIRST WRITE_MODE_B::WRITE_FIRST
       WRITE_WIDTH_A::36 WRITE_WIDTH_B::36 RAMB36_EXP:app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32:
       _BEL_PROP::RAMB36_EXP:SIM_COLLISION_CHECK:ALL
         INITP_00::0000000000000000000000000000000000000000000000000000000000000000
        INITP_01::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07::0000000000000000000000000000000000000000000000000000000000000000
        INITP_08::0000000000000000000000000000000000000000000000000000000000000000
        INITP_09::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0A::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0B::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0C::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0D::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0E::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_00::0000000000000000000000000000000000000000000000000000000000000000
        INIT_01::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_40::0000000000000000000000000000000000000000000000000000000000000000
        INIT_41::0000000000000000000000000000000000000000000000000000000000000000
        INIT_42::0000000000000000000000000000000000000000000000000000000000000000
        INIT_43::0000000000000000000000000000000000000000000000000000000000000000
        INIT_44::0000000000000000000000000000000000000000000000000000000000000000
        INIT_45::0000000000000000000000000000000000000000000000000000000000000000
        INIT_46::0000000000000000000000000000000000000000000000000000000000000000
        INIT_47::0000000000000000000000000000000000000000000000000000000000000000
        INIT_48::0000000000000000000000000000000000000000000000000000000000000000
        INIT_49::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_50::0000000000000000000000000000000000000000000000000000000000000000
        INIT_51::0000000000000000000000000000000000000000000000000000000000000000
        INIT_52::0000000000000000000000000000000000000000000000000000000000000000
        INIT_53::0000000000000000000000000000000000000000000000000000000000000000
        INIT_54::0000000000000000000000000000000000000000000000000000000000000000
        INIT_55::0000000000000000000000000000000000000000000000000000000000000000
        INIT_56::0000000000000000000000000000000000000000000000000000000000000000
        INIT_57::0000000000000000000000000000000000000000000000000000000000000000
        INIT_58::0000000000000000000000000000000000000000000000000000000000000000
        INIT_59::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_60::0000000000000000000000000000000000000000000000000000000000000000
        INIT_61::0000000000000000000000000000000000000000000000000000000000000000
        INIT_62::0000000000000000000000000000000000000000000000000000000000000000
        INIT_63::0000000000000000000000000000000000000000000000000000000000000000
        INIT_64::0000000000000000000000000000000000000000000000000000000000000000
        INIT_65::0000000000000000000000000000000000000000000000000000000000000000
        INIT_66::0000000000000000000000000000000000000000000000000000000000000000
        INIT_67::0000000000000000000000000000000000000000000000000000000000000000
        INIT_68::0000000000000000000000000000000000000000000000000000000000000000
        INIT_69::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_70::0000000000000000000000000000000000000000000000000000000000000000
        INIT_71::0000000000000000000000000000000000000000000000000000000000000000
        INIT_72::0000000000000000000000000000000000000000000000000000000000000000
        INIT_73::0000000000000000000000000000000000000000000000000000000000000000
        INIT_74::0000000000000000000000000000000000000000000000000000000000000000
        INIT_75::0000000000000000000000000000000000000000000000000000000000000000
        INIT_76::0000000000000000000000000000000000000000000000000000000000000000
        INIT_77::0000000000000000000000000000000000000000000000000000000000000000
        INIT_78::0000000000000000000000000000000000000000000000000000000000000000
        INIT_79::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_A::000000000  INIT_B::000000000  SRVAL_A::000000000  SRVAL_B::000000000
       "
  ;
inst "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" "RAMB36_EXP",placed BRAM_X26Y10 RAMB36_X1Y2  ,
  cfg " CLKALINV::CLKAL CLKAUINV::CLKAU CLKBLINV::CLKBL CLKBUINV::CLKBU
       DOA_REG::1 DOB_REG::1 ENALINV::ENAL ENAUINV::ENAU ENBLINV::ENBL ENBUINV::ENBU
       RAM_EXTENSION_A::NONE RAM_EXTENSION_B::NONE READ_WIDTH_A::36 READ_WIDTH_B::36
       REGCLKALINV::REGCLKAL REGCLKAUINV::REGCLKAU REGCLKBLINV::REGCLKBL
       REGCLKBUINV::REGCLKBU SAVEDATA::FALSE SSRALINV::SSRAL SSRAUINV::SSRAU
       SSRBLINV::SSRBL SSRBUINV::SSRBU WRITE_MODE_A::WRITE_FIRST WRITE_MODE_B::WRITE_FIRST
       WRITE_WIDTH_A::36 WRITE_WIDTH_B::36 RAMB36_EXP:app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64:
       _BEL_PROP::RAMB36_EXP:SIM_COLLISION_CHECK:ALL
         INITP_00::0000000000000000000000000000000000000000000000000000000000000000
        INITP_01::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07::0000000000000000000000000000000000000000000000000000000000000000
        INITP_08::0000000000000000000000000000000000000000000000000000000000000000
        INITP_09::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0A::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0B::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0C::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0D::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0E::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_00::0000000000000000000000000000000000000000000000000000000000000000
        INIT_01::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_40::0000000000000000000000000000000000000000000000000000000000000000
        INIT_41::0000000000000000000000000000000000000000000000000000000000000000
        INIT_42::0000000000000000000000000000000000000000000000000000000000000000
        INIT_43::0000000000000000000000000000000000000000000000000000000000000000
        INIT_44::0000000000000000000000000000000000000000000000000000000000000000
        INIT_45::0000000000000000000000000000000000000000000000000000000000000000
        INIT_46::0000000000000000000000000000000000000000000000000000000000000000
        INIT_47::0000000000000000000000000000000000000000000000000000000000000000
        INIT_48::0000000000000000000000000000000000000000000000000000000000000000
        INIT_49::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_50::0000000000000000000000000000000000000000000000000000000000000000
        INIT_51::0000000000000000000000000000000000000000000000000000000000000000
        INIT_52::0000000000000000000000000000000000000000000000000000000000000000
        INIT_53::0000000000000000000000000000000000000000000000000000000000000000
        INIT_54::0000000000000000000000000000000000000000000000000000000000000000
        INIT_55::0000000000000000000000000000000000000000000000000000000000000000
        INIT_56::0000000000000000000000000000000000000000000000000000000000000000
        INIT_57::0000000000000000000000000000000000000000000000000000000000000000
        INIT_58::0000000000000000000000000000000000000000000000000000000000000000
        INIT_59::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_60::0000000000000000000000000000000000000000000000000000000000000000
        INIT_61::0000000000000000000000000000000000000000000000000000000000000000
        INIT_62::0000000000000000000000000000000000000000000000000000000000000000
        INIT_63::0000000000000000000000000000000000000000000000000000000000000000
        INIT_64::0000000000000000000000000000000000000000000000000000000000000000
        INIT_65::0000000000000000000000000000000000000000000000000000000000000000
        INIT_66::0000000000000000000000000000000000000000000000000000000000000000
        INIT_67::0000000000000000000000000000000000000000000000000000000000000000
        INIT_68::0000000000000000000000000000000000000000000000000000000000000000
        INIT_69::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_70::0000000000000000000000000000000000000000000000000000000000000000
        INIT_71::0000000000000000000000000000000000000000000000000000000000000000
        INIT_72::0000000000000000000000000000000000000000000000000000000000000000
        INIT_73::0000000000000000000000000000000000000000000000000000000000000000
        INIT_74::0000000000000000000000000000000000000000000000000000000000000000
        INIT_75::0000000000000000000000000000000000000000000000000000000000000000
        INIT_76::0000000000000000000000000000000000000000000000000000000000000000
        INIT_77::0000000000000000000000000000000000000000000000000000000000000000
        INIT_78::0000000000000000000000000000000000000000000000000000000000000000
        INIT_79::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_A::000000000  INIT_B::000000000  SRVAL_A::000000000  SRVAL_B::000000000
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" "GTP_DUAL",placed GT3_X37Y69 GTP_DUAL_X0Y3  ,
  cfg " AC_CAP_DIS_0::FALSE AC_CAP_DIS_1::FALSE ALIGN_COMMA_WORD_0::1 ALIGN_COMMA_WORD_1::1
       CHAN_BOND_1_MAX_SKEW_0::7 CHAN_BOND_1_MAX_SKEW_1::7 CHAN_BOND_2_MAX_SKEW_0::7
       CHAN_BOND_2_MAX_SKEW_1::7 CHAN_BOND_LEVEL_0::3 CHAN_BOND_LEVEL_1::2
       CHAN_BOND_MODE_0::SLAVE CHAN_BOND_MODE_1::SLAVE CHAN_BOND_SEQ_2_USE_0::TRUE
       CHAN_BOND_SEQ_2_USE_1::TRUE CHAN_BOND_SEQ_LEN_0::4 CHAN_BOND_SEQ_LEN_1::4
       CLK25_DIVIDER::4 CLKINDC_B::TRUE CLK_CORRECT_USE_0::TRUE CLK_CORRECT_USE_1::TRUE
       CLK_COR_ADJ_LEN_0::1 CLK_COR_ADJ_LEN_1::1 CLK_COR_DET_LEN_0::1 CLK_COR_DET_LEN_1::1
       CLK_COR_INSERT_IDLE_FLAG_0::FALSE CLK_COR_INSERT_IDLE_FLAG_1::FALSE
       CLK_COR_KEEP_IDLE_0::FALSE CLK_COR_KEEP_IDLE_1::FALSE CLK_COR_MAX_LAT_0::18
       CLK_COR_MAX_LAT_1::18 CLK_COR_MIN_LAT_0::16 CLK_COR_MIN_LAT_1::16
       CLK_COR_PRECEDENCE_0::TRUE CLK_COR_PRECEDENCE_1::TRUE CLK_COR_REPEAT_WAIT_0::5
       CLK_COR_REPEAT_WAIT_1::5 CLK_COR_SEQ_2_USE_0::FALSE CLK_COR_SEQ_2_USE_1::FALSE
       COMMA_DOUBLE_0::FALSE COMMA_DOUBLE_1::FALSE DCLKINV::DCLK DEC_MCOMMA_DETECT_0::TRUE
       DEC_MCOMMA_DETECT_1::TRUE DEC_PCOMMA_DETECT_0::TRUE DEC_PCOMMA_DETECT_1::TRUE
       DEC_VALID_COMMA_ONLY_0::TRUE DEC_VALID_COMMA_ONLY_1::TRUE MCOMMA_DETECT_0::TRUE
       MCOMMA_DETECT_1::TRUE OOB_CLK_DIVIDER::4 OVERSAMPLE_MODE::FALSE PCI_EXPRESS_MODE_0::TRUE
       PCI_EXPRESS_MODE_1::TRUE PCOMMA_DETECT_0::TRUE PCOMMA_DETECT_1::TRUE
       PLL_DIVSEL_FB::5 PLL_DIVSEL_REF::2 PLL_RXDIVSEL_OUT_0::1 PLL_RXDIVSEL_OUT_1::1
       PLL_SATA_0::FALSE PLL_SATA_1::FALSE PLL_STARTUP_EN::TRUE PLL_TXDIVSEL_COMM_OUT::1
       PLL_TXDIVSEL_OUT_0::1 PLL_TXDIVSEL_OUT_1::1 RCV_TERM_GND_0::TRUE
       RCV_TERM_GND_1::TRUE RCV_TERM_MID_0::TRUE RCV_TERM_MID_1::TRUE RCV_TERM_VTTRX_0::FALSE
       RCV_TERM_VTTRX_1::FALSE RXUSRCLK0INV::RXUSRCLK0 RXUSRCLK1INV::RXUSRCLK1
       RXUSRCLK20INV::RXUSRCLK20 RXUSRCLK21INV::RXUSRCLK21 RX_BUFFER_USE_0::TRUE
       RX_BUFFER_USE_1::TRUE RX_CDR_FORCE_ROTATE_0::FALSE RX_CDR_FORCE_ROTATE_1::FALSE
       RX_DECODE_SEQ_MATCH_0::TRUE RX_DECODE_SEQ_MATCH_1::TRUE RX_LOSS_OF_SYNC_FSM_0::FALSE
       RX_LOSS_OF_SYNC_FSM_1::FALSE RX_LOS_INVALID_INCR_0::8 RX_LOS_INVALID_INCR_1::8
       RX_LOS_THRESHOLD_0::128 RX_LOS_THRESHOLD_1::128 RX_SLIDE_MODE_0::PCS
       RX_SLIDE_MODE_1::PCS RX_STATUS_FMT_0::PCIE RX_STATUS_FMT_1::PCIE
       RX_XCLK_SEL_0::RXREC RX_XCLK_SEL_1::RXREC SATA_MAX_BURST_0::7 SATA_MAX_BURST_1::7
       SATA_MAX_INIT_0::22 SATA_MAX_INIT_1::22 SATA_MAX_WAKE_0::7 SATA_MAX_WAKE_1::7
       SATA_MIN_BURST_0::4 SATA_MIN_BURST_1::4 SATA_MIN_INIT_0::12 SATA_MIN_INIT_1::12
       SATA_MIN_WAKE_0::4 SATA_MIN_WAKE_1::4 SYS_CLK_EN::FALSE TERMINATION_IMP_0::50
       TERMINATION_IMP_1::50 TERMINATION_OVRD::FALSE TXOUTCLK_SEL_0::0 TXOUTCLK_SEL_1::0
       TXUSRCLK0INV::TXUSRCLK0_B TXUSRCLK1INV::TXUSRCLK1_B TXUSRCLK20INV::TXUSRCLK20_B
       TXUSRCLK21INV::TXUSRCLK21_B TX_BUFFER_USE_0::TRUE TX_BUFFER_USE_1::TRUE
       TX_DIFF_BOOST_0::TRUE TX_DIFF_BOOST_1::TRUE TX_SYNC_FILTERB::1 TX_XCLK_SEL_0::TXOUT
       TX_XCLK_SEL_1::TXOUT GTP_DUAL:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i:
         CHAN_BOND_SEQ_1_1_0::0001001010  CHAN_BOND_SEQ_1_1_1::0001001010
        CHAN_BOND_SEQ_1_2_0::0001001010  CHAN_BOND_SEQ_1_2_1::0001001010
        CHAN_BOND_SEQ_1_3_0::0001001010  CHAN_BOND_SEQ_1_3_1::0001001010
        CHAN_BOND_SEQ_1_4_0::0110111100  CHAN_BOND_SEQ_1_4_1::0110111100
        CHAN_BOND_SEQ_1_ENABLE_0::1111  CHAN_BOND_SEQ_1_ENABLE_1::1111 
       CHAN_BOND_SEQ_2_1_0::0100111100  CHAN_BOND_SEQ_2_1_1::0100111100
        CHAN_BOND_SEQ_2_2_0::0100111100  CHAN_BOND_SEQ_2_2_1::0100111100
        CHAN_BOND_SEQ_2_3_0::0110111100  CHAN_BOND_SEQ_2_3_1::0110111100
        CHAN_BOND_SEQ_2_4_0::0100011100  CHAN_BOND_SEQ_2_4_1::0100011100
        CHAN_BOND_SEQ_2_ENABLE_0::1111  CHAN_BOND_SEQ_2_ENABLE_1::1111 
       CLK_COR_SEQ_1_1_0::0100011100  CLK_COR_SEQ_1_1_1::0100011100  CLK_COR_SEQ_1_2_0::0000000000
        CLK_COR_SEQ_1_2_1::0000000000  CLK_COR_SEQ_1_3_0::0000000000  CLK_COR_SEQ_1_3_1::0000000000
        CLK_COR_SEQ_1_4_0::0000000000  CLK_COR_SEQ_1_4_1::0000000000  CLK_COR_SEQ_1_ENABLE_0::1111
        CLK_COR_SEQ_1_ENABLE_1::1111  CLK_COR_SEQ_2_1_0::0000000000  CLK_COR_SEQ_2_1_1::0000000000
        CLK_COR_SEQ_2_2_0::0000000000  CLK_COR_SEQ_2_2_1::0000000000  CLK_COR_SEQ_2_3_0::0000000000
        CLK_COR_SEQ_2_3_1::0000000000  CLK_COR_SEQ_2_4_0::0000000000  CLK_COR_SEQ_2_4_1::0000000000
        CLK_COR_SEQ_2_ENABLE_0::1111  CLK_COR_SEQ_2_ENABLE_1::1111  COMMA_10B_ENABLE_0::1111111111
        COMMA_10B_ENABLE_1::1111111111  COM_BURST_VAL_0::1111  COM_BURST_VAL_1::1111
        MCOMMA_10B_VALUE_0::1010000011  MCOMMA_10B_VALUE_1::1010000011 
       OOBDETECT_THRESHOLD_0::010  OOBDETECT_THRESHOLD_1::010  PCOMMA_10B_VALUE_0::0101111100
        PCOMMA_10B_VALUE_1::0101111100  PCS_COM_CFG::1680a0e  PLLLKDET_CFG::111
        PMA_CDR_SCAN_0::6C08040  PMA_CDR_SCAN_1::6C08040  PMA_COM_CFG::00000000000000000000000
        PMA_RX_CFG_0::0DCE089  PMA_RX_CFG_1::0DCE089  PRBS_ERR_THRESHOLD_0::00000001
        PRBS_ERR_THRESHOLD_1::00000001  SATA_BURST_VAL_0::100  SATA_BURST_VAL_1::100
        SATA_IDLE_VAL_0::011  SATA_IDLE_VAL_1::011  TERMINATION_CTRL::10100
        TRANS_TIME_FROM_P2_0::003C  TRANS_TIME_FROM_P2_1::003C  TRANS_TIME_NON_P2_0::0019
        TRANS_TIME_NON_P2_1::0019  TRANS_TIME_TO_P2_0::0064  TRANS_TIME_TO_P2_1::0064
        TXRX_INVERT_0::00000  TXRX_INVERT_1::00000  TX_DETECT_RX_CFG_0::1832
        TX_DETECT_RX_CFG_1::1832 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" "PLL_ADV",placed CMT_X17Y20 PLL_ADV_X0Y2  ,
  cfg " BANDWIDTH::OPTIMIZED CLKBRSTINV::#OFF CLKFBOUT_DESKEW_ADJUST::0
       CLKINSELINV::CLKINSEL CLKOUT0_DESKEW_ADJUST::0 CLKOUT1_DESKEW_ADJUST::0
       CLKOUT2_DESKEW_ADJUST::0 CLKOUT3_DESKEW_ADJUST::0 CLKOUT4_DESKEW_ADJUST::0
       CLKOUT5_DESKEW_ADJUST::0 CMT_TEST_CLK_SEL::7 COMPENSATION::SYSTEM_SYNCHRONOUS
       DIVCLK_DIVIDE::1 ENOUTSYNCINV::#OFF EN_REL::FALSE LOCK_FAST_FILTER::HIGH
       LOCK_SLOW_FILTER::HIGH MANPDLFINV::#OFF MANPULFINV::#OFF PLL_2_DCM1_CLK_SEL::6
       PLL_2_DCM2_CLK_SEL::6 PLL_AVDD_COMP_SET::3 PLL_AVDD_VBG_PD::1 PLL_AVDD_VBG_SEL::9
       PLL_CLK0MX::0 PLL_CLK1MX::0 PLL_CLK2MX::0 PLL_CLK3MX::0 PLL_CLK4MX::0
       PLL_CLK5MX::0 PLL_CLKBURST_CNT::0 PLL_CLKBURST_ENABLE::FALSE PLL_CLKCNTRL::0
       PLL_CLKFBMX::0 PLL_CLKFBOUT2_EDGE::TRUE PLL_CLKFBOUT2_NOCOUNT::TRUE
       PLL_CLKFBOUT_EDGE::#OFF PLL_CLKFBOUT_EN::#OFF PLL_CLKFBOUT_NOCOUNT::#OFF
       PLL_CLKFB_MUX_SEL::0 PLL_CLKIN_MUX_SEL::0 PLL_CLKOUT0_EDGE::#OFF
       PLL_CLKOUT0_EN::#OFF PLL_CLKOUT0_NOCOUNT::#OFF PLL_CLKOUT1_EDGE::#OFF
       PLL_CLKOUT1_EN::#OFF PLL_CLKOUT1_NOCOUNT::#OFF PLL_CLKOUT2_EDGE::#OFF
       PLL_CLKOUT2_EN::#OFF PLL_CLKOUT2_NOCOUNT::#OFF PLL_CLKOUT3_EDGE::#OFF
       PLL_CLKOUT3_EN::#OFF PLL_CLKOUT3_NOCOUNT::#OFF PLL_CLKOUT4_EDGE::#OFF
       PLL_CLKOUT4_EN::#OFF PLL_CLKOUT4_NOCOUNT::#OFF PLL_CLKOUT5_EDGE::#OFF
       PLL_CLKOUT5_EN::#OFF PLL_CLKOUT5_NOCOUNT::#OFF PLL_CP::#OFF PLL_CP_BIAS_TRIP_SHIFT::FALSE
       PLL_CP_RES::1 PLL_DIRECT_PATH_CNTRL::FALSE PLL_DIVCLK_EDGE::#OFF
       PLL_DIVCLK_NOCOUNT::#OFF PLL_DVDD_COMP_SET::3 PLL_DVDD_VBG_PD::1
       PLL_DVDD_VBG_SEL::9 PLL_EN::FALSE PLL_EN_DLY::#OFF PLL_EN_TCLK0::FALSE
       PLL_EN_TCLK1::FALSE PLL_EN_TCLK2::FALSE PLL_EN_TCLK3::FALSE PLL_EN_TCLK4::FALSE
       PLL_EN_VCO0::TRUE PLL_EN_VCO1::TRUE PLL_EN_VCO2::TRUE PLL_EN_VCO3::TRUE
       PLL_EN_VCO4::TRUE PLL_EN_VCO5::TRUE PLL_EN_VCO6::TRUE PLL_EN_VCO7::TRUE
       PLL_EN_VCO_DIV1::FALSE PLL_EN_VCO_DIV6::FALSE PLL_INC_FLOCK::TRUE
       PLL_INC_SLOCK::TRUE PLL_INTFB::#OFF PLL_LFHF::#OFF PLL_LF_NEN::3
       PLL_LF_PEN::0 PLL_LOCK_CNT::63 PLL_LOCK_CNT_RST_FAST::FALSE PLL_MAN_LF_EN::FALSE
       PLL_NBTI_EN::FALSE PLL_PFD_CNTRL::8 PLL_PFD_DLY::1 PLL_PMCD_MODE::FALSE
       PLL_PWRD_CFG::FALSE PLL_RES::#OFF PLL_SEL_SLIPD::FALSE PLL_SKEW_CNTRL::0
       PLL_TCK4_SEL::0 PLL_UNLOCK_CNT::4 PLL_UNLOCK_CNT_RST_FAST::FALSE
       PLL_VLFHIGH_DIS::FALSE RELINV::#OFF RESET_ON_LOSS_OF_LOCK::FALSE
       RSTINV::RST_B RST_DEASSERT_CLK::CLKIN1 SKEWCLKIN1INV::#OFF SKEWCLKIN2INV::#OFF
       SKEWRSTINV::#OFF SKEWSTBINV::#OFF WAIT_DCM1_LOCK::FALSE WAIT_DCM2_LOCK::FALSE
       PLL_ADV:ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:
         CLKFBOUT_MULT::5  CLKFBOUT_PHASE::0.0  CLKIN1_PERIOD::10.0000000000000000
        CLKIN2_PERIOD::10.0000000000000000  CLKOUT0_DIVIDE::2  CLKOUT0_DUTY_CYCLE::0.5
        CLKOUT0_PHASE::0.0  CLKOUT1_DIVIDE::4  CLKOUT1_DUTY_CYCLE::0.5 
       CLKOUT1_PHASE::0.0  CLKOUT2_DIVIDE::1  CLKOUT2_DUTY_CYCLE::0.5  CLKOUT2_PHASE::0.0
        CLKOUT3_DIVIDE::1  CLKOUT3_DUTY_CYCLE::0.5  CLKOUT3_PHASE::0.0 
       CLKOUT4_DIVIDE::1  CLKOUT4_DUTY_CYCLE::0.5  CLKOUT4_PHASE::0.0  CLKOUT5_DIVIDE::1
        CLKOUT5_DUTY_CYCLE::0.5  CLKOUT5_PHASE::0.0  PLL_CLKFBOUT2_DT::000000
        PLL_CLKFBOUT2_HT::000001  PLL_CLKFBOUT2_LT::000001  PLL_EN_CNTRL::001110110000111100100001010110100000101100100000000001001100010111100110100110
        PLL_FLOCK::000000  PLL_LOCK_FB_P1::01000  PLL_LOCK_FB_P2::01000
        PLL_LOCK_REF_P1::01000  PLL_LOCK_REF_P2::01000  PLL_MISC::0000 
       PLL_OPT_INV::000000  REF_JITTER::0.1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" "GTP_DUAL",placed GT3_X37Y9 GTP_DUAL_X0Y0  ,
  cfg " AC_CAP_DIS_0::FALSE AC_CAP_DIS_1::FALSE ALIGN_COMMA_WORD_0::1 ALIGN_COMMA_WORD_1::1
       CHAN_BOND_1_MAX_SKEW_0::7 CHAN_BOND_1_MAX_SKEW_1::7 CHAN_BOND_2_MAX_SKEW_0::7
       CHAN_BOND_2_MAX_SKEW_1::7 CHAN_BOND_LEVEL_0::1 CHAN_BOND_LEVEL_1::0
       CHAN_BOND_MODE_0::SLAVE CHAN_BOND_MODE_1::SLAVE CHAN_BOND_SEQ_2_USE_0::TRUE
       CHAN_BOND_SEQ_2_USE_1::TRUE CHAN_BOND_SEQ_LEN_0::4 CHAN_BOND_SEQ_LEN_1::4
       CLK25_DIVIDER::4 CLKINDC_B::TRUE CLK_CORRECT_USE_0::TRUE CLK_CORRECT_USE_1::TRUE
       CLK_COR_ADJ_LEN_0::1 CLK_COR_ADJ_LEN_1::1 CLK_COR_DET_LEN_0::1 CLK_COR_DET_LEN_1::1
       CLK_COR_INSERT_IDLE_FLAG_0::FALSE CLK_COR_INSERT_IDLE_FLAG_1::FALSE
       CLK_COR_KEEP_IDLE_0::FALSE CLK_COR_KEEP_IDLE_1::FALSE CLK_COR_MAX_LAT_0::18
       CLK_COR_MAX_LAT_1::18 CLK_COR_MIN_LAT_0::16 CLK_COR_MIN_LAT_1::16
       CLK_COR_PRECEDENCE_0::TRUE CLK_COR_PRECEDENCE_1::TRUE CLK_COR_REPEAT_WAIT_0::5
       CLK_COR_REPEAT_WAIT_1::5 CLK_COR_SEQ_2_USE_0::FALSE CLK_COR_SEQ_2_USE_1::FALSE
       COMMA_DOUBLE_0::FALSE COMMA_DOUBLE_1::FALSE DCLKINV::DCLK DEC_MCOMMA_DETECT_0::TRUE
       DEC_MCOMMA_DETECT_1::TRUE DEC_PCOMMA_DETECT_0::TRUE DEC_PCOMMA_DETECT_1::TRUE
       DEC_VALID_COMMA_ONLY_0::TRUE DEC_VALID_COMMA_ONLY_1::TRUE MCOMMA_DETECT_0::TRUE
       MCOMMA_DETECT_1::TRUE OOB_CLK_DIVIDER::4 OVERSAMPLE_MODE::FALSE PCI_EXPRESS_MODE_0::TRUE
       PCI_EXPRESS_MODE_1::TRUE PCOMMA_DETECT_0::TRUE PCOMMA_DETECT_1::TRUE
       PLL_DIVSEL_FB::5 PLL_DIVSEL_REF::2 PLL_RXDIVSEL_OUT_0::1 PLL_RXDIVSEL_OUT_1::1
       PLL_SATA_0::FALSE PLL_SATA_1::FALSE PLL_STARTUP_EN::TRUE PLL_TXDIVSEL_COMM_OUT::1
       PLL_TXDIVSEL_OUT_0::1 PLL_TXDIVSEL_OUT_1::1 RCV_TERM_GND_0::TRUE
       RCV_TERM_GND_1::TRUE RCV_TERM_MID_0::TRUE RCV_TERM_MID_1::TRUE RCV_TERM_VTTRX_0::FALSE
       RCV_TERM_VTTRX_1::FALSE RXUSRCLK0INV::RXUSRCLK0 RXUSRCLK1INV::RXUSRCLK1
       RXUSRCLK20INV::RXUSRCLK20 RXUSRCLK21INV::RXUSRCLK21 RX_BUFFER_USE_0::TRUE
       RX_BUFFER_USE_1::TRUE RX_CDR_FORCE_ROTATE_0::FALSE RX_CDR_FORCE_ROTATE_1::FALSE
       RX_DECODE_SEQ_MATCH_0::TRUE RX_DECODE_SEQ_MATCH_1::TRUE RX_LOSS_OF_SYNC_FSM_0::FALSE
       RX_LOSS_OF_SYNC_FSM_1::FALSE RX_LOS_INVALID_INCR_0::8 RX_LOS_INVALID_INCR_1::8
       RX_LOS_THRESHOLD_0::128 RX_LOS_THRESHOLD_1::128 RX_SLIDE_MODE_0::PCS
       RX_SLIDE_MODE_1::PCS RX_STATUS_FMT_0::PCIE RX_STATUS_FMT_1::PCIE
       RX_XCLK_SEL_0::RXREC RX_XCLK_SEL_1::RXREC SATA_MAX_BURST_0::7 SATA_MAX_BURST_1::7
       SATA_MAX_INIT_0::22 SATA_MAX_INIT_1::22 SATA_MAX_WAKE_0::7 SATA_MAX_WAKE_1::7
       SATA_MIN_BURST_0::4 SATA_MIN_BURST_1::4 SATA_MIN_INIT_0::12 SATA_MIN_INIT_1::12
       SATA_MIN_WAKE_0::4 SATA_MIN_WAKE_1::4 SYS_CLK_EN::FALSE TERMINATION_IMP_0::50
       TERMINATION_IMP_1::50 TERMINATION_OVRD::FALSE TXOUTCLK_SEL_0::0 TXOUTCLK_SEL_1::0
       TXUSRCLK0INV::TXUSRCLK0_B TXUSRCLK1INV::TXUSRCLK1_B TXUSRCLK20INV::TXUSRCLK20_B
       TXUSRCLK21INV::TXUSRCLK21_B TX_BUFFER_USE_0::TRUE TX_BUFFER_USE_1::TRUE
       TX_DIFF_BOOST_0::TRUE TX_DIFF_BOOST_1::TRUE TX_SYNC_FILTERB::1 TX_XCLK_SEL_0::TXOUT
       TX_XCLK_SEL_1::TXOUT GTP_DUAL:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i:
         CHAN_BOND_SEQ_1_1_0::0001001010  CHAN_BOND_SEQ_1_1_1::0001001010
        CHAN_BOND_SEQ_1_2_0::0001001010  CHAN_BOND_SEQ_1_2_1::0001001010
        CHAN_BOND_SEQ_1_3_0::0001001010  CHAN_BOND_SEQ_1_3_1::0001001010
        CHAN_BOND_SEQ_1_4_0::0110111100  CHAN_BOND_SEQ_1_4_1::0110111100
        CHAN_BOND_SEQ_1_ENABLE_0::1111  CHAN_BOND_SEQ_1_ENABLE_1::1111 
       CHAN_BOND_SEQ_2_1_0::0100111100  CHAN_BOND_SEQ_2_1_1::0100111100
        CHAN_BOND_SEQ_2_2_0::0100111100  CHAN_BOND_SEQ_2_2_1::0100111100
        CHAN_BOND_SEQ_2_3_0::0110111100  CHAN_BOND_SEQ_2_3_1::0110111100
        CHAN_BOND_SEQ_2_4_0::0100011100  CHAN_BOND_SEQ_2_4_1::0100011100
        CHAN_BOND_SEQ_2_ENABLE_0::1111  CHAN_BOND_SEQ_2_ENABLE_1::1111 
       CLK_COR_SEQ_1_1_0::0100011100  CLK_COR_SEQ_1_1_1::0100011100  CLK_COR_SEQ_1_2_0::0000000000
        CLK_COR_SEQ_1_2_1::0000000000  CLK_COR_SEQ_1_3_0::0000000000  CLK_COR_SEQ_1_3_1::0000000000
        CLK_COR_SEQ_1_4_0::0000000000  CLK_COR_SEQ_1_4_1::0000000000  CLK_COR_SEQ_1_ENABLE_0::1111
        CLK_COR_SEQ_1_ENABLE_1::1111  CLK_COR_SEQ_2_1_0::0000000000  CLK_COR_SEQ_2_1_1::0000000000
        CLK_COR_SEQ_2_2_0::0000000000  CLK_COR_SEQ_2_2_1::0000000000  CLK_COR_SEQ_2_3_0::0000000000
        CLK_COR_SEQ_2_3_1::0000000000  CLK_COR_SEQ_2_4_0::0000000000  CLK_COR_SEQ_2_4_1::0000000000
        CLK_COR_SEQ_2_ENABLE_0::1111  CLK_COR_SEQ_2_ENABLE_1::1111  COMMA_10B_ENABLE_0::1111111111
        COMMA_10B_ENABLE_1::1111111111  COM_BURST_VAL_0::1111  COM_BURST_VAL_1::1111
        MCOMMA_10B_VALUE_0::1010000011  MCOMMA_10B_VALUE_1::1010000011 
       OOBDETECT_THRESHOLD_0::010  OOBDETECT_THRESHOLD_1::010  PCOMMA_10B_VALUE_0::0101111100
        PCOMMA_10B_VALUE_1::0101111100  PCS_COM_CFG::1680a0e  PLLLKDET_CFG::111
        PMA_CDR_SCAN_0::6C08040  PMA_CDR_SCAN_1::6C08040  PMA_COM_CFG::00000000000000000000000
        PMA_RX_CFG_0::0DCE089  PMA_RX_CFG_1::0DCE089  PRBS_ERR_THRESHOLD_0::00000001
        PRBS_ERR_THRESHOLD_1::00000001  SATA_BURST_VAL_0::100  SATA_BURST_VAL_1::100
        SATA_IDLE_VAL_0::011  SATA_IDLE_VAL_1::011  TERMINATION_CTRL::10100
        TRANS_TIME_FROM_P2_0::003C  TRANS_TIME_FROM_P2_1::003C  TRANS_TIME_NON_P2_0::0019
        TRANS_TIME_NON_P2_1::0019  TRANS_TIME_TO_P2_0::0064  TRANS_TIME_TO_P2_1::0064
        TXRX_INVERT_0::00000  TXRX_INVERT_1::00000  TX_DETECT_RX_CFG_0::1832
        TX_DETECT_RX_CFG_1::1832 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo" "RAMB36SDP_EXP",placed BRAM_X5Y5 RAMB36_X0Y1  ,
  cfg " DO_REG::0 EN_ECC_READ::FALSE EN_ECC_SCRUB::FALSE EN_ECC_WRITE::FALSE
       RDCLKLINV::RDCLKL RDCLKUINV::RDCLKU RDENLINV::RDENL RDENUINV::RDENU
       RDRCLKLINV::RDRCLKL RDRCLKUINV::RDRCLKU SAVEDATA::FALSE SSRLINV::SSRL
       SSRUINV::SSRU WRCLKLINV::WRCLKL WRCLKUINV::WRCLKU WRENLINV::WRENL
       WRENUINV::WRENU RAMB36SDP_EXP:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo:
       _BEL_PROP::RAMB36SDP_EXP:SIM_COLLISION_CHECK:NONE
         INIT::000000000000000000  INITP_00::0000000000000000000000000000000000000000000000000000000000000000
        INITP_01::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07::0000000000000000000000000000000000000000000000000000000000000000
        INITP_08::0000000000000000000000000000000000000000000000000000000000000000
        INITP_09::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0A::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0B::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0C::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0D::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0E::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_00::0000000000000000000000000000000000000000000000000000000000000000
        INIT_01::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_40::0000000000000000000000000000000000000000000000000000000000000000
        INIT_41::0000000000000000000000000000000000000000000000000000000000000000
        INIT_42::0000000000000000000000000000000000000000000000000000000000000000
        INIT_43::0000000000000000000000000000000000000000000000000000000000000000
        INIT_44::0000000000000000000000000000000000000000000000000000000000000000
        INIT_45::0000000000000000000000000000000000000000000000000000000000000000
        INIT_46::0000000000000000000000000000000000000000000000000000000000000000
        INIT_47::0000000000000000000000000000000000000000000000000000000000000000
        INIT_48::0000000000000000000000000000000000000000000000000000000000000000
        INIT_49::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_50::0000000000000000000000000000000000000000000000000000000000000000
        INIT_51::0000000000000000000000000000000000000000000000000000000000000000
        INIT_52::0000000000000000000000000000000000000000000000000000000000000000
        INIT_53::0000000000000000000000000000000000000000000000000000000000000000
        INIT_54::0000000000000000000000000000000000000000000000000000000000000000
        INIT_55::0000000000000000000000000000000000000000000000000000000000000000
        INIT_56::0000000000000000000000000000000000000000000000000000000000000000
        INIT_57::0000000000000000000000000000000000000000000000000000000000000000
        INIT_58::0000000000000000000000000000000000000000000000000000000000000000
        INIT_59::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_60::0000000000000000000000000000000000000000000000000000000000000000
        INIT_61::0000000000000000000000000000000000000000000000000000000000000000
        INIT_62::0000000000000000000000000000000000000000000000000000000000000000
        INIT_63::0000000000000000000000000000000000000000000000000000000000000000
        INIT_64::0000000000000000000000000000000000000000000000000000000000000000
        INIT_65::0000000000000000000000000000000000000000000000000000000000000000
        INIT_66::0000000000000000000000000000000000000000000000000000000000000000
        INIT_67::0000000000000000000000000000000000000000000000000000000000000000
        INIT_68::0000000000000000000000000000000000000000000000000000000000000000
        INIT_69::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_70::0000000000000000000000000000000000000000000000000000000000000000
        INIT_71::0000000000000000000000000000000000000000000000000000000000000000
        INIT_72::0000000000000000000000000000000000000000000000000000000000000000
        INIT_73::0000000000000000000000000000000000000000000000000000000000000000
        INIT_74::0000000000000000000000000000000000000000000000000000000000000000
        INIT_75::0000000000000000000000000000000000000000000000000000000000000000
        INIT_76::0000000000000000000000000000000000000000000000000000000000000000
        INIT_77::0000000000000000000000000000000000000000000000000000000000000000
        INIT_78::0000000000000000000000000000000000000000000000000000000000000000
        INIT_79::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7F::0000000000000000000000000000000000000000000000000000000000000000
        SRVAL::000000000000000000 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst" "RAMB36_EXP",placed BRAM_X26Y40 RAMB36_X1Y8  ,
  cfg " CLKALINV::CLKAL CLKAUINV::CLKAU CLKBLINV::CLKBL CLKBUINV::CLKBU
       DOA_REG::0 DOB_REG::1 ENALINV::ENAL ENAUINV::ENAU ENBLINV::ENBL ENBUINV::ENBU
       RAM_EXTENSION_A::NONE RAM_EXTENSION_B::NONE READ_WIDTH_A::36 READ_WIDTH_B::36
       REGCLKALINV::REGCLKAL REGCLKAUINV::REGCLKAU REGCLKBLINV::REGCLKBL
       REGCLKBUINV::REGCLKBU SAVEDATA::FALSE SSRALINV::SSRAL SSRAUINV::SSRAU
       SSRBLINV::SSRBL SSRBUINV::SSRBU WRITE_MODE_A::READ_FIRST WRITE_MODE_B::READ_FIRST
       WRITE_WIDTH_A::36 WRITE_WIDTH_B::36 RAMB36_EXP:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst:
       _BEL_PROP::RAMB36_EXP:SIM_COLLISION_CHECK:ALL
         INITP_00::0000000000000000000000000000000000000000000000000000000000000000
        INITP_01::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07::0000000000000000000000000000000000000000000000000000000000000000
        INITP_08::0000000000000000000000000000000000000000000000000000000000000000
        INITP_09::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0A::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0B::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0C::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0D::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0E::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_00::0000000000000000000000000000000000000000000000000000000000000000
        INIT_01::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_40::0000000000000000000000000000000000000000000000000000000000000000
        INIT_41::0000000000000000000000000000000000000000000000000000000000000000
        INIT_42::0000000000000000000000000000000000000000000000000000000000000000
        INIT_43::0000000000000000000000000000000000000000000000000000000000000000
        INIT_44::0000000000000000000000000000000000000000000000000000000000000000
        INIT_45::0000000000000000000000000000000000000000000000000000000000000000
        INIT_46::0000000000000000000000000000000000000000000000000000000000000000
        INIT_47::0000000000000000000000000000000000000000000000000000000000000000
        INIT_48::0000000000000000000000000000000000000000000000000000000000000000
        INIT_49::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_50::0000000000000000000000000000000000000000000000000000000000000000
        INIT_51::0000000000000000000000000000000000000000000000000000000000000000
        INIT_52::0000000000000000000000000000000000000000000000000000000000000000
        INIT_53::0000000000000000000000000000000000000000000000000000000000000000
        INIT_54::0000000000000000000000000000000000000000000000000000000000000000
        INIT_55::0000000000000000000000000000000000000000000000000000000000000000
        INIT_56::0000000000000000000000000000000000000000000000000000000000000000
        INIT_57::0000000000000000000000000000000000000000000000000000000000000000
        INIT_58::0000000000000000000000000000000000000000000000000000000000000000
        INIT_59::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_60::0000000000000000000000000000000000000000000000000000000000000000
        INIT_61::0000000000000000000000000000000000000000000000000000000000000000
        INIT_62::0000000000000000000000000000000000000000000000000000000000000000
        INIT_63::0000000000000000000000000000000000000000000000000000000000000000
        INIT_64::0000000000000000000000000000000000000000000000000000000000000000
        INIT_65::0000000000000000000000000000000000000000000000000000000000000000
        INIT_66::0000000000000000000000000000000000000000000000000000000000000000
        INIT_67::0000000000000000000000000000000000000000000000000000000000000000
        INIT_68::0000000000000000000000000000000000000000000000000000000000000000
        INIT_69::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_70::0000000000000000000000000000000000000000000000000000000000000000
        INIT_71::0000000000000000000000000000000000000000000000000000000000000000
        INIT_72::0000000000000000000000000000000000000000000000000000000000000000
        INIT_73::0000000000000000000000000000000000000000000000000000000000000000
        INIT_74::0000000000000000000000000000000000000000000000000000000000000000
        INIT_75::0000000000000000000000000000000000000000000000000000000000000000
        INIT_76::0000000000000000000000000000000000000000000000000000000000000000
        INIT_77::0000000000000000000000000000000000000000000000000000000000000000
        INIT_78::0000000000000000000000000000000000000000000000000000000000000000
        INIT_79::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_A::000000000  INIT_B::000000000  SRVAL_A::000000000  SRVAL_B::000000000
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst" "RAMB36_EXP",placed BRAM_X26Y35 RAMB36_X1Y7  ,
  cfg " CLKALINV::CLKAL CLKAUINV::CLKAU CLKBLINV::CLKBL CLKBUINV::CLKBU
       DOA_REG::0 DOB_REG::1 ENALINV::ENAL ENAUINV::ENAU ENBLINV::ENBL ENBUINV::ENBU
       RAM_EXTENSION_A::NONE RAM_EXTENSION_B::NONE READ_WIDTH_A::36 READ_WIDTH_B::36
       REGCLKALINV::REGCLKAL REGCLKAUINV::REGCLKAU REGCLKBLINV::REGCLKBL
       REGCLKBUINV::REGCLKBU SAVEDATA::FALSE SSRALINV::SSRAL SSRAUINV::SSRAU
       SSRBLINV::SSRBL SSRBUINV::SSRBU WRITE_MODE_A::READ_FIRST WRITE_MODE_B::READ_FIRST
       WRITE_WIDTH_A::36 WRITE_WIDTH_B::36 RAMB36_EXP:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst:
       _BEL_PROP::RAMB36_EXP:SIM_COLLISION_CHECK:ALL
         INITP_00::0000000000000000000000000000000000000000000000000000000000000000
        INITP_01::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07::0000000000000000000000000000000000000000000000000000000000000000
        INITP_08::0000000000000000000000000000000000000000000000000000000000000000
        INITP_09::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0A::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0B::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0C::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0D::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0E::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_00::0000000000000000000000000000000000000000000000000000000000000000
        INIT_01::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_40::0000000000000000000000000000000000000000000000000000000000000000
        INIT_41::0000000000000000000000000000000000000000000000000000000000000000
        INIT_42::0000000000000000000000000000000000000000000000000000000000000000
        INIT_43::0000000000000000000000000000000000000000000000000000000000000000
        INIT_44::0000000000000000000000000000000000000000000000000000000000000000
        INIT_45::0000000000000000000000000000000000000000000000000000000000000000
        INIT_46::0000000000000000000000000000000000000000000000000000000000000000
        INIT_47::0000000000000000000000000000000000000000000000000000000000000000
        INIT_48::0000000000000000000000000000000000000000000000000000000000000000
        INIT_49::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_50::0000000000000000000000000000000000000000000000000000000000000000
        INIT_51::0000000000000000000000000000000000000000000000000000000000000000
        INIT_52::0000000000000000000000000000000000000000000000000000000000000000
        INIT_53::0000000000000000000000000000000000000000000000000000000000000000
        INIT_54::0000000000000000000000000000000000000000000000000000000000000000
        INIT_55::0000000000000000000000000000000000000000000000000000000000000000
        INIT_56::0000000000000000000000000000000000000000000000000000000000000000
        INIT_57::0000000000000000000000000000000000000000000000000000000000000000
        INIT_58::0000000000000000000000000000000000000000000000000000000000000000
        INIT_59::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_60::0000000000000000000000000000000000000000000000000000000000000000
        INIT_61::0000000000000000000000000000000000000000000000000000000000000000
        INIT_62::0000000000000000000000000000000000000000000000000000000000000000
        INIT_63::0000000000000000000000000000000000000000000000000000000000000000
        INIT_64::0000000000000000000000000000000000000000000000000000000000000000
        INIT_65::0000000000000000000000000000000000000000000000000000000000000000
        INIT_66::0000000000000000000000000000000000000000000000000000000000000000
        INIT_67::0000000000000000000000000000000000000000000000000000000000000000
        INIT_68::0000000000000000000000000000000000000000000000000000000000000000
        INIT_69::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_70::0000000000000000000000000000000000000000000000000000000000000000
        INIT_71::0000000000000000000000000000000000000000000000000000000000000000
        INIT_72::0000000000000000000000000000000000000000000000000000000000000000
        INIT_73::0000000000000000000000000000000000000000000000000000000000000000
        INIT_74::0000000000000000000000000000000000000000000000000000000000000000
        INIT_75::0000000000000000000000000000000000000000000000000000000000000000
        INIT_76::0000000000000000000000000000000000000000000000000000000000000000
        INIT_77::0000000000000000000000000000000000000000000000000000000000000000
        INIT_78::0000000000000000000000000000000000000000000000000000000000000000
        INIT_79::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_A::000000000  INIT_B::000000000  SRVAL_A::000000000  SRVAL_B::000000000
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg" "BUFG",placed CLK_BUFGMUX_X47Y66 BUFGCTRL_X0Y2  ,
  cfg " BUFG:ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2" "BUFG",placed CLK_BUFGMUX_X47Y66 BUFGCTRL_X0Y3  ,
  cfg " BUFG:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2: "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg" "BUFG",placed CLK_BUFGMUX_X47Y66 BUFGCTRL_X0Y8  ,
  cfg " BUFG:ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.clkfbin_pll_bufg" "BUFG",placed CLK_BUFGMUX_X47Y66 BUFGCTRL_X0Y1  ,
  cfg " BUFG:ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.clkfbin_pll_bufg:
       "
  ;
inst "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" "RAMB36_EXP",placed BRAM_X26Y15 RAMB36_X1Y3  ,
  cfg " CLKALINV::CLKAL CLKAUINV::CLKAU CLKBLINV::CLKBL CLKBUINV::CLKBU
       DOA_REG::1 DOB_REG::1 ENALINV::ENAL ENAUINV::ENAU ENBLINV::ENBL ENBUINV::ENBU
       RAM_EXTENSION_A::NONE RAM_EXTENSION_B::NONE READ_WIDTH_A::36 READ_WIDTH_B::36
       REGCLKALINV::REGCLKAL REGCLKAUINV::REGCLKAU REGCLKBLINV::REGCLKBL
       REGCLKBUINV::REGCLKBU SAVEDATA::FALSE SSRALINV::SSRAL SSRAUINV::SSRAU
       SSRBLINV::SSRBL SSRBUINV::SSRBU WRITE_MODE_A::WRITE_FIRST WRITE_MODE_B::WRITE_FIRST
       WRITE_WIDTH_A::36 WRITE_WIDTH_B::36 RAMB36_EXP:app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom:
       _BEL_PROP::RAMB36_EXP:SIM_COLLISION_CHECK:ALL
         INITP_00::0000000000000000000000000000000000000000000000000000000000000000
        INITP_01::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07::0000000000000000000000000000000000000000000000000000000000000000
        INITP_08::0000000000000000000000000000000000000000000000000000000000000000
        INITP_09::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0A::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0B::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0C::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0D::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0E::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_00::0000000000000000000000000000000000000000000000000000000000000000
        INIT_01::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_40::0000000000000000000000000000000000000000000000000000000000000000
        INIT_41::0000000000000000000000000000000000000000000000000000000000000000
        INIT_42::0000000000000000000000000000000000000000000000000000000000000000
        INIT_43::0000000000000000000000000000000000000000000000000000000000000000
        INIT_44::0000000000000000000000000000000000000000000000000000000000000000
        INIT_45::0000000000000000000000000000000000000000000000000000000000000000
        INIT_46::0000000000000000000000000000000000000000000000000000000000000000
        INIT_47::0000000000000000000000000000000000000000000000000000000000000000
        INIT_48::0000000000000000000000000000000000000000000000000000000000000000
        INIT_49::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_50::0000000000000000000000000000000000000000000000000000000000000000
        INIT_51::0000000000000000000000000000000000000000000000000000000000000000
        INIT_52::0000000000000000000000000000000000000000000000000000000000000000
        INIT_53::0000000000000000000000000000000000000000000000000000000000000000
        INIT_54::0000000000000000000000000000000000000000000000000000000000000000
        INIT_55::0000000000000000000000000000000000000000000000000000000000000000
        INIT_56::0000000000000000000000000000000000000000000000000000000000000000
        INIT_57::0000000000000000000000000000000000000000000000000000000000000000
        INIT_58::0000000000000000000000000000000000000000000000000000000000000000
        INIT_59::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_60::0000000000000000000000000000000000000000000000000000000000000000
        INIT_61::0000000000000000000000000000000000000000000000000000000000000000
        INIT_62::0000000000000000000000000000000000000000000000000000000000000000
        INIT_63::0000000000000000000000000000000000000000000000000000000000000000
        INIT_64::0000000000000000000000000000000000000000000000000000000000000000
        INIT_65::0000000000000000000000000000000000000000000000000000000000000000
        INIT_66::0000000000000000000000000000000000000000000000000000000000000000
        INIT_67::0000000000000000000000000000000000000000000000000000000000000000
        INIT_68::0000000000000000000000000000000000000000000000000000000000000000
        INIT_69::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_70::0000000000000000000000000000000000000000000000000000000000000000
        INIT_71::0000000000000000000000000000000000000000000000000000000000000000
        INIT_72::0000000000000000000000000000000000000000000000000000000000000000
        INIT_73::0000000000000000000000000000000000000000000000000000000000000000
        INIT_74::0000000000000000000000000000000000000000000000000000000000000000
        INIT_75::0000000000000000000000000000000000000000000000000000000000000000
        INIT_76::0000000000000000000000000000000000000000000000000000000000000000
        INIT_77::0000000000000000000000000000000000000000000000000000000000000000
        INIT_78::0000000000000000000000000000000000000000000000000000000000000000
        INIT_79::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_A::000000000  INIT_B::000000000  SRVAL_A::000000000  SRVAL_B::000000000
       "
  ;
inst "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" "RAMB36_EXP",placed BRAM_X26Y20 RAMB36_X1Y4  ,
  cfg " CLKALINV::CLKAL CLKAUINV::CLKAU CLKBLINV::CLKBL CLKBUINV::CLKBU
       DOA_REG::1 DOB_REG::1 ENALINV::ENAL ENAUINV::ENAU ENBLINV::ENBL ENBUINV::ENBU
       RAM_EXTENSION_A::NONE RAM_EXTENSION_B::NONE READ_WIDTH_A::36 READ_WIDTH_B::36
       REGCLKALINV::REGCLKAL REGCLKAUINV::REGCLKAU REGCLKBLINV::REGCLKBL
       REGCLKBUINV::REGCLKBU SAVEDATA::FALSE SSRALINV::SSRAL SSRAUINV::SSRAU
       SSRBLINV::SSRBL SSRBUINV::SSRBU WRITE_MODE_A::WRITE_FIRST WRITE_MODE_B::WRITE_FIRST
       WRITE_WIDTH_A::36 WRITE_WIDTH_B::36 RAMB36_EXP:app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem:
       _BEL_PROP::RAMB36_EXP:SIM_COLLISION_CHECK:ALL
         INITP_00::0000000000000000000000000000000000000000000000000000000000000000
        INITP_01::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07::0000000000000000000000000000000000000000000000000000000000000000
        INITP_08::0000000000000000000000000000000000000000000000000000000000000000
        INITP_09::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0A::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0B::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0C::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0D::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0E::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_00::0000000000000000000000000000000000000000000000000000000000000000
        INIT_01::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_40::0000000000000000000000000000000000000000000000000000000000000000
        INIT_41::0000000000000000000000000000000000000000000000000000000000000000
        INIT_42::0000000000000000000000000000000000000000000000000000000000000000
        INIT_43::0000000000000000000000000000000000000000000000000000000000000000
        INIT_44::0000000000000000000000000000000000000000000000000000000000000000
        INIT_45::0000000000000000000000000000000000000000000000000000000000000000
        INIT_46::0000000000000000000000000000000000000000000000000000000000000000
        INIT_47::0000000000000000000000000000000000000000000000000000000000000000
        INIT_48::0000000000000000000000000000000000000000000000000000000000000000
        INIT_49::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_50::0000000000000000000000000000000000000000000000000000000000000000
        INIT_51::0000000000000000000000000000000000000000000000000000000000000000
        INIT_52::0000000000000000000000000000000000000000000000000000000000000000
        INIT_53::0000000000000000000000000000000000000000000000000000000000000000
        INIT_54::0000000000000000000000000000000000000000000000000000000000000000
        INIT_55::0000000000000000000000000000000000000000000000000000000000000000
        INIT_56::0000000000000000000000000000000000000000000000000000000000000000
        INIT_57::0000000000000000000000000000000000000000000000000000000000000000
        INIT_58::0000000000000000000000000000000000000000000000000000000000000000
        INIT_59::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_60::0000000000000000000000000000000000000000000000000000000000000000
        INIT_61::0000000000000000000000000000000000000000000000000000000000000000
        INIT_62::0000000000000000000000000000000000000000000000000000000000000000
        INIT_63::0000000000000000000000000000000000000000000000000000000000000000
        INIT_64::0000000000000000000000000000000000000000000000000000000000000000
        INIT_65::0000000000000000000000000000000000000000000000000000000000000000
        INIT_66::0000000000000000000000000000000000000000000000000000000000000000
        INIT_67::0000000000000000000000000000000000000000000000000000000000000000
        INIT_68::0000000000000000000000000000000000000000000000000000000000000000
        INIT_69::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_70::0000000000000000000000000000000000000000000000000000000000000000
        INIT_71::0000000000000000000000000000000000000000000000000000000000000000
        INIT_72::0000000000000000000000000000000000000000000000000000000000000000
        INIT_73::0000000000000000000000000000000000000000000000000000000000000000
        INIT_74::0000000000000000000000000000000000000000000000000000000000000000
        INIT_75::0000000000000000000000000000000000000000000000000000000000000000
        INIT_76::0000000000000000000000000000000000000000000000000000000000000000
        INIT_77::0000000000000000000000000000000000000000000000000000000000000000
        INIT_78::0000000000000000000000000000000000000000000000000000000000000000
        INIT_79::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_A::000000000  INIT_B::000000000  SRVAL_A::000000000  SRVAL_B::000000000
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst" "RAMB36_EXP",placed BRAM_X26Y30 RAMB36_X1Y6  ,
  cfg " CLKALINV::CLKAL CLKAUINV::CLKAU CLKBLINV::CLKBL CLKBUINV::CLKBU
       DOA_REG::0 DOB_REG::1 ENALINV::ENAL ENAUINV::ENAU ENBLINV::ENBL ENBUINV::ENBU
       RAM_EXTENSION_A::NONE RAM_EXTENSION_B::NONE READ_WIDTH_A::36 READ_WIDTH_B::36
       REGCLKALINV::REGCLKAL REGCLKAUINV::REGCLKAU REGCLKBLINV::REGCLKBL
       REGCLKBUINV::REGCLKBU SAVEDATA::FALSE SSRALINV::SSRAL SSRAUINV::SSRAU
       SSRBLINV::SSRBL SSRBUINV::SSRBU WRITE_MODE_A::READ_FIRST WRITE_MODE_B::READ_FIRST
       WRITE_WIDTH_A::36 WRITE_WIDTH_B::36 RAMB36_EXP:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst:
       _BEL_PROP::RAMB36_EXP:SIM_COLLISION_CHECK:ALL
         INITP_00::0000000000000000000000000000000000000000000000000000000000000000
        INITP_01::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07::0000000000000000000000000000000000000000000000000000000000000000
        INITP_08::0000000000000000000000000000000000000000000000000000000000000000
        INITP_09::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0A::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0B::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0C::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0D::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0E::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_00::0000000000000000000000000000000000000000000000000000000000000000
        INIT_01::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_40::0000000000000000000000000000000000000000000000000000000000000000
        INIT_41::0000000000000000000000000000000000000000000000000000000000000000
        INIT_42::0000000000000000000000000000000000000000000000000000000000000000
        INIT_43::0000000000000000000000000000000000000000000000000000000000000000
        INIT_44::0000000000000000000000000000000000000000000000000000000000000000
        INIT_45::0000000000000000000000000000000000000000000000000000000000000000
        INIT_46::0000000000000000000000000000000000000000000000000000000000000000
        INIT_47::0000000000000000000000000000000000000000000000000000000000000000
        INIT_48::0000000000000000000000000000000000000000000000000000000000000000
        INIT_49::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_50::0000000000000000000000000000000000000000000000000000000000000000
        INIT_51::0000000000000000000000000000000000000000000000000000000000000000
        INIT_52::0000000000000000000000000000000000000000000000000000000000000000
        INIT_53::0000000000000000000000000000000000000000000000000000000000000000
        INIT_54::0000000000000000000000000000000000000000000000000000000000000000
        INIT_55::0000000000000000000000000000000000000000000000000000000000000000
        INIT_56::0000000000000000000000000000000000000000000000000000000000000000
        INIT_57::0000000000000000000000000000000000000000000000000000000000000000
        INIT_58::0000000000000000000000000000000000000000000000000000000000000000
        INIT_59::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_60::0000000000000000000000000000000000000000000000000000000000000000
        INIT_61::0000000000000000000000000000000000000000000000000000000000000000
        INIT_62::0000000000000000000000000000000000000000000000000000000000000000
        INIT_63::0000000000000000000000000000000000000000000000000000000000000000
        INIT_64::0000000000000000000000000000000000000000000000000000000000000000
        INIT_65::0000000000000000000000000000000000000000000000000000000000000000
        INIT_66::0000000000000000000000000000000000000000000000000000000000000000
        INIT_67::0000000000000000000000000000000000000000000000000000000000000000
        INIT_68::0000000000000000000000000000000000000000000000000000000000000000
        INIT_69::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_70::0000000000000000000000000000000000000000000000000000000000000000
        INIT_71::0000000000000000000000000000000000000000000000000000000000000000
        INIT_72::0000000000000000000000000000000000000000000000000000000000000000
        INIT_73::0000000000000000000000000000000000000000000000000000000000000000
        INIT_74::0000000000000000000000000000000000000000000000000000000000000000
        INIT_75::0000000000000000000000000000000000000000000000000000000000000000
        INIT_76::0000000000000000000000000000000000000000000000000000000000000000
        INIT_77::0000000000000000000000000000000000000000000000000000000000000000
        INIT_78::0000000000000000000000000000000000000000000000000000000000000000
        INIT_79::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_A::000000000  INIT_B::000000000  SRVAL_A::000000000  SRVAL_B::000000000
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst" "RAMB36_EXP",placed BRAM_X26Y25 RAMB36_X1Y5  ,
  cfg " CLKALINV::CLKAL CLKAUINV::CLKAU CLKBLINV::CLKBL CLKBUINV::CLKBU
       DOA_REG::0 DOB_REG::1 ENALINV::ENAL ENAUINV::ENAU ENBLINV::ENBL ENBUINV::ENBU
       RAM_EXTENSION_A::NONE RAM_EXTENSION_B::NONE READ_WIDTH_A::36 READ_WIDTH_B::36
       REGCLKALINV::REGCLKAL REGCLKAUINV::REGCLKAU REGCLKBLINV::REGCLKBL
       REGCLKBUINV::REGCLKBU SAVEDATA::FALSE SSRALINV::SSRAL SSRAUINV::SSRAU
       SSRBLINV::SSRBL SSRBUINV::SSRBU WRITE_MODE_A::READ_FIRST WRITE_MODE_B::READ_FIRST
       WRITE_WIDTH_A::36 WRITE_WIDTH_B::36 RAMB36_EXP:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst:
       _BEL_PROP::RAMB36_EXP:SIM_COLLISION_CHECK:ALL
         INITP_00::0000000000000000000000000000000000000000000000000000000000000000
        INITP_01::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07::0000000000000000000000000000000000000000000000000000000000000000
        INITP_08::0000000000000000000000000000000000000000000000000000000000000000
        INITP_09::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0A::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0B::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0C::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0D::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0E::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_00::0000000000000000000000000000000000000000000000000000000000000000
        INIT_01::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_40::0000000000000000000000000000000000000000000000000000000000000000
        INIT_41::0000000000000000000000000000000000000000000000000000000000000000
        INIT_42::0000000000000000000000000000000000000000000000000000000000000000
        INIT_43::0000000000000000000000000000000000000000000000000000000000000000
        INIT_44::0000000000000000000000000000000000000000000000000000000000000000
        INIT_45::0000000000000000000000000000000000000000000000000000000000000000
        INIT_46::0000000000000000000000000000000000000000000000000000000000000000
        INIT_47::0000000000000000000000000000000000000000000000000000000000000000
        INIT_48::0000000000000000000000000000000000000000000000000000000000000000
        INIT_49::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_50::0000000000000000000000000000000000000000000000000000000000000000
        INIT_51::0000000000000000000000000000000000000000000000000000000000000000
        INIT_52::0000000000000000000000000000000000000000000000000000000000000000
        INIT_53::0000000000000000000000000000000000000000000000000000000000000000
        INIT_54::0000000000000000000000000000000000000000000000000000000000000000
        INIT_55::0000000000000000000000000000000000000000000000000000000000000000
        INIT_56::0000000000000000000000000000000000000000000000000000000000000000
        INIT_57::0000000000000000000000000000000000000000000000000000000000000000
        INIT_58::0000000000000000000000000000000000000000000000000000000000000000
        INIT_59::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_60::0000000000000000000000000000000000000000000000000000000000000000
        INIT_61::0000000000000000000000000000000000000000000000000000000000000000
        INIT_62::0000000000000000000000000000000000000000000000000000000000000000
        INIT_63::0000000000000000000000000000000000000000000000000000000000000000
        INIT_64::0000000000000000000000000000000000000000000000000000000000000000
        INIT_65::0000000000000000000000000000000000000000000000000000000000000000
        INIT_66::0000000000000000000000000000000000000000000000000000000000000000
        INIT_67::0000000000000000000000000000000000000000000000000000000000000000
        INIT_68::0000000000000000000000000000000000000000000000000000000000000000
        INIT_69::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_70::0000000000000000000000000000000000000000000000000000000000000000
        INIT_71::0000000000000000000000000000000000000000000000000000000000000000
        INIT_72::0000000000000000000000000000000000000000000000000000000000000000
        INIT_73::0000000000000000000000000000000000000000000000000000000000000000
        INIT_74::0000000000000000000000000000000000000000000000000000000000000000
        INIT_75::0000000000000000000000000000000000000000000000000000000000000000
        INIT_76::0000000000000000000000000000000000000000000000000000000000000000
        INIT_77::0000000000000000000000000000000000000000000000000000000000000000
        INIT_78::0000000000000000000000000000000000000000000000000000000000000000
        INIT_79::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_A::000000000  INIT_B::000000000  SRVAL_A::000000000  SRVAL_B::000000000
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst" "RAMB36SDP_EXP",placed BRAM_X26Y45 RAMB36_X1Y9  ,
  cfg " DO_REG::1 EN_ECC_READ::FALSE EN_ECC_SCRUB::FALSE EN_ECC_WRITE::FALSE
       RDCLKLINV::RDCLKL RDCLKUINV::RDCLKU RDENLINV::RDENL RDENUINV::RDENU
       RDRCLKLINV::RDRCLKL RDRCLKUINV::RDRCLKU SAVEDATA::FALSE SSRLINV::SSRL
       SSRUINV::SSRU WRCLKLINV::WRCLKL WRCLKUINV::WRCLKU WRENLINV::WRENL
       WRENUINV::WRENU RAMB36SDP_EXP:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst:
       _BEL_PROP::RAMB36SDP_EXP:SIM_COLLISION_CHECK:ALL
         INIT::000000000000000000  INITP_00::0000000000000000000000000000000000000000000000000000000000000000
        INITP_01::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07::0000000000000000000000000000000000000000000000000000000000000000
        INITP_08::0000000000000000000000000000000000000000000000000000000000000000
        INITP_09::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0A::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0B::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0C::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0D::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0E::0000000000000000000000000000000000000000000000000000000000000000
        INITP_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_00::0000000000000000000000000000000000000000000000000000000000000000
        INIT_01::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_40::0000000000000000000000000000000000000000000000000000000000000000
        INIT_41::0000000000000000000000000000000000000000000000000000000000000000
        INIT_42::0000000000000000000000000000000000000000000000000000000000000000
        INIT_43::0000000000000000000000000000000000000000000000000000000000000000
        INIT_44::0000000000000000000000000000000000000000000000000000000000000000
        INIT_45::0000000000000000000000000000000000000000000000000000000000000000
        INIT_46::0000000000000000000000000000000000000000000000000000000000000000
        INIT_47::0000000000000000000000000000000000000000000000000000000000000000
        INIT_48::0000000000000000000000000000000000000000000000000000000000000000
        INIT_49::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_4F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_50::0000000000000000000000000000000000000000000000000000000000000000
        INIT_51::0000000000000000000000000000000000000000000000000000000000000000
        INIT_52::0000000000000000000000000000000000000000000000000000000000000000
        INIT_53::0000000000000000000000000000000000000000000000000000000000000000
        INIT_54::0000000000000000000000000000000000000000000000000000000000000000
        INIT_55::0000000000000000000000000000000000000000000000000000000000000000
        INIT_56::0000000000000000000000000000000000000000000000000000000000000000
        INIT_57::0000000000000000000000000000000000000000000000000000000000000000
        INIT_58::0000000000000000000000000000000000000000000000000000000000000000
        INIT_59::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_5F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_60::0000000000000000000000000000000000000000000000000000000000000000
        INIT_61::0000000000000000000000000000000000000000000000000000000000000000
        INIT_62::0000000000000000000000000000000000000000000000000000000000000000
        INIT_63::0000000000000000000000000000000000000000000000000000000000000000
        INIT_64::0000000000000000000000000000000000000000000000000000000000000000
        INIT_65::0000000000000000000000000000000000000000000000000000000000000000
        INIT_66::0000000000000000000000000000000000000000000000000000000000000000
        INIT_67::0000000000000000000000000000000000000000000000000000000000000000
        INIT_68::0000000000000000000000000000000000000000000000000000000000000000
        INIT_69::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_6F::0000000000000000000000000000000000000000000000000000000000000000
        INIT_70::0000000000000000000000000000000000000000000000000000000000000000
        INIT_71::0000000000000000000000000000000000000000000000000000000000000000
        INIT_72::0000000000000000000000000000000000000000000000000000000000000000
        INIT_73::0000000000000000000000000000000000000000000000000000000000000000
        INIT_74::0000000000000000000000000000000000000000000000000000000000000000
        INIT_75::0000000000000000000000000000000000000000000000000000000000000000
        INIT_76::0000000000000000000000000000000000000000000000000000000000000000
        INIT_77::0000000000000000000000000000000000000000000000000000000000000000
        INIT_78::0000000000000000000000000000000000000000000000000000000000000000
        INIT_79::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7A::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7B::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7C::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7D::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7E::0000000000000000000000000000000000000000000000000000000000000000
        INIT_7F::0000000000000000000000000000000000000000000000000000000000000000
        SRVAL::000000000000000000 "
  ;
inst "pci_exp_rxn<0>" "IPAD",placed GT3_X37Y49 Y1  ,
  cfg " IPAD:pci_exp_rxn_0_IBUF: PAD:pci_exp_rxn<0>: "
  ;
inst "pci_exp_rxn<1>" "IPAD",placed GT3_X37Y49 AA1  ,
  cfg " IPAD:pci_exp_rxn_1_IBUF: PAD:pci_exp_rxn<1>: "
  ;
inst "pci_exp_rxn<2>" "IPAD",placed GT3_X37Y29 AF1  ,
  cfg " IPAD:pci_exp_rxn_2_IBUF: PAD:pci_exp_rxn<2>: "
  ;
inst "pci_exp_rxn<3>" "IPAD",placed GT3_X37Y29 AG1  ,
  cfg " IPAD:pci_exp_rxn_3_IBUF: PAD:pci_exp_rxn<3>: "
  ;
inst "pci_exp_rxn<4>" "IPAD",placed GT3_X37Y69 P1  ,
  cfg " IPAD:pci_exp_rxn_4_IBUF: PAD:pci_exp_rxn<4>: "
  ;
inst "pci_exp_rxn<5>" "IPAD",placed GT3_X37Y69 R1  ,
  cfg " IPAD:pci_exp_rxn_5_IBUF: PAD:pci_exp_rxn<5>: "
  ;
inst "pci_exp_rxn<6>" "IPAD",placed GT3_X37Y9 AM1  ,
  cfg " IPAD:pci_exp_rxn_6_IBUF: PAD:pci_exp_rxn<6>: "
  ;
inst "pci_exp_rxn<7>" "IPAD",placed GT3_X37Y9 AP2  ,
  cfg " IPAD:pci_exp_rxn_7_IBUF: PAD:pci_exp_rxn<7>: "
  ;
inst "pci_exp_rxp<0>" "IPAD",placed GT3_X37Y49 W1  ,
  cfg " IPAD:pci_exp_rxp_0_IBUF: PAD:pci_exp_rxp<0>: "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>" "SLICEL",placed CLBLM_X1Y0 SLICE_X0Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_2_mux00001:#LUT:O6=((~A2*((~A4*(A3*A5))+(A4*(~A3+~A5))))+(A2*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_3_mux00001:#LUT:O6=((~A1*((~A4*(A2*(A3*A5)))+(A4*(~A2+(~A3+~A5)))))+(A1*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<4>_rt:#LUT:O6=A6
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_4:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_4_mux00001:#LUT:O6=((~A2*A3)+(A2*((~A3*(A4*(A5*A6)))+(A3*(~A4+(~A5+~A6))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_4_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>" "SLICEL",placed CLBLM_X1Y1 SLICE_X0Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_6_mux000011:#LUT:O6=((~A2*((~A4*(~A3*A5))+(A4*(A3+~A5))))+(A2*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_7_mux00001:#LUT:O6=((~A2*((~A3*A4)+(A3*(~A4*~A5))))+(A2*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_7:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_5_mux000011:#LUT:O6=((~A3*(A4@~A5))+(A3*A6))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_5:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_5_mux000021:#LUT:O6=(~A2+(~A3+(~A4+(~A5+~A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>" "SLICEL",placed CLBLM_X1Y2 SLICE_X0Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wraddr_np_xor<2>11:#LUT:O6=((~A2*((~A4*(A3*A5))+(A4*(~A3+~A5))))+(A2*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wraddr_np_xor<3>11:#LUT:O6=((~A1*((~A4*(A2*(A3*A5)))+(A4*(~A2+(~A3+~A5)))))+(A1*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<5>_rt:#LUT:O6=A6
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np_5:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wraddr_np151:#LUT:O6=((~A1*(A2*(A3*(A4*(A5*A6)))))+(A1*(~A2+(~A3+(~A4+(~A5+~A6))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wraddr_np15_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>" "SLICEL",placed CLBLM_X1Y3 SLICE_X0Y3  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wraddr_np18:#LUT:O6=((~A1*((~A4*(A2*(A3*A5)))+(A4*(~A2+(~A3+~A5)))))+(A1*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wraddr_np18_SW0:#LUT:O6=(A3*(A4*(A5*A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<2>1:#LUT:O6=((~A1*((~A2*((~A3*A6)+(A3*(A4*(A5*A6)))))+(A2*((~A3*A6)+(A3*(~A4+(~A5+A6)))))))+(A1*A2))
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wrtrans_np_aftersof_not00011:#LUT:O6=((~A3*(A4*(A5*A6)))+(A3*A4))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/sof_q<5>" "SLICEL",placed CLBLM_X1Y4 SLICE_X0Y4  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/sof_q_5:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>" "SLICEM",placed CLBLM_X1Y5 SLICE_X0Y5  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_src_rdy_q_5:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_inc_dec_b" "SLICEL",placed CLBLM_X1Y52 SLICE_X0Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_inc_dec_b:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>" "SLICEL",placed CLBLM_X1Y53 SLICE_X0Y53  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/cnt<2>1:#LUT:O6=((A3*A4)+(A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/cnt<3>1:#LUT:O6=((A3*A4)+(A5*~A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/cnt<1>1:#LUT:O6=((A3*A4)+(A5*~A6))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra" "SLICEL",placed CLBLM_X1Y54 SLICE_X0Y54  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt_mux0000<1>1:#LUT:O6=(A3@((~A4*~A6)+(A4*A5)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/Msub__AUX_108_cy<1>11:#LUT:O6=((~A1*(A2+(A3+(~A4+(A5*A6)))))+(A1*(~A4+(A5*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra_mux00001:#LUT:O6=((~A2*(~A3*(~A4*~A5)))+(A2*(A3*(A4*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/Madd_AUX_107_addsub0000_cy<1>11:#LUT:O6=(A1*((A2*(~A3*A4))+(A5*A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>" "SLICEL",placed CLBLM_X1Y70 SLICE_X0Y70  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>" "SLICEL",placed CLBLM_X1Y71 SLICE_X0Y71  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt_mux0000<2>1:#LUT:O6=(((~A3*(A4*~A6))+(A3*(~A4*~A6)))@A5)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/cnt<0>1:#LUT:O6=((A3*A4)+(A5*~A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt_mux0000<0>1:#LUT:O6=((~A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(((~A3*((~A4*A5)+A4))+A3)*~A6))))+(A1*((~A2*(A3+(A4+(A5+~A6))))+(A2*((~A3*(~A4*~A5))+A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt_3:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/cnt<2>1:#LUT:O6=((A3*A4)+(A5*~A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>" "SLICEL",placed CLBLM_X1Y0 SLICE_X1Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<3>1:#LUT:O6=((~A1*((~A2*((~A3*A6)+(A3*(A4*(A5*A6)))))+(A2*((~A3*A6)+(A3*(~A4+(~A5+A6)))))))+(A1*A2))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<1>1:#LUT:O6=((~A1*((~A2*((~A3*A6)+(A3*(A4*(A5*A6)))))+(A2*((~A3*A6)+(A3*(~A4+(~A5+A6)))))))+(A1*A2))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt_1:#FF
       BFFINIT::INIT1 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<7>1:#LUT:O6=((~A1*(A3+(A4*A6)))+(A1*(A2+(A3+(~A4+(~A5+A6))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt_not00011:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>" "SLICEL",placed CLBLM_X1Y1 SLICE_X1Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np_not00011:#LUT:O6=(A1*(A2*(A3+(A4*(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<4>1:#LUT:O6=((~A1*((~A2*((~A3*A6)+(A3*(A4*(A5*A6)))))+(A2*((~A3*A6)+(A3*(~A4+(~A5+A6)))))))+(A1*A2))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<5>1:#LUT:O6=((~A1*((~A2*((~A3*A6)+(A3*(A4*(A5*A6)))))+(A2*((~A3*A6)+(A3*(~A4+(~A5+A6)))))))+(A1*A2))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_np_not00001:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>" "SLICEL",placed CLBLM_X1Y2 SLICE_X1Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wraddr_np_xor<0>11:#LUT:O6=((~A5*~A4)+(A5*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wraddr_np_xor<1>11:#LUT:O6=((~A3*(A5@A4))+(A3*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<4>_rt:#LUT:O6=A6
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np_4:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wraddr_np_xor<4>11:#LUT:O6=((~A2*A3)+(A2*((~A3*(A4*(A5*A6)))+(A3*(~A4+(~A5+~A6))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wraddr_np_xor<4>1_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o" "SLICEL",placed CLBLM_X1Y3 SLICE_X1Y3  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2_and00001:#LUT:O6=((~A4+(A4*~A6))*A5)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<6>1:#LUT:O6=((~A1*((~A2*((~A3*A6)+(A3*(A4*(A5*A6)))))+(A2*((~A3*A6)+(A3*(~A4+(~A5+A6)))))))+(A1*A2))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_o_and00011:#LUT:O6=((~A4+(A4*A6))*A5)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_o:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_not00012:#LUT:O6=(A3*(A4*(A5*A6)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2_seen" "SLICEL",placed CLBLM_X1Y4 SLICE_X1Y4  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2_seen:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow" "SLICEL",placed CLBLM_X1Y53 SLICE_X1Y53  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt_mux0000<2>1:#LUT:O6=((~A3*((A4@~A5)*A6))+(A3*((A4@A5)+~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/cnt<0>1:#LUT:O6=((A3*A4)+(A5*~A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow_and00001:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>" "SLICEL",placed CLBLM_X1Y54 SLICE_X1Y54  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt_mux0000<3>1:#LUT:O6=((~A4*((~A3*(A5*A6))+(A3*(~A5+~A6))))+(A4*((~A2*~A3)+(A2*((~A3*(A5*A6))+(A3*(~A5+~A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt_mux0000<0>1:#LUT:O6=((~A2*((~A3*(~A5*~A6))+(A3*(A4*A5))))+(A2*((~A3*(A5+A6))+(A3*(~A4+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow" "SLICEL",placed CLBLM_X1Y70 SLICE_X1Y70  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow_and00001:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra" "SLICEL",placed CLBLM_X1Y71 SLICE_X1Y71  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt_mux0000<1>1:#LUT:O6=((~A2*(~A3*(~A4*(A5@A6))))+(A2*(A3+(A4+(A5@~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/cnt<1>1:#LUT:O6=((A3*A4)+(A5*~A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt_mux0000<3>1:#LUT:O6=((~A4*((~A2*((~A3*(A5*A6))+(A3*(~A5+~A6))))+(A2*((~A3*(~A5+~A6))+(A3*(A5*A6))))))+(A4*((~A1*(A2@~A3))+(A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+~A6))))+(A2*((~A3*(~A5+~A6))+(A3*(A5*A6)))))))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt_0:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra_mux00001:#LUT:O6=((~A1*(~A2*(A3*(~A4*(~A5*~A6)))))+(A1*(A2*(~A3*(A4+(A5+A6))))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>" "SLICEL",placed CLBLL_X2Y0 SLICE_X2Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wr_word_cnt_xor<2>11:#LUT:O6=((~A1*((A2*A6)@A4))+(A1*((~A2*(A4*(~A3+~A5)))+(A2*((~A4*((~A3+(A3*~A5))*A6))+(A4*((~A3+(A3*~A5))*~A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wr_word_cnt_xor<6>11:#LUT:O6=((~A4*(A1*((~A2+(A2*(~A3+(A3*~A5))))*A6)))+(A4*((~A1*(~A2+(~A3+~A5)))+(A1*((~A2+(A2*(~A3+(A3*~A5))))*~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt_6:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto_mux0000<1>1:#LUT:O6=(A5*A6)
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto_mux0000<2>1:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>" "SLICEL",placed CLBLL_X2Y1 SLICE_X2Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned1:#LUT:O6=((A3*(A4*A5))+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>" "SLICEL",placed CLBLL_X2Y2 SLICE_X2Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<8>1:#LUT:O6=((~A1*(A3+(A4*A6)))+(A1*(A2+(A3+(~A4+(~A5+A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/_and00001:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_sub0000<1>1:#LUT:O6=(A3*((~A4+(A4*~A5))*A6))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wrtrans_pcpl1:#LUT:O6=(A2*(A3+(A4*(A5*~A6))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg" "SLICEL",placed CLBLL_X2Y3 SLICE_X2Y3  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wrtrans_pcpl_aftersof_mux00001:#LUT:O6=(A2*(A3*(~A4*(~A5*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wrtrans_pcpl_aftersof:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wrtrans_np_aftersof_mux00001:#LUT:O6=(A2*(A3*(A4*(A5*~A6))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wrtrans_np_aftersof:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg_mux00001:#LUT:O6=(A2*(A3*(A4*(A5*~A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_o" "SLICEL",placed CLBLL_X2Y4 SLICE_X2Y4  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/sof_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_o_or00011:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_o:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_q<5>" "SLICEL",placed CLBLL_X2Y14 SLICE_X2Y14  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_q_5:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<1>" "SLICEL",placed CLBLL_X2Y22 SLICE_X2Y22  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_0_mux00001:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_1_mux00001:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>" "SLICEL",placed CLBLL_X2Y32 SLICE_X2Y32  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_40:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_41:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_42:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_43:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>" "SLICEL",placed CLBLL_X2Y33 SLICE_X2Y33  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_32:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_33:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_34:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_35:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>" "SLICEL",placed CLBLL_X2Y39 SLICE_X2Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_40:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_41:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_42:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_43:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>" "SLICEL",placed CLBLL_X2Y40 SLICE_X2Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_32:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_33:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_34:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_35:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplt" "SLICEL",placed CLBLL_X2Y53 SLICE_X2Y53  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplt_or000011:#LUT:O6=(A4+(A5+A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplt:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_inc_dec_b" "SLICEL",placed CLBLL_X2Y66 SLICE_X2Y66  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_inc_dec_b:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_nfl" "SLICEL",placed CLBLL_X2Y70 SLICE_X2Y70  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_nfl_or000011:#LUT:O6=(A4+(A5+A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_nfl:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num<0>" "SLICEL",placed CLBLL_X2Y71 SLICE_X2Y71  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/cnt<3>1:#LUT:O6=((A3*A4)+(A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF
       CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>" "SLICEL",placed CLBLL_X2Y0 SLICE_X3Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wr_word_cnt_xor<0>11:#LUT:O6=(~A4*(~A3+(~A5+~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wr_word_cnt_xor<1>11:#LUT:O6=((A4@A2)+(A3*(A5*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt_1:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wr_word_cnt_xor<5>11:#LUT:O6=((~A4+(A4*(A2*(A3*A5))))@~A6)
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt_5:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wr_word_cnt_cy<4>11:#LUT:O6=(A1*(A2*(A3*(A4*(A5*~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl" "SLICEL",placed CLBLL_X2Y1 SLICE_X3Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_0_mux00001:#LUT:O6=((~A5*~A4)+(A5*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_1_mux00001:#LUT:O6=((~A3*(A4@A5))+(A3*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl_cmp_eq00001:#LUT:O6=(A1*(A2*(A3*(A4*(A5*~A6)))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:cfg_function_number_c<0>_151.SLICEL_D6LUT:#LUT:O6=0
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl_cmp_eq0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>" "SLICEL",placed CLBLL_X2Y2 SLICE_X3Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_8_mux00001:#LUT:O6=((~A2*((~A3*A4)+(A3*(~A4*A5))))+(A2*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_8:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<0>1:#LUT:O6=((~A1*((~A2*((~A3*A6)+(A3*(A4*(A5*A6)))))+(A2*((~A3*A6)+(A3*(~A4+(~A5+A6)))))))+(A1*A2))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<8>" "SLICEL",placed CLBLL_X2Y3 SLICE_X3Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<2>" "SLICEL",placed CLBLL_X2Y66 SLICE_X3Y66  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<2>1:#LUT:O6=((A3*A4)+(A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_inc_dec_b" "SLICEL",placed CLBLL_X2Y70 SLICE_X3Y70  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_inc_dec_b:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>" "SLICEL",placed CLBLM_X3Y0 SLICE_X4Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_np_addto_add0000_xor<2>11:#LUT:O6=((~A1*((~A2*((~A3*(~A5*A6))+(A3*(A5+~A6))))+(A2*A3)))+(A1*((~A2*((~A3*(~A4*(~A5*A6)))+(A3*(A4+(A5+~A6)))))+(A2*((~A3*(A4*(A5*~A6)))+(A3*(~A4+(~A5+A6))))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/_and00051:#LUT:O6=(((~A2*A6)+(A2*((~A3*A6)+(A3*((~A4*A6)+A4)))))*A5)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_and000011:#LUT:O6=((A2*(A3*(A4*A5)))+~A6)
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/set_buf_pcpl1:#LUT:O6=((~A1*((~A2*(A3*(A4*(~A5*A6))))+(A2*(A4*(~A5*A6)))))+(A1*(A2*(A4*(~A5*A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre" "SLICEL",placed CLBLM_X3Y1 SLICE_X4Y1  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:trn_rsrc_dsc_n_c_50.SLICEL_C6LUT:#LUT:O6=1 CCY0::#OFF
       CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre_cmp_gt000011:#LUT:O6=(A1+(A2+(A3+(A4+(A5+A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre_cmp_gt00001_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>" "SLICEL",placed CLBLM_X3Y2 SLICE_X4Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wr_word_cnt_xor<3>11:#LUT:O6=(~A2*((~A3*A4)+(A3*((~A4*(A5*A6))+(A4*(~A5+~A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt_3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_not000111:#LUT:O6=(A4*(A5*A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_and000011:#LUT:O6=((A2*(A3*(A4*A5)))+~A6)
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/set_buf_np1:#LUT:O6=((~A1*((~A2*(A3*(A4*(~A5*A6))))+(A2*(A3*(~A5*A6)))))+(A1*(A2*(A3*(~A5*A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>" "SLICEM",placed CLBLM_X3Y10 SLICE_X4Y10  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_2:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_3:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_4:#RAM:O6=0x0000000000000000
       D6RAMMODE::SRL16 DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_4:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>" "SLICEM",placed CLBLM_X3Y11 SLICE_X4Y11  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_5:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>" "SLICEM",placed CLBLM_X3Y12 SLICE_X4Y12  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_35:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_35:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_36:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_36:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>" "SLICEM",placed CLBLM_X3Y13 SLICE_X4Y13  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_34:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_34:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>" "SLICEM",placed CLBLM_X3Y15 SLICE_X4Y15  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_37:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_37:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<5>" "SLICEL",placed CLBLM_X3Y16 SLICE_X4Y16  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q_2:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q_3:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q_4:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q_5:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode_q" "SLICEL",placed CLBLM_X3Y18 SLICE_X4Y18  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode_q:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_filt_o" "SLICEL",placed CLBLM_X3Y20 SLICE_X4Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_filt_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cfg_o" "SLICEL",placed CLBLM_X3Y21 SLICE_X4Y21  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cfg_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>" "SLICEL",placed CLBLM_X3Y22 SLICE_X4Y22  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_2_mux00001:#LUT:O6=(A3*((~A4*A5)+(A4*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_3_mux00001:#LUT:O6=(A3*((~A4*A5)+(A4*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg_o" "SLICEL",placed CLBLM_X3Y23 SLICE_X4Y23  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg_o_or00001:#LUT:O6=(A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg_o:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/load_aperture_q" "SLICEL",placed CLBLM_X3Y24 SLICE_X4Y24  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/load_aperture_q:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_format" "SLICEL",placed CLBLM_X3Y25 SLICE_X4Y25  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_format_or00001:#LUT:O6=(A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_format:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>" "SLICEM",placed CLBLM_X3Y26 SLICE_X4Y26  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_eof_nd_q_3:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q_3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>" "SLICEL",placed CLBLM_X3Y27 SLICE_X4Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/Msub_word_ct_sub0000_xor<0>11:#LUT:O6=((~A3*~A4)+(A3*(~A5+~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/Msub_word_ct_sub0000_xor<1>11:#LUT:O6=((~A1*(A4@~A5))+(A1*((A2@~A3)+~A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>" "SLICEL",placed CLBLM_X3Y28 SLICE_X4Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/Msub_word_ct_sub0000_xor<3>1_G:#LUT:O6=((~A2*((~A3*(~A4*~A5))+~A6))+(A2*(A3+(A4+(A5+~A6)))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_3:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/Msub_word_ct_sub0000_xor<3>1_F:#LUT:O6=((~A3*(~A4*(~A5*~A6)))+(A3*(A4+(A5+A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/Msub_word_ct_sub0000_xor<3>1:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<11>" "SLICEL",placed CLBLM_X3Y30 SLICE_X4Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<10>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_10:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<11>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_11:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<7>" "SLICEL",placed CLBLM_X3Y31 SLICE_X4Y31  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<6>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<7>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_7:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>" "SLICEL",placed CLBLM_X3Y33 SLICE_X4Y33  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_36:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_37:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_38:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_39:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>" "SLICEL",placed CLBLM_X3Y36 SLICE_X4Y36  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_28:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_29:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_30:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_31:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>" "SLICEL",placed CLBLM_X3Y40 SLICE_X4Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_36:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_37:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_38:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_39:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>" "SLICEM",placed CLBLM_X3Y41 SLICE_X4Y41  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem35/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_34:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem35/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_35:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem34/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem33/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_33:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem34/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem33/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>" "SLICEL",placed CLBLM_X3Y42 SLICE_X4Y42  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_28:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_29:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_30:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_31:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>" "SLICEM",placed CLBLM_X3Y46 SLICE_X4Y46  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem43/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_42:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem43/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_43:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem42/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem41/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_41:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem42/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem41/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>" "SLICEM",placed CLBLM_X3Y47 SLICE_X4Y47  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem32/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_31:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem32/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_32:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem31/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem30/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_30:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem31/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem30/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>" "SLICEL",placed CLBLM_X3Y65 SLICE_X4Y65  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>" "SLICEL",placed CLBLM_X3Y66 SLICE_X4Y66  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt_mux0000<2>1:#LUT:O6=((~A3*((A4@~A5)*A6))+(A3*((A4@A5)+~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<0>1:#LUT:O6=((A3*A4)+(A5*~A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt_mux0000<1>1:#LUT:O6=(A3@((~A4*~A6)+(A4*A5)))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt_2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/Msub__AUX_108_cy<1>11:#LUT:O6=((~A1*(A2+(A3+(~A4+(A5*A6)))))+(A1*(~A4+(A5*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/Madd_AUX_107_addsub00006" "SLICEL",placed CLBLM_X3Y67 SLICE_X4Y67  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<3>1:#LUT:O6=((A3*A4)+(A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>" "SLICEL",placed CLBLM_X3Y0 SLICE_X5Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_np_addto_add0000_xor<1>11:#LUT:O6=((~A1*(A4*(~A5+~A6)))+(A1*((~A2*((~A3*(A4*(~A5+~A6)))+(A3*(~A4+(A5*A6)))))+(A2*((~A3*(~A4*(A5*A6)))+(A3*(A4+(~A5+~A6))))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_eq1_cmp_eq0000:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_eq1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_eq1_cmp_eq0000_SW0:#LUT:O6=(A4+(A5+A6))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl_d:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_np_addto_add0000_xor<4>11:#LUT:O6=(A1*((~A2*(~A3*(~A4*~A5)))+(A2*(~A3*(~A4*(~A5*~A6))))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto_4:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>" "SLICEL",placed CLBLM_X3Y1 SLICE_X5Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wr_word_cnt_xor<4>11:#LUT:O6=(~A1*((~A2*A4)+(A2*((~A4*(A3*(A5*A6)))+(A4*(~A3+(~A5+~A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto_mux0000<0>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt_or00001:#LUT:O6=(~A5+~A6)
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_np" "SLICEL",placed CLBLM_X3Y2 SLICE_X5Y2  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_np:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/preeof_o" "SLICEL",placed CLBLM_X3Y14 SLICE_X5Y14  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/preeof_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<4>" "SLICEL",placed CLBLM_X3Y20 SLICE_X5Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q_4:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl" "SLICEL",placed CLBLM_X3Y21 SLICE_X5Y21  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/np_o" "SLICEL",placed CLBLM_X3Y22 SLICE_X5Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/np_o:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q4" "SLICEL",placed CLBLM_X3Y23 SLICE_X5Y23  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q1:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q3:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q4:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>" "SLICEL",placed CLBLM_X3Y28 SLICE_X5Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/Msub_word_ct_sub0000_xor<2>11:#LUT:O6=((~A3*((~A4*~A5)+~A6))+(A3*(A4+(A5+~A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_2:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/Msub_word_ct_sub0000_xor<2>12:#LUT:O6=((~A4*(~A5*~A6))+(A4*(A5+A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/Msub_word_ct_sub0000_xor<2>1_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<4>" "SLICEL",placed CLBLM_X3Y30 SLICE_X5Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<3>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<4>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_4:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<9>" "SLICEL",placed CLBLM_X3Y31 SLICE_X5Y31  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<8>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_8:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<9>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_9:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplu" "SLICEL",placed CLBLM_X3Y65 SLICE_X5Y65  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplu_or000011:#LUT:O6=(A4+(A5+A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplu:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow" "SLICEL",placed CLBLM_X3Y66 SLICE_X5Y66  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_extra_mux00001:#LUT:O6=((~A2*(~A3*(~A4*~A5)))+(A2*(A3*(A4*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_extra:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/Madd_AUX_107_addsub0000_cy<1>11:#LUT:O6=(A1*((A2*(~A3*A4))+(A5*A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow_and00001:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<1>1:#LUT:O6=((A3*A4)+(A5*~A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>" "SLICEL",placed CLBLM_X3Y67 SLICE_X5Y67  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt_mux0000<0>1:#LUT:O6=((~A2*((~A3*(~A5*~A6))+(A3*(A4*A5))))+(A2*((~A3*(A5+A6))+(A3*(~A4+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt_mux0000<3>1:#LUT:O6=((~A4*((~A3*(A5*A6))+(A3*(~A5+~A6))))+(A4*((~A2*~A3)+(A2*((~A3*(A5*A6))+(A3*(~A5+~A6)))))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt_0:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>" "SLICEL",placed CLBLL_X4Y0 SLICE_X6Y0  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<0>_rt:#LUT:O5=A4
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/N13_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_0:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_lut<1>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       BCY0::BX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_1:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_lut<2>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       CCY0::CX CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_2:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_lut<3>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       DCY0::DX DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_3:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_cy<3>:
       _INST_PROP::XDL_SHAPE_DESC:Shape_5:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>" "SLICEL",placed CLBLL_X4Y1 SLICE_X6Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_lut<4>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       ACY0::AX AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_4:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_lut<5>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       BCY0::BX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_5:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_lut<6>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       CCY0::CX CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_6:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_lut<7>:#LUT:O6=((~A4*((A1*(A3*(A5*A6)))+~A2))+(A4*((~A1+(A1*(~A3+(~A5+~A6))))*A2)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_7:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_xor<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d" "SLICEL",placed CLBLL_X4Y2 SLICE_X6Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_not00011:#LUT:O6=((A2*(A3*(A4*A5)))@A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Msub_pcpl_addto_sub0000_xor<0>11:#LUT:O6=((~A3*(A4*A5))+(A3*((A4*A5)@A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre_and00001:#LUT:O6=(A2*(A3*(A4*(A5*~A6))))
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_pcpl" "SLICEL",placed CLBLL_X4Y3 SLICE_X6Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_pcpl:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1" "SLICEL",placed CLBLL_X4Y14 SLICE_X6Y14  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1_mux00001:#LUT:O6=(A2*(~A3*(~A4*(~A5*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>" "SLICEL",placed CLBLL_X4Y15 SLICE_X6Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<6>" "SLICEL",placed CLBLL_X4Y16 SLICE_X6Y16  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q_6:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>" "SLICEL",placed CLBLL_X4Y18 SLICE_X6Y18  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_legacy_cmp_eq00001:#LUT:O6=(A3*(~A4*(~A5*~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_legacy:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_sigdef_mux000031:#LUT:O6=(~A2*(~A3*(~A4*(~A5*~A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Madd_cur_bytes_missing_addsub00001:#LUT:O6=((~A2*((~A3*((A4*~A5)+A6))+(A3*((~A4+(A4*A5))*~A6))))+(A2*A3))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing_0:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/first_be_missing<0>1:#LUT:O6=(~A3*((~A4*A5)+A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<1>" "SLICEL",placed CLBLL_X4Y19 SLICE_X6Y19  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q_1_and00001:#LUT:O6=(~A4*(~A5+A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj<1>" "SLICEL",placed CLBLL_X4Y20 SLICE_X6Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/locked_o" "SLICEL",placed CLBLL_X4Y21 SLICE_X6Y21  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/locked_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_np_reg" "SLICEL",placed CLBLL_X4Y22 SLICE_X6Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_np_reg:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop" "SLICEL",placed CLBLL_X4Y23 SLICE_X6Y23  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/next_cur_drop2:#LUT:O6=(A5*A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/next_cur_drop11:#LUT:O6=(A1+(A2+(A3+(A4+(A5+A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk" "SLICEL",placed CLBLL_X4Y24 SLICE_X6Y24  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk_or00001:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_o" "SLICEL",placed CLBLL_X4Y25 SLICE_X6Y25  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_o_or00001:#LUT:O6=(A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_o:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q2" "SLICEL",placed CLBLL_X4Y26 SLICE_X6Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_q_1_and000011:#LUT:O6=(A4*(~A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q2:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>" "SLICEL",placed CLBLL_X4Y27 SLICE_X6Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_sub0000<4>3:#LUT:O6=((~A1*(A4@A5))+(A1*((A2@A3)+~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_sub0000<4>21:#LUT:O6=(~A3*(~A4*(~A5*~A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof_and0000_SW0:#LUT:O6=(~A2*(~A3*(~A4*(~A5*~A6))))
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct_inv1_INV_0:#LUT:O6=~A6
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>" "SLICEL",placed CLBLL_X4Y28 SLICE_X6Y28  ,
  cfg " A5LUT:cfg_function_number_c<0>_145.SLICEL_A5LUT:#LUT:O5=0 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<0>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::XOR
       AUSED::#OFF B5LUT:cfg_function_number_c<0>_144.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<1>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::XOR
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<2>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5LUT:trn_rsrc_dsc_n_c_45.SLICEL_D5LUT:#LUT:O5=1
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<3>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::XOR
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>:
       CYINITVCC:ProtoComp511.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_6:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>" "SLICEL",placed CLBLL_X4Y29 SLICE_X6Y29  ,
  cfg " A5LUT:trn_rsrc_dsc_n_c_44.SLICEL_A5LUT:#LUT:O5=1 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<4>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::XOR
       AUSED::#OFF B5LUT:trn_rsrc_dsc_n_c_43.SLICEL_B5LUT:#LUT:O5=1 B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<5>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::XOR
       BUSED::#OFF C5LUT:trn_rsrc_dsc_n_c_42.SLICEL_C5LUT:#LUT:O5=1 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<6>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5LUT:trn_rsrc_dsc_n_c_41.SLICEL_D5LUT:#LUT:O5=1
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<7>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::XOR
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>" "SLICEL",placed CLBLL_X4Y30 SLICE_X6Y30  ,
  cfg " A5LUT:trn_rsrc_dsc_n_c_40.SLICEL_A5LUT:#LUT:O5=1 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<8>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::XOR
       AUSED::#OFF B5LUT:trn_rsrc_dsc_n_c_39.SLICEL_B5LUT:#LUT:O5=1 B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<9>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::XOR
       BUSED::#OFF C5LUT:trn_rsrc_dsc_n_c_38.SLICEL_C5LUT:#LUT:O5=1 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<10>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_lut<11>_INV_0:#LUT:O6=~A6
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::XOR
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_xor<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,2 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_p_o" "SLICEL",placed CLBLL_X4Y31 SLICE_X6Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_p_o_not00011_INV_0:#LUT:O6=~A6
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_p_o:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>" "SLICEL",placed CLBLL_X4Y33 SLICE_X6Y33  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_44:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_45:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_46:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_47:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_cpl_num<0>" "SLICEL",placed CLBLL_X4Y51 SLICE_X6Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/Mrom_COND_111_rom000011:#LUT:O6=((~A3*(A5*~A6))+(A3*((~A4*(A5*~A6))+(A4*(~A5+A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_cpl_num_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplt" "SLICEL",placed CLBLL_X4Y52 SLICE_X6Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplt:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp<1>" "SLICEL",placed CLBLL_X4Y55 SLICE_X6Y55  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/Madd_reg_cmt_rp_add0000_xor<0>11_INV_0:#LUT:O6=~A4
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/Madd_reg_cmt_rp_add0000_xor<1>11:#LUT:O6=(A4@A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_inc_dec_b" "SLICEL",placed CLBLL_X4Y66 SLICE_X6Y66  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/Mrom_COND_111_rom000011:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_cpl_num_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/Mrom_COND_111_rom000041:#LUT:O6=(~A5+~A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_inc_dec_b:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>" "SLICEL",placed CLBLL_X4Y0 SLICE_X7Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_lut<0>:#LUT:O6=((~A1*((~A3*(A4*A5))+(A3*((A4*A5)@A6))))+(A1*((~A2*((~A3*(A4*A5))+(A3*((A4*A5)@A6))))+(A2*((~A3*(~A4+~A5))+(A3*((A4*A5)@~A6)))))))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_lut<1>:#LUT:O6=((~A1*(A3*((~A4+(A4*~A5))*A6)))+(A1*((~A2*(A3*((~A4+(A4*~A5))*A6)))+(A2*(~A3+((A4*A5)+~A6))))))
       BCY0::BX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_1:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_lut<2>:#LUT:O6=((~A1*(A3*((~A4+(A4*~A5))*A6)))+(A1*((~A2*(A3*((~A4+(A4*~A5))*A6)))+(A2*(~A3+((A4*A5)+~A6))))))
       CCY0::CX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_2:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_lut<3>:#LUT:O6=((~A1*(A3*((~A4+(A4*~A5))*A6)))+(A1*((~A2*(A3*((~A4+(A4*~A5))*A6)))+(A2*(~A3+((A4*A5)+~A6))))))
       DCY0::DX DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_3:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::0 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_cy<3>:
       CYINITGND:ProtoComp514.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_7:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>" "SLICEL",placed CLBLL_X4Y1 SLICE_X7Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_lut<4>:#LUT:O6=((~A1*(A3*((~A4+(A4*~A5))*A6)))+(A1*((~A2*(A3*((~A4+(A4*~A5))*A6)))+(A2*(~A3+((A4*A5)+~A6))))))
       ACY0::AX AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_4:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_lut<5>:#LUT:O6=((~A1*(A3*((~A4+(A4*~A5))*A6)))+(A1*((~A2*(A3*((~A4+(A4*~A5))*A6)))+(A2*(~A3+((A4*A5)+~A6))))))
       BCY0::BX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_5:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_lut<6>:#LUT:O6=((~A1*(A3*((~A4+(A4*~A5))*A6)))+(A1*((~A2*(A3*((~A4+(A4*~A5))*A6)))+(A2*(~A3+((A4*A5)+~A6))))))
       CCY0::CX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_6:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::0 CUSED::#OFF D5LUT:cfg_function_number_c<0>_136.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_sub0000<1>11:#LUT:O6=(A6+~A6)*((A2*((~A3+(A3*~A4))*A5)))
       DCY0::O5 DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_7:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d" "SLICEL",placed CLBLL_X4Y2 SLICE_X7Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_sub0000<1>12:#LUT:O6=(A3*(A4*(~A5+~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_8:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_lut<0>:#LUT:O6=((~A1*((~A2+(A2*(~A3+(A3*(~A4+(A4*~A5))))))*A6))+(A1*((A2*(A3*(A4*A5)))+~A6)))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_and00002:#LUT:O6=((~A2+(A2*(~A3+(A3*(~A4+(A4*~A5))))))*A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_xor<8>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,2 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr" "SLICEL",placed CLBLL_X4Y14 SLICE_X7Y14  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr_mux00001:#LUT:O6=(A2*(~A3*(~A4*(~A5*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/pm_msg_detect_o" "SLICEL",placed CLBLL_X4Y15 SLICE_X7Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/pm_msg_detect_o_or00001:#LUT:O6=(A4+(A5+A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/pm_msg_detect_o:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/hp_msg_detect_o" "SLICEL",placed CLBLL_X4Y17 SLICE_X7Y17  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/hp_msg_detect_o_and00001:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/hp_msg_detect_o:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode" "SLICEL",placed CLBLL_X4Y18 SLICE_X7Y18  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode_mux00001:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>" "SLICEL",placed CLBLL_X4Y20 SLICE_X7Y20  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Madd_cur_bytes_missing_addsub0000_xor<1>11:#LUT:O6=((~A1*((~A2*((~A3*(A4+(A5*~A6)))+(A3*(~A4*(~A5+A6)))))+(A2*A3)))+(A1*((~A2*A6)@A3)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Madd_cur_bytes_missing_addsub0000_cy<1>11:#LUT:O6=((~A1*(~A2*(~A3*(~A4*(A5*A6)))))+(A1*(((~A2*(A4+A5))+(A2*A6))*~A3)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing_2:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cpl_o" "SLICEL",placed CLBLL_X4Y21 SLICE_X7Y21  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cpl_o:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>" "SLICEL",placed CLBLL_X4Y22 SLICE_X7Y22  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_4_mux00001:#LUT:O6=(A3*((~A4*A5)+(A4*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_5_mux00001:#LUT:O6=(A3*((~A4*A5)+(A4*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_6_mux00001:#LUT:O6=(A3*((~A4*A5)+(A4*A6)))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr_6:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip" "SLICEL",placed CLBLL_X4Y23 SLICE_X7Y23  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip_and00001:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>" "SLICEL",placed CLBLL_X4Y24 SLICE_X7Y24  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/byte_ct_1dw<0>1:#LUT:O6=((~A3*((A4@~A5)+~A6))+(A3*((~A4+(A4*A6))*~A5)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/byte_ct_1dw<1>1:#LUT:O6=((~A3*((~A4*(A5*A6))+(A4*(A5+A6))))+(A3*(~A4*(A5+A6))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/byte_ct_1dw_and00001:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw_2:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg" "SLICEL",placed CLBLL_X4Y25 SLICE_X7Y25  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/type_1dw_or000011:#LUT:O6=(~A1*(~A2*((~A3*((A4@A6)*~A5))+(A3*(~A4*(~A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/type_1dw:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_pwr_mgmt_and00001:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len" "SLICEL",placed CLBLL_X4Y26 SLICE_X7Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len_or00001:#LUT:O6=(A3+(A4+(A5+A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof" "SLICEL",placed CLBLL_X4Y27 SLICE_X7Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_over_and0000:#LUT:O6=(((~A1*A4)+(A1*((~A2*A4)+(A2*((~A3*A4)+(A3*(A6+A4)))))))*~A5)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_over:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_over_and0000_SW0:#LUT:O6=(A2*(A3*(A4*(A5*~A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof_and0000:#LUT:O6=(((~A1*(~A3+(A4+A5)))+(A1*(~A4+(~A5+~A6))))*~A2)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof_and0000_SW1:#LUT:O6=(A2*(A3*(A4*(A5*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>" "SLICEL",placed CLBLL_X4Y28 SLICE_X7Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize_and000061:#LUT:O6=(~A2*(~A3*(~A4*(~A5*~A6))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_sub0000<4>11:#LUT:O6=(~A3*(~A4*(~A5*~A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_sub0000<6>1:#LUT:O6=((~A2*((~A3*(A4*~A5))+~A6))+(A2*(A3+(~A4+(A5+~A6)))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_6:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_sub0000<6>2:#LUT:O6=((~A3*(~A4*(~A5*A6)))+(A3*(A4+(A5+~A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_sub0000<6>_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>" "SLICEL",placed CLBLL_X4Y29 SLICE_X7Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_sub0000<5>:#LUT:O6=((~A4*((~A1*((~A2*A3)+(A2*(~A5+A6))))+(A1*(A2*(~A5+A6)))))+(A4*((~A1*((~A2*~A3)+(A2*(~A5+A6))))+(A1*(~A2+(~A5+A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_sub0000<5>_SW0:#LUT:O6=((~A1*((~A2*(~A3*(~A4*(~A5*~A6))))+(A2*(A3+(A4+(A5+A6))))))+(A1*A2))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>" "SLICEL",placed CLBLL_X4Y30 SLICE_X7Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<1>1:#LUT:O6=(A3*((~A4*A5)+(A4*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<2>1:#LUT:O6=((~A3*((~A4*A5)+~A6))+(A3*(A4+(A5+~A6))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_2:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_inc_dec_b" "SLICEL",placed CLBLL_X4Y51 SLICE_X7Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/Mrom_COND_111_rom000041:#LUT:O6=(~A3+((A4*~A5)+~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_inc_dec_b:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplt" "SLICEL",placed CLBLL_X4Y55 SLICE_X7Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplt1:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_decr_cor" "SLICEL",placed CLBLL_X4Y65 SLICE_X7Y65  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_inc_dec_b_not00011:#LUT:O6=(~A5+~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_decr_cor:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>" "SLICEL",placed CLBLM_X6Y0 SLICE_X8Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_eq1_cmp_eq0000:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_eq1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_eq1_cmp_eq0000_SW0:#LUT:O6=(A4+(A5+A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_np_addto_add0000_xor<3>11:#LUT:O6=((~A1*(~A2*(A3*(~A4*~A5))))+(A1*((~A2*(A3*(~A4*(~A5*~A6))))+(A2*(~A3*(A4*(A5*A6)))))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto_3:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np1:#LUT:O6=((~A3+(A3*(~A5+~A6)))*A4)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre" "SLICEL",placed CLBLM_X6Y1 SLICE_X8Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdstart_pcpl1:#LUT:O6=(((~A2*(~A4+A6))+(A2*((~A4*(~A5+~A6))+(A4*(~A5*A6)))))*A3)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre_and00001:#LUT:O6=(A2*(A3*(A4*(A5*~A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:trn_rsrc_dsc_n_c_51.SLICEL_C6LUT:#LUT:O6=1
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre_cmp_gt000011:#LUT:O6=(A1+(A2+(A3+(A4+(A5+A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre_cmp_gt00001_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d" "SLICEL",placed CLBLM_X6Y2 SLICE_X8Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_8_not00011:#LUT:O6=((A2*((~A3*~A4)+(A3*(~A4*A6))))+A5)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_and00002:#LUT:O6=((~A2+(A2*(~A3+(A3*(~A4+(A4*~A5))))))*A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>" "SLICEM",placed CLBLM_X6Y6 SLICE_X8Y6  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_60:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_60:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_56:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_56:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_57:#RAM:O6=0x0000000000000000
       D6RAMMODE::SRL16 DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_57:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>" "SLICEM",placed CLBLM_X6Y7 SLICE_X8Y7  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_32:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_32:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_33:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_33:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_61:#RAM:O6=0x0000000000000000
       C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_61:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_62:#RAM:O6=0x0000000000000000
       D6RAMMODE::SRL16 DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_62:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>" "SLICEM",placed CLBLM_X6Y8 SLICE_X8Y8  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_0:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_1:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_o" "SLICEL",placed CLBLM_X6Y9 SLICE_X8Y9  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_o:#FF
       DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>" "SLICEM",placed CLBLM_X6Y13 SLICE_X8Y13  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF
       ADI1MUX::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_6:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_6:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off" "SLICEL",placed CLBLM_X6Y15 SLICE_X8Y15  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off_mux00001:#LUT:O6=(A2*(A3*(~A4*(~A5*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1_mux000011:#LUT:O6=(A2*(~A3*(~A4*(~A5*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>" "SLICEL",placed CLBLM_X6Y16 SLICE_X8Y16  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch_mux000010:#LUT:O6=(A1+(A2+(A3+(A4+(A5+A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:cfg_function_number_c<0>_152.SLICEL_C6LUT:#LUT:O6=0 CCY0::#OFF
       CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode_7:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_sigdef_mux000041:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode_6:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_sigdef_mux00004_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>" "SLICEL",placed CLBLM_X6Y17 SLICE_X8Y17  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_hotplug:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing_mux0000<2>1:#LUT:O6=((~A2*(~A3*(~A4*A5)))+A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing_0:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>" "SLICEL",placed CLBLM_X6Y18 SLICE_X8Y18  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing_mux0000<1>:#LUT:O6=(~A1*((~A2*(~A3*(~A4*(~A5*~A6))))+(A2*(A3*(~A4*(A5*~A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing_mux0000<1>_SW0:#LUT:O6=(A4+(A5+A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing_mux0000<0>1:#LUT:O6=((A4*A5)+A6)
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing_2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_sigdef_mux000021:#LUT:O6=(((~A2*(A3*A5))+(A2*(~A3*(A4*A5))))+A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message" "SLICEL",placed CLBLM_X6Y19 SLICE_X8Y19  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message_mux0000:#LUT:O6=((~A1*(A2+((A3@A4)+~A6)))+(A1*~A5))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message_mux0000_SW0:#LUT:O6=((A2@A3)+((A4@A5)+~A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/vend_msg_o" "SLICEL",placed CLBLM_X6Y20 SLICE_X8Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/vend_msg_o:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok" "SLICEL",placed CLBLM_X6Y21 SLICE_X8Y21  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc_mux0000<3>1:#LUT:O6=(~A2*((~A3*(A4*~A5))+(A3*(~A4*~A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc_mux0000<2>:#LUT:O6=((~A2*(~A3*((~A4*(A5@A6))+(A4*(~A5*~A6)))))+(A2*(A3*(~A4*(~A5*~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok_and0000:#LUT:O6=((~A1*(~A2*(~A3*((~A4*(~A5*~A6))+(A4*(A5+~A6))))))+(A1*(~A2*~A3)))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok_and0000_SW0:#LUT:O6=(~A2*(~A3*(~A4*(~A5*~A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>" "SLICEM",placed CLBLM_X6Y22 SLICE_X8Y22  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_38:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_38:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt" "SLICEL",placed CLBLM_X6Y25 SLICE_X8Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt_or00001:#LUT:O6=((~A1*(A3+(~A4+(A5+A6))))+(A1*(A2+(A3+(~A4+(A5+A6))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt_or00002:#LUT:O6=(A2+(A3+((A4*A5)+A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt_or0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct" "SLICEL",placed CLBLM_X6Y26 SLICE_X8Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/Mrom_delay_ct_mux000011:#LUT:O6=((~A3*(A4*(A5*A6)))+(A3*((A4*A5)+A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct_or00001:#LUT:O6=(~A5+~A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_src_rdy_o_or00001:#LUT:O6=(~A5+~A6)
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>" "SLICEL",placed CLBLM_X6Y27 SLICE_X8Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_mux0000<0>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_mux0000<1>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/uc_format" "SLICEL",placed CLBLM_X6Y28 SLICE_X8Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/uc_format:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>" "SLICEL",placed CLBLM_X6Y29 SLICE_X8Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_mux0000<2>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_mux0000<3>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>" "SLICEL",placed CLBLM_X6Y30 SLICE_X8Y30  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<5>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<0>11:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_ur_o" "SLICEL",placed CLBLM_X6Y31 SLICE_X8Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_ur_o_and00001:#LUT:O6=(A4*(A5*~A6))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_ur_o:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>" "SLICEL",placed CLBLM_X6Y34 SLICE_X8Y34  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3" "SLICEM",placed CLBLM_X6Y37 SLICE_X8Y37  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/Mshreg_eval_check_q3:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>" "SLICEL",placed CLBLM_X6Y39 SLICE_X8Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_44:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_45:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_46:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_47:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>" "SLICEM",placed CLBLM_X6Y40 SLICE_X8Y40  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem38/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_37:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem38/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_38:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem37/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem36/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_36:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem37/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem36/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>" "SLICEL",placed CLBLM_X6Y43 SLICE_X8Y43  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_24:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_25:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_26:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_27:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_not0002_inv" "SLICEL",placed CLBLM_X6Y44 SLICE_X8Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_or00001:#LUT:O6=(~A4+(~A5+A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>" "SLICEL",placed CLBLM_X6Y45 SLICE_X8Y45  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_incr_cplt" "SLICEL",placed CLBLM_X6Y46 SLICE_X8Y46  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/tlp_is_np_and_ur1:#LUT:O6=(A5*~A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_incr_cplt:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>" "SLICEM",placed CLBLM_X6Y47 SLICE_X8Y47  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem43/DP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_43:#FF
       AFFINIT::INIT0 AFFMUX::O5 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem43/SP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_42:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem42/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem41/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_41:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem42/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem41/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>" "SLICEL",placed CLBLM_X6Y48 SLICE_X8Y48  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_24:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_25:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_26:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_27:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>" "SLICEM",placed CLBLM_X6Y49 SLICE_X8Y49  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem27/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_26:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem27/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_27:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem26/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem25/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_25:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem26/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem25/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0005" "SLICEL",placed CLBLM_X6Y55 SLICE_X8Y55  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out51:#LUT:O6=(A4*(A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cor" "SLICEL",placed CLBLM_X6Y60 SLICE_X8Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cor:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_nfl" "SLICEL",placed CLBLM_X6Y62 SLICE_X8Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out41:#LUT:O6=(A4*(~A5*~A6))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_nfl:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num<0>" "SLICEL",placed CLBLM_X6Y78 SLICE_X8Y78  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/cnt<3>1:#LUT:O6=((A3*A4)+(A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF
       CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow" "SLICEL",placed CLBLM_X6Y79 SLICE_X8Y79  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt_mux0000<0>1:#LUT:O6=(((~A2*(A4@~A5))+(A2*(A4@A6)))*A3)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt_3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow_and00001:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/cnt<2>1:#LUT:O6=((A3*A4)+(A5*~A6))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/cnt<1>1:#LUT:O6=((A3*A4)+(A5*~A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>" "SLICEL",placed CLBLM_X6Y80 SLICE_X8Y80  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt_mux0000<2>1:#LUT:O6=(A2*(((~A3*(A4*~A6))+(A3*(~A4*~A6)))@A5))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt_mux0000<1>1:#LUT:O6=((~A1*(A2*((A3@A4)*(~A5*~A6))))+(A1*(A2*((A3@~A4)+(A5+A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt_2:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt_mux0000<3>11:#LUT:O6=(A1*((~A2*((~A3*(~A4+A5))+(A3*((~A4+(A4*A5))*~A6))))+(A2*((~A3*(A4*~A5))+(A3*((A4*~A5)+A6))))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt_0:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt_mux0000<3>12:#LUT:O6=(A1*((~A2*((~A3*A6)@A4))+(A2*((~A3*((~A4*(A5+A6))+(A4*(~A5*~A6))))+(A3*(A4@A5))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt_mux0000<3>1_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>" "SLICEL",placed CLBLM_X6Y0 SLICE_X9Y0  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<0>_rt:#LUT:O5=A4
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/N31_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_0:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_lut<1>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       BCY0::BX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_1:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_lut<2>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       CCY0::CX CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_2:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_lut<3>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       DCY0::DX DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_3:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_cy<3>:
       _INST_PROP::XDL_SHAPE_DESC:Shape_19:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_19:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>" "SLICEL",placed CLBLM_X6Y1 SLICE_X9Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_lut<4>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       ACY0::AX AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_4:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_lut<5>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       BCY0::BX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_5:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_lut<6>:#LUT:O6=((~A4*((A1*(A2*(A3*A5)))+~A6))+(A4*((~A1+(A1*(~A2+(A2*(~A3+(A3*~A5))))))*A6)))
       CCY0::CX CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_6:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_lut<7>:#LUT:O6=((~A4*((A1*(A3*(A5*A6)))+~A2))+(A4*((~A1+(A1*(~A3+(~A5+~A6))))*A2)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_7:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_xor<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_19:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl_pre" "SLICEL",placed CLBLM_X6Y2 SLICE_X9Y2  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl_pre:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg" "SLICEL",placed CLBLM_X6Y15 SLICE_X9Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg_and0000:#LUT:O6=(A1*(A2*(A3*(A4*(A5*~A6)))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg_and0000_SW0:#LUT:O6=(A4*(A5*A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" "SLICEL",placed CLBLM_X6Y17 SLICE_X9Y17  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_sigdef_mux000022:#LUT:O6=((~A1*((~A2*(~A3*(A4*~A6)))+(A2*(~A3*(A4*(~A5*~A6))))))+(A1*(~A2*(A4*~A6))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_sigdef_mux000022_SW0:#LUT:O6=(A4+(A5+A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch" "SLICEL",placed CLBLM_X6Y18 SLICE_X9Y18  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_sigdef_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A4+(A5+A6)))+(A3*(A5+A6))))+(A2*(A5+A6))))+(A1*((~A2*(~A3*A4))+A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_sigdef:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/first_be_missing<1>1:#LUT:O6=((~A3*(~A4*(~A5*A6)))+(A3*(~A4*~A5)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch_mux000085:#LUT:O6=((~A1*~A2)+(A1*((~A2*(A3+~A5))+(A2*(A4*(A5*~A6))))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef" "SLICEL",placed CLBLM_X6Y19 SLICE_X9Y19  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:cfg_function_number_c<0>_150.SLICEL_C6LUT:#LUT:O6=0
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef_or00001:#LUT:O6=(A1*(A2*(A3*(A4*(A5*A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef_or0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>" "SLICEL",placed CLBLM_X6Y21 SLICE_X9Y21  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc_mux0000<1>1:#LUT:O6=((~A2*((~A3*((~A4*~A5)+A6))+(A3*(A4+(A5+A6)))))+(A2*(A3+(A5+A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc_mux0000<0>2:#LUT:O6=((~A2*((~A3*((~A4*(A5@~A6))+(A4*(A5+A6))))+(A3*(A4+(A5+A6)))))+(A2*(A3+(A5+A6))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_src_rdy_o" "SLICEL",placed CLBLM_X6Y22 SLICE_X9Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_src_rdy_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype" "SLICEL",placed CLBLM_X6Y25 SLICE_X9Y25  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cpl_ip_or00001:#LUT:O6=(A2*(~A3*(~A4*(~A5*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cpl_ip:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/uc_cpl_lk_or000021:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/uc_cpl_lk:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype_mux00001_G:#LUT:O6=((~A1*((~A2*((~A3*((~A4*(A5*A6))+(A4*(A5+~A6))))+(A3*(A4+(A5+A6)))))+(A2*(~A3+(A5+A6)))))+(A1*(A2+~A5)))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype_mux00001_F:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(A4+(A5+A6)))))+(A2*(~A3+(A5+A6)))))+(A1*(A2+~A5)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype_mux00001:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min" "SLICEL",placed CLBLM_X6Y26 SLICE_X9Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min_mux0000:#LUT:O6=(A2*(A3*(~A4*(~A5*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min_mux0000_SW0:#LUT:O6=((~A2*((~A3*(A4*A6))+(A3*(A4+A6))))+(A2*(A3+(A4+(~A5+A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<5>" "SLICEL",placed CLBLM_X6Y27 SLICE_X9Y27  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q_2:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q_3:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q_4:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q_5:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o" "SLICEL",placed CLBLM_X6Y28 SLICE_X9Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_uc_o_mux00001:#LUT:O6=((A3*(A4*~A5))+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_uc_o:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o_mux00001:#LUT:O6=((~A3*(A4*~A5))+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>" "SLICEL",placed CLBLM_X6Y29 SLICE_X9Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mux0000<4>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mux0000<6>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_6:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>" "SLICEL",placed CLBLM_X6Y30 SLICE_X9Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_mux0000<0>2:#LUT:O6=(A3*((~A4*A5)+(A4*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_or00001:#LUT:O6=(~A2*(~A3*(~A4*(~A5*~A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/fe_l0_set_unsupported_request_other_error" "SLICEL",placed CLBLM_X6Y31 SLICE_X9Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_unsupportedreq_or00001:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_unsupportedreq:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<28>" "SLICEL",placed CLBLM_X6Y35 SLICE_X9Y35  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_28:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q1" "SLICEL",placed CLBLM_X6Y37 SLICE_X9Y37  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q1:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<48>" "SLICEL",placed CLBLM_X6Y45 SLICE_X9Y45  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/rx_err_tlp_ur_n1_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_49:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_48:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" "SLICEL",placed CLBLM_X6Y47 SLICE_X9Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<1>_SW0:#LUT:O6=((~A1*(A2*(~A3*(A4*A5))))+(A1*((A2*(~A3*(A4*A5)))+A6)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<0>_SW0:#LUT:O6=((~A1*(A2*(~A3*(A4*A5))))+(A1*((A2*(~A3*(A4*A5)))+A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>121:#LUT:O6=(~A5*~A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1427" "SLICEL",placed CLBLM_X6Y49 SLICE_X9Y49  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<33>_SW0:#LUT:O6=((~A2*A3)+(A2*((~A3*(~A4*(~A5*A6)))+(A3*~A4))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_decr_cor" "SLICEL",placed CLBLM_X6Y60 SLICE_X9Y60  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_inc_dec_b_not00011:#LUT:O6=(~A5+~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_decr_cor:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cor" "SLICEL",placed CLBLM_X6Y78 SLICE_X9Y78  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cor_or000011:#LUT:O6=(A4+(A5+A6))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cor:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b" "SLICEL",placed CLBLM_X6Y79 SLICE_X9Y79  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count_mux0000<3>1:#LUT:O6=(A2*((~A3*A4)+(A5*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count_mux0000<2>1:#LUT:O6=(A2*((~A3*A4)+(A5*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_extra_mux00001:#LUT:O6=(A2*((~A3*(~A4*~A5))+(A3*(A4*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_extra:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/Madd_AUX_107_addsub0000_cy<2>11:#LUT:O6=((~A2*(A3*(A4*(A5*A6))))+(A2*(~A3*(A4+(A5+A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>" "SLICEL",placed CLBLM_X6Y80 SLICE_X9Y80  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count_mux0000<1>1:#LUT:O6=(A2*((~A3*A4)+(A5*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count_mux0000<0>1:#LUT:O6=(A2*((~A3*A4)+(A5*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/Msub__AUX_108_cy<2>11:#LUT:O6=((~A2*(~A3+(A4*(A5*A6))))+(A2*(A3+(A4+(A5+A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/cnt<0>1:#LUT:O6=((A3*A4)+(A5*~A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>" "SLICEL",placed CLBLM_X7Y0 SLICE_X10Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_lut<0>:#LUT:O6=((~A1*((~A2+(A2*(~A3+(A3*(~A4+(A4*~A5))))))*A6))+(A1*((A2*(A3*(A4*A5)))+~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld1:#LUT:O6=(A1*(~A2+(~A3+(~A4+(~A5+~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>" "SLICEL",placed CLBLM_X7Y1 SLICE_X10Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl1:#LUT:O6=(A3*(~A4+(~A5+~A6)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_not00011:#LUT:O6=((A2*(A3*(A4*A5)))@A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_0_mux00001:#LUT:O6=((~A2*((~A3*(~A4*(~A5*~A6)))+(A3*((~A4+(A4*A5))*~A6))))+(A2*((~A3*((~A4*~A5)+A6))+(A3*(~A4+(A5+A6))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_0:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_8_and00001:#LUT:O6=(A2*((~A3*(~A4*~A5))+(A3*(~A4*(~A5*A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>" "SLICEL",placed CLBLM_X7Y2 SLICE_X10Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_7_mux00001:#LUT:O6=((~A2*((~A4*(~A3*A5))+(A4*(A3+~A5))))+(A2*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_7:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_8_mux00001:#LUT:O6=((~A2*((~A3*A4)+(A3*A6)))+(A2*((~A3*A5)+(A3*A6))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_8:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_8_and00011:#LUT:O6=(A1*(~A2*((A3*(A4*A5))+~A6)))
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_6_not00011:#LUT:O6=((~A1*(A4+A6))+(A1*((~A2*(~A3+(A4+A6)))+(A2*((~A3*(A4+(A5+A6)))+(A3*(A4+A6)))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre" "SLICEL",placed CLBLM_X7Y3 SLICE_X10Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>" "SLICEM",placed CLBLM_X7Y6 SLICE_X10Y6  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_58:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_58:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_59:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_59:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>" "SLICEM",placed CLBLM_X7Y7 SLICE_X10Y7  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_7:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_7:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>" "SLICEM",placed CLBLM_X7Y14 SLICE_X10Y14  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_rem_q_5:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>" "SLICEM",placed CLBLM_X7Y23 SLICE_X10Y23  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_41:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_41:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_39:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_39:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<1>" "SLICEL",placed CLBLM_X7Y25 SLICE_X10Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst_not00031_INV_0:#LUT:O6=~A6
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q_1:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_rem" "SLICEL",placed CLBLM_X7Y26 SLICE_X10Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/Mxor_malformed_rem_xor0000_xo<2>1:#LUT:O6=(A2@((~A3*(A4@~A5))+(A3*(A4@(A5@~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_rem:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<6>" "SLICEL",placed CLBLM_X7Y28 SLICE_X10Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rid_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o_6:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize" "SLICEL",placed CLBLM_X7Y30 SLICE_X10Y30  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize_and00001:#LUT:O6=(A1*(A2+(((~A3*A5)+(A3*A4))+A6)))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize_and00001_SW0:#LUT:O6=((~A1*((~A2*(((~A3*(~A5*~A6))+(A3*~A5))+A4))+(A2*(A3+(A4+(~A5+~A6))))))+(A1*((~A2*((~A3*(A4*(~A5*~A6)))+(A3*(A4*~A5))))+(A2*(((~A3*(~A5+~A6))+A3)*A4)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>" "SLICEL",placed CLBLM_X7Y31 SLICE_X10Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mux0000<2>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_2:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mux0000<3>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_3:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>" "SLICEM",placed CLBLM_X7Y40 SLICE_X10Y40  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem38/DP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_38:#FF
       AFFINIT::INIT0 AFFMUX::O5 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem38/SP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_37:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem37/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem36/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_36:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem37/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem36/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" "SLICEL",placed CLBLM_X7Y41 SLICE_X10Y41  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<35>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<36>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_7:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>" "SLICEM",placed CLBLM_X7Y45 SLICE_X10Y45  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem49/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_48:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem49/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_49:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem48/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem47/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_47:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem48/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem47/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>" "SLICEM",placed CLBLM_X7Y46 SLICE_X10Y46  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem3/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_29:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem3/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_3:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem29/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem28/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_28:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem29/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem28/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2226" "SLICEL",placed CLBLM_X7Y48 SLICE_X10Y48  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<34>_SW0:#LUT:O6=((~A2*(A3*(((~A4*A6)+A4)*~A5)))+(A2*(~A3*~A4)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>" "SLICEM",placed CLBLM_X7Y49 SLICE_X10Y49  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem35/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_35:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem35/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_34:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::O5 BUSED::#OFF C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem34/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem33/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_33:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem34/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem33/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0003" "SLICEL",placed CLBLM_X7Y55 SLICE_X10Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out31:#LUT:O6=(A3*(A4*(~A5*~A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3-In_map11" "SLICEL",placed CLBLM_X7Y61 SLICE_X10Y61  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3-In40:#LUT:O6=((~A2*(A3*~A6))+(A2*((~A3*A4)+(A3*(~A4+(A5*~A6))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplu" "SLICEL",placed CLBLM_X7Y62 SLICE_X10Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplu1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplu" "SLICEL",placed CLBLM_X7Y64 SLICE_X10Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplu:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_inc_dec_b" "SLICEL",placed CLBLM_X7Y70 SLICE_X10Y70  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl_Mrom_COND_110_rom000041_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_inc_dec_b:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_ftl1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow" "SLICEL",placed CLBLM_X7Y72 SLICE_X10Y72  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow_and00001:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>" "SLICEL",placed CLBLM_X7Y0 SLICE_X11Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_np_addto_add00001:#LUT:O6=(((~A2*(A3*A4))+(A2*((~A3*A6)+(A3*(A4@A6)))))@A5)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden1:#LUT:O6=(((~A1*(~A4+(~A5+~A6)))+(A1*((~A3*(~A4+(~A5+~A6)))+(A3*~A4))))*A2)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words_0:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre_or00001:#LUT:O6=((~A1*((~A2*(A4+A5))+(A2*(((~A4*A5)+A4)*A6))))+(A1*((~A2*(((~A3*A4)+(A3*(A4*~A6)))+A5))+(A2*(((~A3*((~A4*A5)+A4))+(A3*A5))*A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl_not00011:#LUT:O6=(((~A1*A4)+(A1*((~A2*(~A3+(A3*A4)))+(A2*((~A3*((~A4*A5)+A4))+(A3*A4))))))*~A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>" "SLICEL",placed CLBLM_X7Y1 SLICE_X11Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdstart_np:#LUT:O6=((~A1*((~A2*(A4*~A5))+(A2*(A4*(~A5*A6)))))+(A1*((~A2*((~A3*(A4*~A5))+(A3*(A4*(~A5*~A6)))))+(A2*(~A3*(A4*(~A5*A6)))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/clr_buf_np11:#LUT:O6=(A4*(A5*A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_3_mux00001:#LUT:O6=((~A4*A6)+(A4*A5))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_3:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_3_mux00002:#LUT:O6=((~A1*((~A2*(A3*(A4*A5)))+(A2*(~A3+(~A4+~A5)))))+(A1*A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_3_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_pre" "SLICEL",placed CLBLM_X7Y2 SLICE_X11Y2  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_pre:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<8>" "SLICEL",placed CLBLM_X7Y3 SLICE_X11Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/routing_vendef" "SLICEL",placed CLBLM_X7Y19 SLICE_X11Y19  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/routing_vendef_or00001:#LUT:O6=((~A4*(A5*~A6))+(A4*~A5))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/routing_vendef:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc" "SLICEL",placed CLBLM_X7Y23 SLICE_X11Y23  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc_mux00001:#LUT:O6=(((~A3*A6)+(A3*((~A4*A6)+A4)))*~A5)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>" "SLICEL",placed CLBLM_X7Y24 SLICE_X11Y24  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<6>" "SLICEL",placed CLBLM_X7Y25 SLICE_X11Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/eval_pwr_mgmt_q1" "SLICEL",placed CLBLM_X7Y27 SLICE_X11Y27  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/eval_pwr_mgmt_q1:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>" "SLICEL",placed CLBLM_X7Y28 SLICE_X11Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>" "SLICEL",placed CLBLM_X7Y29 SLICE_X11Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_mux0000<4>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_mux0000<5>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3639" "SLICEL",placed CLBLM_X7Y30 SLICE_X11Y30  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize_and00001_SW1:#LUT:O6=((~A1*((~A2*(((~A3*(A4@~A6))+(A3*A4))+~A5))+(A2*((~A3*((~A4*~A6)+(A4*~A5)))+(A3*((~A4*(~A5*A6))+(A4*(~A5+A6))))))))+(A1*((~A2*((~A3*((A4@~A6)+~A5))+(A3*((~A4*(~A5*A6))+(A4*(~A5+A6))))))+(A2*((~A3*((~A4*~A6)+(A4*~A5)))+(A3*(A4*~A5)))))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q3" "SLICEL",placed CLBLM_X7Y37 SLICE_X11Y37  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" "SLICEL",placed CLBLM_X7Y40 SLICE_X11Y40  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>3:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<1>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<5>" "SLICEL",placed CLBLM_X7Y48 SLICE_X11Y48  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<34>1:#LUT:O6=((~A2*(A5+(A4*~A6)))+(A2*(A3+(A5+(A4*~A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_5:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<4>" "SLICEL",placed CLBLM_X7Y49 SLICE_X11Y49  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<33>1:#LUT:O6=((~A2*(A5+(A4*~A6)))+(A2*(A3+(A5+(A4*~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_4:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp<1>" "SLICEL",placed CLBLM_X7Y51 SLICE_X11Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/Madd_reg_cmt_wp_add0000_xor<0>11_INV_0:#LUT:O6=~A4
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/Madd_reg_cmt_wp_add0000_xor<1>11:#LUT:O6=(A4@A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_ftl" "SLICEL",placed CLBLM_X7Y59 SLICE_X11Y59  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_ftl:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" "SLICEL",placed CLBLM_X7Y61 SLICE_X11Y61  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3-In861:#LUT:O6=(~A1*(~A4*(~A2*(~A3*(~A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3-In861_SW0:#LUT:O6=(~A5*~A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp<1>" "SLICEL",placed CLBLM_X7Y62 SLICE_X11Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/Madd_reg_cfg_rp_add0000_xor<0>11_INV_0:#LUT:O6=~A4
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/Madd_reg_cfg_rp_add0000_xor<1>11:#LUT:O6=(A4@A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_ftl_num<0>" "SLICEL",placed CLBLM_X7Y70 SLICE_X11Y70  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_ftl_num_0:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_ftl" "SLICEL",placed CLBLM_X7Y72 SLICE_X11Y72  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_ftl_or000011:#LUT:O6=(A4+(A5+A6))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_ftl:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>" "SLICEL",placed CLBLM_X9Y0 SLICE_X12Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_4_mux0000_SW2:#LUT:O6=(~A3+(~A4+(~A5+~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>" "SLICEL",placed CLBLM_X9Y1 SLICE_X12Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_lut<0>:#LUT:O6=(A5@A6)
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_lut<1>:#LUT:O6=(A4@A6)
       BCY0::BX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words_1:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_lut<2>:#LUT:O6=(A4@A6)
       CCY0::CX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words_2:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_lut<3>:#LUT:O6=(A4@A6)
       DCY0::DX DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words_3:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::0 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_cy<3>:
       CYINITGND:ProtoComp518.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_9:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>" "SLICEL",placed CLBLM_X9Y2 SLICE_X12Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_lut<4>:#LUT:O6=(A4@A6)
       ACY0::AX AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words_4:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_lut<5>:#LUT:O6=(A4@A6)
       BCY0::BX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words_5:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_lut<6>:#LUT:O6=(A4@A6)
       CCY0::CX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words_6:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_lut<7>:#LUT:O6=(A4@A6)
       DCY0::DX DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words_7:#FF
       DFFINIT::INIT1 DFFMUX::XOR DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<8>" "SLICEL",placed CLBLM_X9Y3 SLICE_X12Y3  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_lut<8>:#LUT:O6=(A4@A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words_8:#FF
       AFFINIT::INIT1 AFFMUX::XOR AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_xor<8>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,2 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>" "SLICEM",placed CLBLM_X9Y20 SLICE_X12Y20  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_40:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_40:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_np" "SLICEL",placed CLBLM_X9Y22 SLICE_X12Y22  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_np_and00001:#LUT:O6=(~A4*(~A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_np:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked_q" "SLICEL",placed CLBLM_X9Y24 SLICE_X12Y24  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked_q:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<6>" "SLICEL",placed CLBLM_X9Y27 SLICE_X12Y27  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q_6:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_64" "SLICEL",placed CLBLM_X9Y28 SLICE_X12Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_64_or00001:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_64:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>" "SLICEL",placed CLBLM_X9Y32 SLICE_X12Y32  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>" "SLICEL",placed CLBLM_X9Y34 SLICE_X12Y34  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mux0000<0>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mux0000<1>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o_or0000" "SLICEL",placed CLBLM_X9Y35 SLICE_X12Y35  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o_or00001:#LUT:O6=(~A5+~A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q1_inv" "SLICEL",placed CLBLM_X9Y40 SLICE_X12Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q1_inv1_INV_0:#LUT:O6=~A6
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>" "SLICEL",placed CLBLM_X9Y41 SLICE_X12Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>" "SLICEL",placed CLBLM_X9Y46 SLICE_X12Y46  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_21:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_22:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_23:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>" "SLICEM",placed CLBLM_X9Y47 SLICE_X12Y47  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem7/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_6:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem7/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_7:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem6/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem5/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_5:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem6/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem5/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>" "SLICEM",placed CLBLM_X9Y51 SLICE_X12Y51  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem24/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_23:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem24/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_24:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem23/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem22/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_22:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem23/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem22/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>" "SLICEM",placed CLBLM_X9Y52 SLICE_X12Y52  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem3/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_3:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem3/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_29:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::O5 BUSED::#OFF C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem29/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem28/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_28:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem29/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem28/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>_map10" "SLICEL",placed CLBLM_X9Y53 SLICE_X12Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>34:#LUT:O6=((~A2*(A3*(A4+(A5+A6))))+(A2*((~A3*~A4)+(A3*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In_map11" "SLICEL",placed CLBLM_X9Y60 SLICE_X12Y60  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In37:#LUT:O6=((~A2*((~A3*((~A4*(A5*A6))+(A4*~A5)))+(A3*((~A4*(A5+A6))+(A4*~A5)))))+(A2*(A3+(A4+(A5*A6)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" "SLICEL",placed CLBLM_X9Y61 SLICE_X12Y61  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In771:#LUT:O6=(A3*(~A4*(~A5*~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In60:#LUT:O6=(((~A2*(~A3*(A4*~A5)))+(A2*~A3))+A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>" "SLICEL",placed CLBLM_X9Y72 SLICE_X12Y72  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count_mux0000<3>1:#LUT:O6=((~A1*((~A3*(A4*(A5*A6)))+(A3*(A4*A5))))+(A1*((~A2*(A3+A6))+(A2*((~A3*(A4*(A5*A6)))+(A3*(A4*A5)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count_mux0000<2>1:#LUT:O6=((~A1*((~A3*(A4*(A5*A6)))+(A3*(A4*A5))))+(A1*((~A2*(A3+A6))+(A2*((~A3*(A4*(A5*A6)))+(A3*(A4*A5)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/cnt<1>1:#LUT:O6=((A3*A4)+(A5*~A6))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/cnt<3>1:#LUT:O6=((A3*A4)+(A5*~A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>" "SLICEL",placed CLBLM_X9Y73 SLICE_X12Y73  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt_mux0000<2>1:#LUT:O6=((~A1*((~A2*((A3@~A4)*(A5*A6)))+(A2*(((~A3*((~A4*~A6)+A4))+(A3*(~A4+(A4*~A6))))*A5))))+(A1*((~A2*((A3@~A4)*A6))+(A2*((A3@A4)+~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt_mux0000<1>1:#LUT:O6=((~A1*((~A2*((~A3*((~A4+(A4*A6))*A5))+(A3*(A4*(A5*A6)))))+(A2*((~A3*(A4*(A5*~A6)))+(A3*((~A4+(A4*~A6))*A5))))))+(A1*((~A2*((~A3*(~A4+A6))+(A3*(A4*A6))))+(A2*((~A3*(A4*~A6))+(A3*(~A4+~A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt_2:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt_mux0000<3>1:#LUT:O6=((~A3*((A4@A5)*A6))+(A3*(A4@A5)))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt_0:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/cnt<0>1:#LUT:O6=((A3*A4)+(A5*~A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl" "SLICEL",placed CLBLM_X9Y0 SLICE_X13Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl_mux0000:#LUT:O6=((~A1*((~A2*(A3*~A4))+(A2*(A5*A6))))+(A1*(A2*(A5*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl_mux0000_SW0:#LUT:O6=(A1*(A2*(A3*(A4*(A5*A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>" "SLICEL",placed CLBLM_X9Y1 SLICE_X13Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_4_mux0000:#LUT:O6=((~A1*((~A2*((A4@~A3)*(~A5*~A6)))+(A2*(((~A4*(~A3+(A3*A5)))+(A4*((~A3*A5)+A3)))*~A6))))+(A1*((~A2*(((~A4*(~A3*~A5))+(A4*(A3*~A5)))+A6))+(A2*((A4@~A3)+(A5+A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_5_mux00001:#LUT:O6=((~A1*((~A2*((A4@A3)*(~A5*~A6)))+(A2*(((~A4*((~A3*A5)+A3))+(A4*(~A3+(A3*A5))))*~A6))))+(A1*((~A2*(((~A4*(A3*~A5))+(A4*(~A3*~A5)))+A6))+(A2*((A4@A3)+(A5+A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_1_mux00001:#LUT:O6=((~A1*((~A2*((A4@A3)*(~A5*~A6)))+(A2*(((~A4*((~A3*A5)+A3))+(A4*(~A3+(A3*A5))))*~A6))))+(A1*((~A2*(((~A4*(A3*~A5))+(A4*(~A3*~A5)))+A6))+(A2*((A4@A3)+(A5+A6))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_1:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl_mux0000_SW1:#LUT:O6=(~A2+(~A3+(~A4+(~A5+~A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>" "SLICEL",placed CLBLM_X9Y2 SLICE_X13Y2  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o_or0000" "SLICEL",placed CLBLM_X9Y23 SLICE_X13Y23  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o_or00001:#LUT:O6=(~A4+(~A5+A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_malformed_o" "SLICEL",placed CLBLM_X9Y25 SLICE_X13Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_malformed_o_and00001:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_malformed_o:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip" "SLICEL",placed CLBLM_X9Y26 SLICE_X13Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst_not00041_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip_and00001:#LUT:O6=((~A5+(A5*A4))*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q_1_or00001:#LUT:O6=(A5+~A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mem" "SLICEL",placed CLBLM_X9Y28 SLICE_X13Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mem:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>" "SLICEL",placed CLBLM_X9Y30 SLICE_X13Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_mux0000<6>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_mux0000<7>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_7:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_mux0000<8>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_8:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_mux0000<9>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length_9:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>" "SLICEL",placed CLBLM_X9Y31 SLICE_X13Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rfun_id_o" "SLICEL",placed CLBLM_X9Y34 SLICE_X13Y34  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rbus_id_d11:#LUT:O6=(A3*(A4*(~A5*~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rfun_id_o:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>" "SLICEL",placed CLBLM_X9Y48 SLICE_X13Y48  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_21:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_22:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_23:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" "SLICEL",placed CLBLM_X9Y61 SLICE_X13Y61  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2-In:#LUT:O6=((~A4*(~A1*(~A2*(~A3*~A5))))+(A4*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2-In_SW0:#LUT:O6=(A2+(A3+((~A4*~A5)+A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/err_ftl_en" "SLICEL",placed CLBLM_X9Y71 SLICE_X13Y71  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/err_ftl_en1:#LUT:O6=(A5+A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b" "SLICEL",placed CLBLM_X9Y72 SLICE_X13Y72  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count_mux0000<1>1:#LUT:O6=((~A1*((~A3*(A4*(A5*A6)))+(A3*(A4*A5))))+(A1*((~A2*(A3+A6))+(A2*((~A3*(A4*(A5*A6)))+(A3*(A4*A5)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count_mux0000<0>1:#LUT:O6=((~A1*((~A3*(A4*(A5*A6)))+(A3*(A4*A5))))+(A1*((~A2*(A3+A6))+(A2*((~A3*(A4*(A5*A6)))+(A3*(A4*A5)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_extra_mux00001:#LUT:O6=(A1*((~A2*(~A3*(~A4*~A5)))+(A2*(A3*(A4*A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_extra:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/Madd_AUX_107_addsub0000_cy<1>11:#LUT:O6=(A1*((A2*(~A3*A5))+(A6*A4)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>" "SLICEL",placed CLBLM_X9Y73 SLICE_X13Y73  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt_mux0000<0>1:#LUT:O6=(A1*((~A2*((~A3*(~A4*~A6))+(A3*(A4*A5))))+(A2*((~A3*(A4+A6))+(A3*(~A4+~A5))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt_3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/Msub__AUX_108_cy<1>11:#LUT:O6=((~A1*(A2+(A3+(~A4+(A5*A6)))))+(A1*(~A4+(A5*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/cnt<2>1:#LUT:O6=((A3*A4)+(A5*~A6))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>" "SLICEL",placed CLBLL_X10Y1 SLICE_X14Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_6_mux0000_SW4:#LUT:O6=(~A1+(~A2+(~A3+(~A4+(~A5+~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd__add0001_cy<4>11:#LUT:O6=(A2*(A3*(A4*(A5*A6))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np_and00001:#LUT:O6=(A4*(A5*A6))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl_and00001:#LUT:O6=((~A4+(A4*~A6))*A5)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>" "SLICEL",placed CLBLL_X10Y2 SLICE_X14Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_6_mux0000:#LUT:O6=((~A1*((~A2*((A4@~A3)*(~A5*~A6)))+(A2*(((~A4*(~A3+(A3*A5)))+(A4*((~A3*A5)+A3)))*~A6))))+(A1*((~A2*(((~A4*(~A3*~A5))+(A4*(A3*~A5)))+A6))+(A2*((A4@~A3)+(A5+A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_2_mux00001:#LUT:O6=((~A1*((~A4*((A2*A3)+A6))+(A4*(~A2+(~A3+A6)))))+(A1*A5))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_2:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_2_mux00002:#LUT:O6=((~A1*((~A2*((~A3*(A4*A5))+(A3*(~A4+~A5))))+(A2*A6)))+(A1*(A2*A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_2_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_td" "SLICEL",placed CLBLL_X10Y26 SLICE_X14Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_td_mux00001:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_td:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>" "SLICEL",placed CLBLL_X10Y38 SLICE_X14Y38  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_24:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_25:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_26:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_27:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<7>" "SLICEL",placed CLBLL_X10Y45 SLICE_X14Y45  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length_or000111:#LUT:O6=(A4*(A5+A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length_7:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<5>" "SLICEL",placed CLBLL_X10Y46 SLICE_X14Y46  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length_cmp_eq000011:#LUT:O6=(~A3+(~A4*(~A5*~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<29>_map9" "SLICEL",placed CLBLL_X10Y50 SLICE_X14Y50  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<29>25:#LUT:O6=((~A1*((~A2*((~A3*(A5*~A6))+(A3*(A5+~A6))))+(A2*(A3*~A6))))+(A1*(~A2*((~A3*(A4+A6))+(A3*A5)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>" "SLICEL",placed CLBLL_X10Y51 SLICE_X14Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data_mux0000<1>1:#LUT:O6=((A3*A4)+(A5*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data_48:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>12:#LUT:O6=(A3*(~A4*(~A5*~A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2250" "SLICEL",placed CLBLL_X10Y52 SLICE_X14Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<3>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1-In_map9" "SLICEL",placed CLBLL_X10Y56 SLICE_X14Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1-In29:#LUT:O6=((~A2*((~A3+(A3*~A5))*A4))+(A2*((~A3*(A4+(A5+A6)))+(A3*(~A4+(~A5+A6))))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_or0000" "SLICEL",placed CLBLL_X10Y59 SLICE_X14Y59  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_or00001:#LUT:O6=(A1+((~A2*(A5+A6))+(A2*((~A3*(A4+(A5+A6)))+(A3*(A5+A6))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>" "SLICEL",placed CLBLL_X10Y0 SLICE_X15Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_np_words_lut<0>:#LUT:O6=(A5@A6)
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_np_words_lut<1>:#LUT:O6=(A4@A6)
       BCY0::BX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words_1:#FF
       BFFINIT::INIT1 BFFMUX::XOR BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_np_words_lut<2>:#LUT:O6=(A4@A6)
       CCY0::CX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words_2:#FF
       CFFINIT::INIT1 CFFMUX::XOR CFFSR::SRHIGH CLKINV::CLK COUTMUX::#OFF
       COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_np_words_lut<3>:#LUT:O6=(A4@A6)
       DCY0::DX DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words_3:#FF
       DFFINIT::INIT1 DFFMUX::XOR DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::0 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_np_words_cy<3>:
       CYINITGND:ProtoComp528.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_17:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_np_words_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_17:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>" "SLICEL",placed CLBLL_X10Y1 SLICE_X15Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_np_words_lut<4>:#LUT:O6=(A4@A6)
       ACY0::AX AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words_4:#FF
       AFFINIT::INIT1 AFFMUX::XOR AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_np_words_lut<5>:#LUT:O6=(A4@A6)
       BCY0::BX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words_5:#FF
       BFFINIT::INIT1 BFFMUX::XOR BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_np_words_lut<6>:#LUT:O6=(A4@A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words_6:#FF
       CFFINIT::INIT1 CFFMUX::XOR CFFSR::SRHIGH CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words_0:#FF
       DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_np_words_xor<6>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_17:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<6>" "SLICEL",placed CLBLL_X10Y2 SLICE_X15Y2  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0" "SLICEL",placed CLBLL_X10Y22 SLICE_X15Y22  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch_mux000085_SW0:#LUT:O6=(A3+(~A4+(~A5+A6)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0_or0000_G:#LUT:O6=(~A1*((~A2*((~A3*(A4*(~A5*~A6)))+(A3*(~A4*~A6))))+(A2*(~A3*(A4*(A5*~A6))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0_or0000_F:#LUT:O6=(~A1*((~A2*((~A3*((~A4*(A5*~A6))+(A4*(A5@~A6))))+(A3*(~A4*~A6))))+(A2*(~A3*(~A4*(A5*~A6))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0_or0000:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked" "SLICEL",placed CLBLL_X10Y24 SLICE_X15Y24  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked_or00001:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*A6)))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked_or00002:#LUT:O6=((~A1*(A2*(~A3*(~A4*~A5))))+(A1*(A2*(A3*(~A4*(~A5*~A6))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked_or0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/sof_q1" "SLICEL",placed CLBLL_X10Y26 SLICE_X15Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/_and00001:#LUT:O6=(~A4*(~A5*~A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/sof_q1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<6>" "SLICEL",placed CLBLL_X10Y46 SLICE_X15Y46  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length_cmp_eq0001111:#LUT:O6=(A4*(A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2240" "SLICEL",placed CLBLL_X10Y47 SLICE_X15Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<2>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<0>" "SLICEL",placed CLBLL_X10Y50 SLICE_X15Y50  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<29>621:#LUT:O6=((~A2*(~A3*(A4*(A5*~A6))))+(A2*(A3+~A4)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_not0001_inv" "SLICEL",placed CLBLL_X10Y59 SLICE_X15Y59  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_or00011:#LUT:O6=(~A4+(~A5+~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>" "SLICEM",placed CLBLM_X11Y5 SLICE_X16Y5  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_12:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_12:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_13:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_13:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_14:#RAM:O6=0x0000000000000000
       C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_14:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF
       D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>" "SLICEM",placed CLBLM_X11Y6 SLICE_X16Y6  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_15:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_15:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>" "SLICEM",placed CLBLM_X11Y18 SLICE_X16Y18  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_53:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_53:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_52:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_52:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_54:#RAM:O6=0x0000000000000000
       C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_54:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF
       D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o" "SLICEL",placed CLBLM_X11Y40 SLICE_X16Y40  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem64_d1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem64_o:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_d1:#LUT:O6=(A5*~A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>" "SLICEM",placed CLBLM_X11Y41 SLICE_X16Y41  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem40/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem40/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_40:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem4/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem39/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_39:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem4/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem39/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<2>" "SLICEL",placed CLBLM_X11Y46 SLICE_X16Y46  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<2>" "SLICEL",placed CLBLM_X11Y49 SLICE_X16Y49  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<31>1:#LUT:O6=((~A2*(A4+(A5*A6)))+(A2*(A3+(A4+(A5*A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_2:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" "SLICEL",placed CLBLM_X11Y51 SLICE_X16Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02_mux0000<5>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01_mux0000<4>41:#LUT:O6=(A1*(~A2*(~A3*(~A4*(A5@A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02_mux0000<4>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02_4:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>" "SLICEM",placed CLBLM_X11Y52 SLICE_X16Y52  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem27/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_27:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem27/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_26:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::O5 BUSED::#OFF C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem26/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem25/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_25:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem26/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem25/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>" "SLICEM",placed CLBLM_X11Y53 SLICE_X16Y53  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem32/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_32:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem32/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_31:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::O5 BUSED::#OFF C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem31/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem30/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_30:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem31/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem30/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>" "SLICEM",placed CLBLM_X11Y56 SLICE_X16Y56  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem21/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem21/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_21:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem20/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem2/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem20/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem2/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>" "SLICEL",placed CLBLM_X11Y25 SLICE_X17Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>" "SLICEL",placed CLBLM_X11Y35 SLICE_X17Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc_mux0000<0>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc_mux0000<1>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q2" "SLICEL",placed CLBLM_X11Y40 SLICE_X17Y40  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q2_or000011:#LUT:O6=(A4+(A5+A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4349" "SLICEL",placed CLBLM_X11Y49 SLICE_X17Y49  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<31>1_SW0:#LUT:O6=((~A2*(~A3*(A4*(~A5*~A6))))+(A2*((~A3*A4)+(~A5*~A6))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<6>" "SLICEL",placed CLBLM_X11Y51 SLICE_X17Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01_mux0000<6>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" "SLICEL",placed CLBLM_X11Y52 SLICE_X17Y52  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01_mux0000<4>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01_mux0000<5>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<49>" "SLICEL",placed CLBLM_X11Y53 SLICE_X17Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data_mux0000<0>1:#LUT:O6=((A3*A4)+(A5*A6))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data_49:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld_d" "SLICEL",placed CLBLL_X12Y2 SLICE_X18Y2  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld_d:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>" "SLICEL",placed CLBLL_X12Y6 SLICE_X18Y6  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux0000<6>1:#LUT:O6=(~A2*(A3*((~A4*(~A5*~A6))+(A4*(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux0000<5>1:#LUT:O6=(A2*((~A3*(A4*(~A5*~A6)))+(A3*(~A4*(A5@~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_mux0000<4>1:#LUT:O6=(~A2*(A3*((~A4*A5)+(A4*(~A5*~A6)))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_cmp_eq00061:#LUT:O6=(A2*(A3*(~A4*(~A5*A6))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit_6:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>" "SLICEL",placed CLBLL_X12Y28 SLICE_X18Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_mux0000<1>1:#LUT:O6=(A5+A6)
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_7:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_64_or000021:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5+~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>" "SLICEL",placed CLBLL_X12Y29 SLICE_X18Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or00061:#LUT:O6=(A2*(~A3*(~A4*(~A5*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or00011:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_3:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03<0>" "SLICEL",placed CLBLL_X12Y37 SLICE_X18Y37  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03_mux0000<7>11:#LUT:O6=((~A2*(~A3*(A4*(~A5*~A6))))+(A2*((~A3*A4)+(~A5*~A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>" "SLICEL",placed CLBLL_X12Y41 SLICE_X18Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_21:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_22:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_23:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" "SLICEL",placed CLBLL_X12Y47 SLICE_X18Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<0>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" "SLICEL",placed CLBLL_X12Y50 SLICE_X18Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<3>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>" "SLICEL",placed CLBLL_X12Y51 SLICE_X18Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_44_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_44:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_45_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_45:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" "SLICEL",placed CLBLL_X12Y52 SLICE_X18Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<4>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_4:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2228" "SLICEL",placed CLBLL_X12Y53 SLICE_X18Y53  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<32>_SW0:#LUT:O6=((~A2*(~A3*(A4*(A5*~A6))))+(A2*A3))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/grant" "SLICEL",placed CLBLL_X12Y54 SLICE_X18Y54  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/grant_mux00001:#LUT:O6=(A4*(~A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/grant:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2252" "SLICEL",placed CLBLL_X12Y56 SLICE_X18Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<2>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld" "SLICEL",placed CLBLL_X12Y0 SLICE_X19Y0  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld_or00001:#LUT:O6=((~A1*(A5*(A6*A4)))+(A1*(~A2+(~A3+(~A5+(A6*A4))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_rd_c<51>" "SLICEL",placed CLBLL_X12Y4 SLICE_X19Y4  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_48:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_49:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_50:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_51:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_rd_c<23>" "SLICEL",placed CLBLL_X12Y7 SLICE_X19Y7  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_21:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_22:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_23:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword" "SLICEL",placed CLBLL_X12Y25 SLICE_X19Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword1:#LUT:O6=(~A5*~A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>" "SLICEL",placed CLBLL_X12Y28 SLICE_X19Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_42_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_42:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_43_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_43:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or0003" "SLICEL",placed CLBLL_X12Y29 SLICE_X19Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or00031:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<2>" "SLICEL",placed CLBLL_X12Y35 SLICE_X19Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc_mux0000<2>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>" "SLICEL",placed CLBLL_X12Y36 SLICE_X19Y36  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_32_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_32:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_33_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_33:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rio_o" "SLICEL",placed CLBLL_X12Y40 SLICE_X19Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rio_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" "SLICEL",placed CLBLL_X12Y47 SLICE_X19Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<1>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N27" "SLICEL",placed CLBLL_X12Y51 SLICE_X19Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01_mux0000<4>31:#LUT:O6=(A1*(~A2*(~A3*(~A4*(A5@A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" "SLICEL",placed CLBLL_X12Y52 SLICE_X19Y52  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<2>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/cfg_dcommand<3>" "SLICEL",placed CLBLL_X12Y67 SLICE_X19Y67  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_2:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcommand_3:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_rd_c<55>" "SLICEL",placed CLBLM_X13Y7 SLICE_X20Y7  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_52:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_53:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_54:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_55:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>" "SLICEM",placed CLBLM_X13Y10 SLICE_X20Y10  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_10:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_10:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>" "SLICEL",placed CLBLM_X13Y15 SLICE_X20Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<33>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_33:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<33>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<33>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>" "SLICEM",placed CLBLM_X13Y16 SLICE_X20Y16  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_8:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_8:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_9:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_9:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_11:#RAM:O6=0x0000000000000000
       C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_11:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF
       D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>" "SLICEL",placed CLBLM_X13Y17 SLICE_X20Y17  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<44>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_44:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<44>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<44>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>" "SLICEM",placed CLBLM_X13Y21 SLICE_X20Y21  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_44:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_44:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>" "SLICEM",placed CLBLM_X13Y23 SLICE_X20Y23  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_45:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_45:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>" "SLICEM",placed CLBLM_X13Y26 SLICE_X20Y26  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_29:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_29:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_47:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_47:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>" "SLICEM",placed CLBLM_X13Y42 SLICE_X20Y42  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem46/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_45:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem46/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_46:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem45/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem44/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_44:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem45/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem44/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_check" "SLICEL",placed CLBLM_X13Y45 SLICE_X20Y45  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_check:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" "SLICEL",placed CLBLM_X13Y47 SLICE_X20Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<3>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_3:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<0>21:#LUT:O6=(A3*(~A4*(~A5*~A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>" "SLICEM",placed CLBLM_X13Y48 SLICE_X20Y48  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem40/DP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_40:#FF
       AFFINIT::INIT0 AFFMUX::O5 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem40/SP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_4:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem4/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem39/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_39:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem4/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem39/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>" "SLICEL",placed CLBLM_X13Y50 SLICE_X20Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>" "SLICEM",placed CLBLM_X13Y52 SLICE_X20Y52  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem10/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_1:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem10/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_10:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem1/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_0:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem1/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>" "SLICEM",placed CLBLM_X13Y56 SLICE_X20Y56  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem13/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem13/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_13:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem12/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem11/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_11:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem12/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem11/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>" "SLICEM",placed CLBLM_X13Y57 SLICE_X20Y57  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem9/SP:#RAM:O6=0x0000000000000000
       A6RAMMODE::DPRAM64 ACY0::#OFF ADI1MUX::BDI1 AFF::#OFF AFFINIT::#OFF
       AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem9/DP:#RAM:O6=0x0000000000000000
       B6RAMMODE::DPRAM64 BCY0::#OFF BDI1MUX::BX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_9:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem8/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM64 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_8:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem8/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM64 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_pcpl_ok" "SLICEL",placed CLBLM_X13Y2 SLICE_X21Y2  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_pcpl_ok_and00001:#LUT:O6=(((~A3*(A4*A5))+(A3*A4))+A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_pcpl_ok:#FF
       DFFINIT::INIT1 DFFMUX::O6 DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>" "SLICEL",placed CLBLM_X13Y17 SLICE_X21Y17  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<45>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_45:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<45>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<45>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>" "SLICEL",placed CLBLM_X13Y20 SLICE_X21Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>" "SLICEL",placed CLBLM_X13Y35 SLICE_X21Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr_mux0000<0>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr_mux0000<1>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<2>" "SLICEL",placed CLBLM_X13Y47 SLICE_X21Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<2>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" "SLICEL",placed CLBLM_X13Y48 SLICE_X21Y48  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<32>1:#LUT:O6=((~A2*(A5+(A4*~A6)))+(A2*(A3+(A5+(A4*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_or00001:#LUT:O6=((~A3*(A4+(A5+A6)))+(A3*((~A4*~A5)+A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2248" "SLICEL",placed CLBLM_X13Y51 SLICE_X21Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<4>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<1>" "SLICEL",placed CLBLM_X13Y52 SLICE_X21Y52  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>571:#LUT:O6=((A3*A5)+(A4*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1" "SLICEL",placed CLBLM_X13Y56 SLICE_X21Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/N4098.SLICEL_D6LUT:#LUT:O6=0
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>" "SLICEL",placed CLBLL_X14Y15 SLICE_X22Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<32>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_32:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<33>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_33:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>" "SLICEL",placed CLBLL_X14Y17 SLICE_X22Y17  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<44>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_44:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<45>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_45:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1" "SLICEL",placed CLBLL_X14Y30 SLICE_X22Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1_mux000083:#LUT:O6=((~A2*((~A4*(~A3*(A5*A6)))+(A4*(A3+(A5*A6)))))+(A2*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1_mux000060:#LUT:O6=(A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" "SLICEL",placed CLBLL_X14Y47 SLICE_X22Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<2>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_2:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>" "SLICEL",placed CLBLL_X14Y48 SLICE_X22Y48  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<4>" "SLICEL",placed CLBLL_X14Y50 SLICE_X22Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_mux0000<3>11:#LUT:O6=((~A2*(((~A3*(A5@~A6))+(A3*A6))*A4))+(A2*(~A3+~A5)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_4:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" "SLICEL",placed CLBLL_X14Y51 SLICE_X22Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<5>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_5:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>" "SLICEL",placed CLBLL_X14Y52 SLICE_X22Y52  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<21>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_10:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<20>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_11:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rsof" "SLICEL",placed CLBLL_X14Y4 SLICE_X23Y4  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rsof_and00001:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rsof:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_rd_c<63>" "SLICEL",placed CLBLL_X14Y6 SLICE_X23Y6  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_60:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_61:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_62:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_63:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0" "SLICEL",placed CLBLL_X14Y35 SLICE_X23Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0_mux00001:#LUT:O6=((~A1*((~A4*(~A2*(~A3*(~A5*~A6))))+(A4*(A2+(~A3*(~A5*~A6))))))+(A1*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>" "SLICEL",placed CLBLL_X14Y47 SLICE_X23Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>" "SLICEL",placed CLBLL_X14Y48 SLICE_X23Y48  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>" "SLICEL",placed CLBLL_X14Y50 SLICE_X23Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2246" "SLICEL",placed CLBLL_X14Y51 SLICE_X23Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<5>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "trn_td_c<43>" "SLICEL",placed CLBLM_X15Y3 SLICE_X24Y3  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<42>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_42:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<43>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_43:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>" "SLICEL",placed CLBLM_X15Y9 SLICE_X24Y9  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<42>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_42:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<43>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_43:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>" "SLICEL",placed CLBLM_X15Y10 SLICE_X24Y10  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<42>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_42:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<43>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_43:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>" "SLICEL",placed CLBLM_X15Y15 SLICE_X24Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>" "SLICEL",placed CLBLM_X15Y16 SLICE_X24Y16  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<44>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_44:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<45>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_45:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>" "SLICEM",placed CLBLM_X15Y20 SLICE_X24Y20  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_46:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_46:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur" "SLICEL",placed CLBLM_X15Y22 SLICE_X24Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur_mux00001:#LUT:O6=(A3*(A4*(~A5*~A6)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>" "SLICEM",placed CLBLM_X15Y24 SLICE_X24Y24  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_31:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_31:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>" "SLICEM",placed CLBLM_X15Y25 SLICE_X24Y25  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_30:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_30:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>" "SLICEM",placed CLBLM_X15Y26 SLICE_X24Y26  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_28:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_28:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>" "SLICEM",placed CLBLM_X15Y27 SLICE_X24Y27  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_63:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_63:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany" "SLICEL",placed CLBLM_X15Y29 SLICE_X24Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch_mux000031:#LUT:O6=(A4*(A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1_mux000018:#LUT:O6=(~A3*(~A4*(~A5*~A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>" "SLICEL",placed CLBLM_X15Y30 SLICE_X24Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<2>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<3>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<35>" "SLICEL",placed CLBLM_X15Y38 SLICE_X24Y38  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<34>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_34:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<35>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_35:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>" "SLICEL",placed CLBLM_X15Y40 SLICE_X24Y40  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<62>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_62:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<63>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_63:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>" "SLICEL",placed CLBLM_X15Y44 SLICE_X24Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_16:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_17:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_18:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o_19:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2236" "SLICEL",placed CLBLM_X15Y46 SLICE_X24Y46  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<4>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>" "SLICEM",placed CLBLM_X15Y47 SLICE_X24Y47  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem46/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_46:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem46/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_45:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::O5 BUSED::#OFF C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem45/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem44/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_44:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem45/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem44/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>" "SLICEL",placed CLBLM_X15Y50 SLICE_X24Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_16:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_17:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_18:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_19:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>" "SLICEM",placed CLBLM_X15Y51 SLICE_X24Y51  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem49/DP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_49:#FF
       AFFINIT::INIT0 AFFMUX::O5 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem49/SP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_48:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem48/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem47/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_47:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem48/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem47/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>" "SLICEL",placed CLBLM_X15Y52 SLICE_X24Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_10:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_11:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_12:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_13:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>" "SLICEM",placed CLBLM_X15Y53 SLICE_X24Y53  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem10/DP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_10:#FF
       AFFINIT::INIT0 AFFMUX::O5 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem10/SP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem1/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_0:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem1/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>" "SLICEM",placed CLBLM_X15Y55 SLICE_X24Y55  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem19/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_18:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem19/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_19:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem18/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem17/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_17:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem18/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem17/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>" "SLICEM",placed CLBLM_X15Y56 SLICE_X24Y56  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem21/DP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_21:#FF
       AFFINIT::INIT0 AFFMUX::O5 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem21/SP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_20:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem20/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem2/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem20/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem2/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>" "SLICEM",placed CLBLM_X15Y57 SLICE_X24Y57  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem16/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_15:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem16/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::BX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_16:#FF
       BFFINIT::INIT0 BFFMUX::O5 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem15/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem14/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata_14:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem15/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/inst_Mram_mem14/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>" "SLICEM",placed CLBLM_X15Y59 SLICE_X24Y59  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem24/DP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_24:#FF
       AFFINIT::INIT0 AFFMUX::O5 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem24/SP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_23:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem23/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem22/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_22:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem23/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem22/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>" "SLICEM",placed CLBLM_X15Y60 SLICE_X24Y60  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem7/DP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_7:#FF
       AFFINIT::INIT0 AFFMUX::O5 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem7/SP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_6:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem6/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem5/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_5:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem6/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem5/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>" "SLICEM",placed CLBLM_X15Y62 SLICE_X24Y62  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem16/DP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_16:#FF
       AFFINIT::INIT0 AFFMUX::O5 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem16/SP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_15:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem15/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem14/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_14:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem15/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem14/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "trn_rd_c<47>" "SLICEL",placed CLBLM_X15Y3 SLICE_X25Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_44:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_45:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_46:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_47:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_rd_c<19>" "SLICEL",placed CLBLM_X15Y4 SLICE_X25Y4  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_16:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_17:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_18:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_19:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>" "SLICEL",placed CLBLM_X15Y17 SLICE_X25Y17  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<32>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_32:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<33>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_33:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort" "SLICEL",placed CLBLM_X15Y22 SLICE_X25Y22  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort_mux00001:#LUT:O6=(A3*(A4*(~A5*~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>" "SLICEL",placed CLBLM_X15Y40 SLICE_X25Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>" "SLICEL",placed CLBLM_X15Y42 SLICE_X25Y42  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_16:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_17:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_18:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_19:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234" "SLICEL",placed CLBLM_X15Y47 SLICE_X25Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<5>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>" "SLICEL",placed CLBLM_X15Y51 SLICE_X25Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<19>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_12:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<18>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_13:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280" "SLICEL",placed CLBLM_X15Y57 SLICE_X25Y57  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<20>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262" "SLICEL",placed CLBLM_X15Y62 SLICE_X25Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<15>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288" "SLICEL",placed CLBLM_X15Y63 SLICE_X25Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<16>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_or0000" "SLICEL",placed CLBLL_X16Y2 SLICE_X26Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_or00001:#LUT:O6=(~A5+~A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" "SLICEL",placed CLBLL_X16Y3 SLICE_X26Y3  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_tag_o_mux0000<10>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_tag_o_2:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_tag_o_mux0000<11>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_tag_o_3:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "trn_rd_c<3>" "SLICEL",placed CLBLL_X16Y5 SLICE_X26Y5  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_rd_c<39>" "SLICEL",placed CLBLL_X16Y6 SLICE_X26Y6  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_36:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_37:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_38:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_39:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_rd_c<31>" "SLICEL",placed CLBLL_X16Y7 SLICE_X26Y7  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_28:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_29:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_30:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_31:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>" "SLICEL",placed CLBLL_X16Y9 SLICE_X26Y9  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<43>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_43:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<43>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<43>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>" "SLICEL",placed CLBLL_X16Y10 SLICE_X26Y10  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<42>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_42:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<43>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_43:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>" "SLICEL",placed CLBLL_X16Y15 SLICE_X26Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<32>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_32:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<32>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<32>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>" "SLICEL",placed CLBLL_X16Y17 SLICE_X26Y17  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<32>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_32:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<33>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_33:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_abort_o" "SLICEL",placed CLBLL_X16Y22 SLICE_X26Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_abort_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep" "SLICEL",placed CLBLL_X16Y23 SLICE_X26Y23  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep_mux00001:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep_q" "SLICEL",placed CLBLL_X16Y24 SLICE_X26Y24  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep_q:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_eof_n_d" "SLICEL",placed CLBLL_X16Y25 SLICE_X26Y25  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_eof_n_d_mux00001:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_eof_n_d:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" "SLICEL",placed CLBLL_X16Y38 SLICE_X26Y38  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<3>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>" "SLICEL",placed CLBLL_X16Y39 SLICE_X26Y39  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_8_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_8:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_9_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_9:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>" "SLICEL",placed CLBLL_X16Y40 SLICE_X26Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<60>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_60:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<61>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_61:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>" "SLICEL",placed CLBLL_X16Y41 SLICE_X26Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>" "SLICEL",placed CLBLL_X16Y42 SLICE_X26Y42  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>" "SLICEL",placed CLBLL_X16Y46 SLICE_X26Y46  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_2_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_3_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_3:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>" "SLICEL",placed CLBLL_X16Y47 SLICE_X26Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<29>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<28>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>" "SLICEL",placed CLBLL_X16Y48 SLICE_X26Y48  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<27>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<26>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" "SLICEL",placed CLBLL_X16Y51 SLICE_X26Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<7>:#LUT:O6=((~A4*((A2*(~A3*A5))+~A6))+(A4*(~A1+((A2*(~A3*A5))+~A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_7:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<7>_SW0:#LUT:O6=(~A1+(A2+(A3+(A4+(A5+~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2254" "SLICEL",placed CLBLL_X16Y52 SLICE_X26Y52  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<1>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or0000_map2" "SLICEL",placed CLBLL_X16Y54 SLICE_X26Y54  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or00004:#LUT:O6=((A3*A4)+(A5*A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>" "SLICEL",placed CLBLL_X16Y55 SLICE_X26Y55  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit_0_or00001:#LUT:O6=((A3*A4)+(A5*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit_1_or00001:#LUT:O6=((~A1*((A3*A4)+(A5*A6)))+(A1*(A2+((A3*A4)+(A5*A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low" "SLICEL",placed CLBLL_X16Y56 SLICE_X26Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_and00001:#LUT:O6=(A2*(A3*(~A4*(~A5*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" "SLICEL",placed CLBLL_X16Y60 SLICE_X26Y60  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<20>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" "SLICEL",placed CLBLL_X16Y62 SLICE_X26Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<15>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_7:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "trn_rd_c<15>" "SLICEL",placed CLBLL_X16Y2 SLICE_X27Y2  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_rd_c<11>" "SLICEL",placed CLBLL_X16Y5 SLICE_X27Y5  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_rd_c<59>" "SLICEL",placed CLBLL_X16Y7 SLICE_X27Y7  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_56:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_57:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_58:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_59:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>" "SLICEL",placed CLBLL_X16Y9 SLICE_X27Y9  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<42>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_42:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<42>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<42>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>" "SLICEL",placed CLBLL_X16Y16 SLICE_X27Y16  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<44>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_44:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<45>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_45:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ep" "SLICEL",placed CLBLL_X16Y24 SLICE_X27Y24  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ep_mux00001:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ep:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>" "SLICEL",placed CLBLL_X16Y44 SLICE_X27Y44  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<23>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_8:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<22>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_9:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2238" "SLICEL",placed CLBLL_X16Y46 SLICE_X27Y46  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<3>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>" "SLICEL",placed CLBLL_X16Y47 SLICE_X27Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_2:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_3:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_4:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_5:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>" "SLICEL",placed CLBLL_X16Y48 SLICE_X27Y48  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_4_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_5_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>" "SLICEL",placed CLBLL_X16Y50 SLICE_X27Y50  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_12_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_12:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_13_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_13:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" "SLICEL",placed CLBLL_X16Y51 SLICE_X27Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<5>:#LUT:O6=((~A4*((A2*(~A3*A5))+~A6))+(A4*(~A1+((A2*(~A3*A5))+~A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06_mux0000<5>_SW0:#LUT:O6=(~A1+(A2+(A3+(A4+(A5+~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2256" "SLICEL",placed CLBLL_X16Y52 SLICE_X27Y52  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<0>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<6>" "SLICEL",placed CLBLL_X16Y53 SLICE_X27Y53  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit" "SLICEL",placed CLBLL_X16Y55 SLICE_X27Y55  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or000044:#LUT:O6=(A2+(A3+((A4*A5)+A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or000030:#LUT:O6=((~A1*((A3*A4)+(A5*A6)))+(A1*(A2+((A3*A4)+(A5*A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low" "SLICEL",placed CLBLL_X16Y56 SLICE_X27Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_and00001:#LUT:O6=(A2*(A3*(~A4*(~A5*A6))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/fe_l0_set_user_system_error" "SLICEL",placed CLBLL_X16Y59 SLICE_X27Y59  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276" "SLICEL",placed CLBLL_X16Y60 SLICE_X27Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<22>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264" "SLICEL",placed CLBLL_X16Y62 SLICE_X27Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<14>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" "SLICEL",placed CLBLM_X18Y4 SLICE_X28Y4  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<16>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_16:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<17>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_17:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "trn_rd_c<35>" "SLICEL",placed CLBLM_X18Y5 SLICE_X28Y5  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_32:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_33:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_34:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_35:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_rd_c<7>" "SLICEL",placed CLBLM_X18Y6 SLICE_X28Y6  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" "SLICEL",placed CLBLM_X18Y14 SLICE_X28Y14  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_tc_o_mux0000<54>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_tc_o_2:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>" "SLICEM",placed CLBLM_X18Y22 SLICE_X28Y22  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_49:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_49:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o" "SLICEL",placed CLBLM_X18Y24 SLICE_X28Y24  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_ep_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>" "SLICEM",placed CLBLM_X18Y25 SLICE_X28Y25  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_23:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_23:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_19:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_19:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d_mux0000<1>1:#LUT:O6=(A5*A6)
       D6RAMMODE::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d_0:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>" "SLICEM",placed CLBLM_X18Y27 SLICE_X28Y27  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_25:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_25:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_27:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_27:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>" "SLICEM",placed CLBLM_X18Y28 SLICE_X28Y28  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_51:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_51:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>" "SLICEM",placed CLBLM_X18Y30 SLICE_X28Y30  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF
       ADI1MUX::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_50:#RAM:O6=0x0000000000000000
       D6RAMMODE::SRL16 DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_50:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<33>" "SLICEL",placed CLBLM_X18Y35 SLICE_X28Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<32>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_32:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<33>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_33:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<37>" "SLICEL",placed CLBLM_X18Y37 SLICE_X28Y37  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<36>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_36:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<37>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_37:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>" "SLICEL",placed CLBLM_X18Y41 SLICE_X28Y41  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_6_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_7_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_7:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>" "SLICEL",placed CLBLM_X18Y43 SLICE_X28Y43  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<25>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<24>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_7:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" "SLICEL",placed CLBLM_X18Y50 SLICE_X28Y50  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<6>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>" "SLICEL",placed CLBLM_X18Y51 SLICE_X28Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_52_mux00001:#LUT:O6=((~A2*A5)+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_52:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_52_mux00002:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_52_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>" "SLICEL",placed CLBLM_X18Y53 SLICE_X28Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_53_mux00001:#LUT:O6=((~A2*A5)+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_53:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_53_mux00002:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_53_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc" "SLICEL",placed CLBLM_X18Y55 SLICE_X28Y55  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc_and00001:#LUT:O6=(A2*(A3*(~A4*(~A5*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low" "SLICEL",placed CLBLM_X18Y56 SLICE_X28Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_and00001:#LUT:O6=(A2*(A3*(~A4*(~A5*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or000019:#LUT:O6=((~A1*((A3*A4)+(A5*A6)))+(A1*(A2+((A3*A4)+(A5*A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" "SLICEL",placed CLBLM_X18Y57 SLICE_X28Y57  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<13>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" "SLICEL",placed CLBLM_X18Y58 SLICE_X28Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<12>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_4:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>" "SLICEM",placed CLBLM_X18Y59 SLICE_X28Y59  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem13/SP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_13:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem13/DP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_12:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::O5 BUSED::#OFF C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem12/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem11/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_11:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem12/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem11/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73" "SLICEL",placed CLBLM_X18Y60 SLICE_X28Y60  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<7>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000314:#LUT:O6=(A1*(~A2*(((~A3*(~A5+A6))+A3)*A4)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map73" "SLICEL",placed CLBLM_X18Y61 SLICE_X28Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000314:#LUT:O6=(A1*(~A2*(((~A3*(~A5+A6))+A3)*A4)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high" "SLICEL",placed CLBLM_X18Y62 SLICE_X28Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_and00001:#LUT:O6=(~A3*(~A4*(A5*A6)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map8" "SLICEL",placed CLBLM_X18Y3 SLICE_X29Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux000022:#LUT:O6=(A5+A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "trn_rd_c<43>" "SLICEL",placed CLBLM_X18Y5 SLICE_X29Y5  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_40:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_41:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_42:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_43:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" "SLICEL",placed CLBLM_X18Y7 SLICE_X29Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<22>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_22:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<23>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_23:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "trn_rd_c<27>" "SLICEL",placed CLBLM_X18Y9 SLICE_X29Y9  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_24:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_25:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_26:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_27:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_ur_o" "SLICEL",placed CLBLM_X18Y22 SLICE_X29Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_ur_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<35>" "SLICEL",placed CLBLM_X18Y27 SLICE_X29Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<34>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_34:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<35>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_35:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<33>" "SLICEL",placed CLBLM_X18Y29 SLICE_X29Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<32>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_32:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<33>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_33:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<37>" "SLICEL",placed CLBLM_X18Y30 SLICE_X29Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<36>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_36:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<37>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_37:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" "SLICEL",placed CLBLM_X18Y49 SLICE_X29Y49  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<7>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_7:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>" "SLICEL",placed CLBLM_X18Y50 SLICE_X29Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>" "SLICEL",placed CLBLM_X18Y51 SLICE_X29Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<6>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_54_mux00001:#LUT:O6=((~A2*A5)+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_54:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_54_mux00002:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_54_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>" "SLICEL",placed CLBLM_X18Y56 SLICE_X29Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit_2_or00001:#LUT:O6=((~A1*((A3*A4)+(A5*A6)))+(A1*(A2+((A3*A4)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit_3_or00001:#LUT:O6=((A3*A4)+(A5*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2266" "SLICEL",placed CLBLM_X18Y57 SLICE_X29Y57  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<13>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2268" "SLICEL",placed CLBLM_X18Y58 SLICE_X29Y58  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<12>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73" "SLICEL",placed CLBLM_X18Y59 SLICE_X29Y59  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<6>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000314:#LUT:O6=(A1*(~A2*(((~A3*(~A5+A6))+A3)*A4)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high" "SLICEL",placed CLBLM_X18Y60 SLICE_X29Y60  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_and00001:#LUT:O6=(~A3*(~A4*(A5*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high" "SLICEL",placed CLBLM_X18Y61 SLICE_X29Y61  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_and00001:#LUT:O6=(~A3*(~A4*(A5*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>" "SLICEL",placed CLBLM_X18Y62 SLICE_X29Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_21:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_22:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_23:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" "SLICEL",placed CLBLM_X18Y63 SLICE_X29Y63  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<14>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "trn_td_c<45>" "SLICEL",placed CLBLL_X19Y2 SLICE_X30Y2  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<44>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_44:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<45>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_45:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/N26" "SLICEL",placed CLBLL_X19Y3 SLICE_X30Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux000051:#LUT:O6=(A3*(A4*(~A5*~A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" "SLICEL",placed CLBLL_X19Y4 SLICE_X30Y4  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<18>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_18:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<19>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_19:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" "SLICEL",placed CLBLL_X19Y6 SLICE_X30Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<11>1:#LUT:O6=((~A1*((~A2*((~A3+(A3*~A5))*A4))+(A2*((A3*A5)+A4))))+(A1*((~A2*((~A3+(A3*(~A5+(A5*~A6))))*A4))+(A2*((A3*(A5*A6))+A4)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_addr_o_11:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/region_select<0>1:#LUT:O6=(~A3*(~A4*(A5@A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<7>" "SLICEL",placed CLBLL_X19Y20 SLICE_X30Y20  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<6>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_6:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<7>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_7:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<3>" "SLICEL",placed CLBLL_X19Y21 SLICE_X30Y21  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<2>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_2:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<3>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_3:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<1>" "SLICEL",placed CLBLL_X19Y22 SLICE_X30Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<0>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_0:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<1>1:#LUT:O6=(~A5+A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_1:#FF
       CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_sof_n_d" "SLICEL",placed CLBLL_X19Y26 SLICE_X30Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_sof_n_d_mux00001:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_sof_n_d:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_src_rdy_n_d" "SLICEL",placed CLBLL_X19Y27 SLICE_X30Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_src_rdy_n_d_mux00001:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_src_rdy_n_d:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<59>" "SLICEL",placed CLBLL_X19Y28 SLICE_X30Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<58>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_58:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<59>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_59:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<39>" "SLICEL",placed CLBLL_X19Y30 SLICE_X30Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<38>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_38:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<39>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_39:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<39>" "SLICEL",placed CLBLL_X19Y34 SLICE_X30Y34  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<38>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_38:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<39>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_39:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>" "SLICEL",placed CLBLL_X19Y40 SLICE_X30Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv" "SLICEL",placed CLBLL_X19Y42 SLICE_X30Y42  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rst_n_inv1_INV_0:#LUT:O6=~A6
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" "SLICEL",placed CLBLL_X19Y51 SLICE_X30Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<1>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" "SLICEL",placed CLBLL_X19Y56 SLICE_X30Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<10>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<21>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc" "SLICEL",placed CLBLL_X19Y59 SLICE_X30Y59  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000326:#LUT:O6=(A1*((~A2+(A2*(A4+(A5+~A6))))*~A3))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000326_SW0:#LUT:O6=(~A1+(~A2+(~A3+(~A4+(~A5+~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>" "SLICEL",placed CLBLL_X19Y60 SLICE_X30Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>" "SLICEL",placed CLBLL_X19Y61 SLICE_X30Y61  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<23>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and00004:#LUT:O6=(~A4+(A5+A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>" "SLICEL",placed CLBLL_X19Y62 SLICE_X30Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/cfg_command<8>" "SLICEL",placed CLBLL_X19Y63 SLICE_X30Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_command_8:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" "SLICEL",placed CLBLL_X19Y2 SLICE_X31Y2  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_tag_o_mux0000<12>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_tag_o_4:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_tag_o_mux0000<13>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_tag_o_5:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/state_FFd2" "SLICEL",placed CLBLL_X19Y3 SLICE_X31Y3  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/state_FFd2-In:#LUT:O6=((~A1*((~A2*((~A3*A4)+(A3*(~A4*(~A5*~A6)))))+(A2*(~A3*A4))))+(A1*((~A2*(A3@A4))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/state_FFd2:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/state_FFd2-In_SW0:#LUT:O6=((~A1*(~A2+(~A3+(~A4+(A5+~A6)))))+(A1*(A2+(~A3+(~A4+~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/region_select<1>" "SLICEL",placed CLBLL_X19Y6 SLICE_X31Y6  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/region_select<1>1:#LUT:O6=(~A3*(~A4*(A5@A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" "SLICEL",placed CLBLL_X19Y15 SLICE_X31Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<22>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       CCY0::#OFF CEUSED::0 CFF:app/PIO/PIO_EP/EP_RX/req_rid_o_6:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<23>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_RX/req_rid_o_7:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<5>" "SLICEL",placed CLBLL_X19Y21 SLICE_X31Y21  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<4>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_4:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<5>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_5:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<61>" "SLICEL",placed CLBLL_X19Y28 SLICE_X31Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<60>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_60:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<61>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_61:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<57>" "SLICEL",placed CLBLL_X19Y29 SLICE_X31Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<56>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_56:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<57>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_57:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>" "SLICEL",placed CLBLL_X19Y40 SLICE_X31Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<58>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_58:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<59>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_59:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>" "SLICEL",placed CLBLL_X19Y51 SLICE_X31Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007" "SLICEL",placed CLBLL_X19Y56 SLICE_X31Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out71:#LUT:O6=(A4*(A5*A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>" "SLICEL",placed CLBLL_X19Y61 SLICE_X31Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_4:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc" "SLICEL",placed CLBLL_X19Y62 SLICE_X31Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000308:#LUT:O6=(A1*(A2*(~A3*(~A4*(A5+A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000267:#LUT:O6=(A1*(A2*(A3*(A4*(A5*A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" "SLICEL",placed CLBLL_X19Y63 SLICE_X31Y63  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<23>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_7:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" "SLICEL",placed CLBLM_X20Y2 SLICE_X32Y2  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<12>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_12:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<13>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_13:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/N22" "SLICEL",placed CLBLM_X20Y3 SLICE_X32Y3  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux000037:#LUT:O6=((A4@A5)+A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<0>21:#LUT:O6=(A4*(A5*A6))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/N18" "SLICEL",placed CLBLM_X20Y6 SLICE_X32Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux000013:#LUT:O6=(A3*(~A4+(~A5*~A6)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux000041:#LUT:O6=(~A3*(~A4*(~A5*~A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" "SLICEL",placed CLBLM_X20Y7 SLICE_X32Y7  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/req_tc_o_mux0000<52>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       CCY0::#OFF CEUSED::0 CFF:app/PIO/PIO_EP/EP_RX/req_tc_o_0:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/req_tc_o_mux0000<53>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_RX/req_tc_o_1:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>" "SLICEM",placed CLBLM_X20Y24 SLICE_X32Y24  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_18:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_18:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_43:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_43:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/fe_l0_set_detected_fatal_error" "SLICEL",placed CLBLM_X20Y25 SLICE_X32Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectedfatal:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>" "SLICEM",placed CLBLM_X20Y26 SLICE_X32Y26  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_22:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_22:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_17:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_17:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_24:#RAM:O6=0x0000000000000000
       C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_24:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF
       D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>" "SLICEM",placed CLBLM_X20Y27 SLICE_X32Y27  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_20:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_20:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>" "SLICEM",placed CLBLM_X20Y28 SLICE_X32Y28  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_16:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_16:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>" "SLICEM",placed CLBLM_X20Y29 SLICE_X32Y29  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_21:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_21:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>" "SLICEM",placed CLBLM_X20Y30 SLICE_X32Y30  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_26:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_26:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_42:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_42:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>" "SLICEM",placed CLBLM_X20Y34 SLICE_X32Y34  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF
       ADI1MUX::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_48:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_48:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<45>" "SLICEL",placed CLBLM_X20Y35 SLICE_X32Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<44>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_44:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<45>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_45:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>" "SLICEM",placed CLBLM_X20Y36 SLICE_X32Y36  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Mshreg_d_o_55:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o_55:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>" "SLICEL",placed CLBLM_X20Y37 SLICE_X32Y37  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<50>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_50:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<51>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_51:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>" "SLICEL",placed CLBLM_X20Y38 SLICE_X32Y38  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<52>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_52:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<53>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_53:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>" "SLICEL",placed CLBLM_X20Y39 SLICE_X32Y39  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<54>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_54:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<55>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_55:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>" "SLICEL",placed CLBLM_X20Y40 SLICE_X32Y40  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<40>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_40:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<41>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_41:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<56>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_56:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<57>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_57:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>" "SLICEL",placed CLBLM_X20Y44 SLICE_X32Y44  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_0_mux00001:#LUT:O6=((~A2*((~A3+(A3*A6))*A5))+(A2*(~A3*A4)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_1_mux00001:#LUT:O6=((~A2*((~A3+(A3*A6))*A5))+(A2*(~A3*A4)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>" "SLICEL",placed CLBLM_X20Y47 SLICE_X32Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_10_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_10:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_11_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_11:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>" "SLICEL",placed CLBLM_X20Y55 SLICE_X32Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_6:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_7:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_8:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and000040:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_9:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" "SLICEL",placed CLBLM_X20Y56 SLICE_X32Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<17>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<19>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60" "SLICEL",placed CLBLM_X20Y57 SLICE_X32Y57  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000133:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000245:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>" "SLICEL",placed CLBLM_X20Y58 SLICE_X32Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_18:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_19:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_20:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_21:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>" "SLICEL",placed CLBLM_X20Y60 SLICE_X32Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_11:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_12:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_13:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map47" "SLICEL",placed CLBLM_X20Y61 SLICE_X32Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000169:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc" "SLICEL",placed CLBLM_X20Y62 SLICE_X32Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000326:#LUT:O6=(A1*((~A2+(A2*(A4+(A5+~A6))))*~A3))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000326_SW0:#LUT:O6=(~A1+(~A2+(~A3+(~A4+(~A5+~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>" "SLICEL",placed CLBLM_X20Y63 SLICE_X32Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_14:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_15:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_16:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_17:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>" "SLICEM",placed CLBLM_X20Y64 SLICE_X32Y64  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem9/SP:#RAM:O6=0x0000000000000000
       A6RAMMODE::DPRAM64 ACY0::#OFF ADI1MUX::BDI1 AFF::#OFF AFFINIT::#OFF
       AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem9/DP:#RAM:O6=0x0000000000000000
       B6RAMMODE::DPRAM64 BCY0::#OFF BDI1MUX::DX BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_9:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem8/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM64 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_8:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem8/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM64 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>" "SLICEM",placed CLBLM_X20Y65 SLICE_X32Y65  ,
  cfg " A5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem19/DP:#RAM:O5=0x00000000
       A5RAMMODE::DPRAM32 A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF ADI1MUX::BDI1
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_19:#FF
       AFFINIT::INIT0 AFFMUX::O5 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem19/SP:#RAM:O5=0x00000000
       B5RAMMODE::DPRAM32 B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::DX
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_18:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem18/DP:#RAM:O5=0x00000000
       C5RAMMODE::DPRAM32 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem17/DP:#RAM:O6=0x0000000000000000
       C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_17:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::O5 COUTUSED::#OFF
       CUSED::#OFF D5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem18/SP:#RAM:O5=0x00000000
       D5RAMMODE::DPRAM32 D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/inst_Mram_mem17/SP:#RAM:O6=0x0000000000000000
       D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc" "SLICEL",placed CLBLM_X20Y66 SLICE_X32Y66  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000326:#LUT:O6=(A1*((~A2+(A2*(A4+(A5+~A6))))*~A3))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000326_SW0:#LUT:O6=(~A1+(~A2+(~A3+(~A4+(~A5+~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr<1>" "SLICEL",placed CLBLM_X20Y67 SLICE_X32Y67  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" "SLICEL",placed CLBLM_X20Y2 SLICE_X33Y2  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_attr_o_mux0000<44>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_attr_o_0:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_attr_o_mux0000<45>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_attr_o_1:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "trn_rdst_rdy_n_c" "SLICEL",placed CLBLM_X20Y3 SLICE_X33Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux000070:#LUT:O6=((~A1*((A2*A4)+(A5*A6)))+(A1*((~A2*(A3+(A5*A6)))+(A2*(A3+(A4+(A5*A6)))))))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/tlp_type<7>" "SLICEL",placed CLBLM_X20Y6 SLICE_X33Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/tlp_type_mux0000<63>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/tlp_type_7:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/tlp_type_mux0000<57>111:#LUT:O6=(A3+(A4+(A5+A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" "SLICEL",placed CLBLM_X20Y7 SLICE_X33Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<20>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_20:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<21>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_21:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<47>" "SLICEL",placed CLBLM_X20Y34 SLICE_X33Y34  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<46>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_46:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<47>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_47:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>" "SLICEL",placed CLBLM_X20Y37 SLICE_X33Y37  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<48>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_48:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d<49>1:#LUT:O6=(((~A2*(A3*A4))+(A2*A3))+(A5*A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_49:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>" "SLICEL",placed CLBLM_X20Y38 SLICE_X33Y38  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>" "SLICEL",placed CLBLM_X20Y39 SLICE_X33Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<43>" "SLICEL",placed CLBLM_X20Y42 SLICE_X33Y42  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<42>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_42:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<43>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_43:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<29>" "SLICEL",placed CLBLM_X20Y45 SLICE_X33Y45  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<28>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_28:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<29>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_29:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>" "SLICEL",placed CLBLM_X20Y50 SLICE_X33Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_60_mux00001:#LUT:O6=((~A2*A5)+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_60:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_60_mux00002:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_60_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" "SLICEL",placed CLBLM_X20Y51 SLICE_X33Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_mux0000<0>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10_0:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>" "SLICEL",placed CLBLM_X20Y55 SLICE_X33Y55  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_lut<0>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_lut<1>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_lut<2>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_lut<3>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp499.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_13:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_13:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>" "SLICEL",placed CLBLM_X20Y56 SLICE_X33Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_lut<5>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_lut<6>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_lut<7>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_13:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000" "SLICEL",placed CLBLM_X20Y57 SLICE_X33Y57  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_lut<8>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_lut<9>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT:cfg_function_number_c<0>_16.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_lut<10>:#LUT:O6=(A6+~A6)*(((A2@~A3)*(A4@~A5)))
       CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::CY COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<10>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_13:0,2 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<31>" "SLICEL",placed CLBLM_X20Y58 SLICE_X33Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_30:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_31:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>" "SLICEL",placed CLBLM_X20Y60 SLICE_X33Y60  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_lut<0>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT:cfg_function_number_c<0>_70.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_lut<1>:#LUT:O6=(A6+~A6)*((~A1*(~A2*(~A3*(A4@~A5)))))
       BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_lut<2>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_lut<3>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp521.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_10:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr" "SLICEL",placed CLBLM_X20Y61 SLICE_X33Y61  ,
  cfg " A5LUT:cfg_function_number_c<0>_67.SLICEL_A5LUT:#LUT:O5=0 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/N45_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT:cfg_function_number_c<0>_66.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_lut<5>:#LUT:O6=(A6+~A6)*(((A2@~A3)*(A4@~A5)))
       BCY0::O5 BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr:#FF
       BFFINIT::INIT0 BFFMUX::CY BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<5>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>" "SLICEL",placed CLBLM_X20Y62 SLICE_X33Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_28:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_29:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_30:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_31:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>" "SLICEL",placed CLBLM_X20Y63 SLICE_X33Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_22:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_23:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_24:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_25:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>" "SLICEL",placed CLBLM_X20Y64 SLICE_X33Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_26:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_27:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_28:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_29:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<31>" "SLICEL",placed CLBLM_X20Y65 SLICE_X33Y65  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_30:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_31:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>" "SLICEL",placed CLBLM_X20Y66 SLICE_X33Y66  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_18:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_19:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000249:#LUT:O6=(~A5*~A6)
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_20:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_21:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>" "SLICEL",placed CLBLM_X20Y68 SLICE_X33Y68  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "app/PIO/N2405" "SLICEL",placed CLBLL_X21Y3 SLICE_X34Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/state_FFd1-In_SW0:#LUT:O6=(A1+(~A2+(~A3+(~A4+(A5+A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux000051_SW0:#LUT:O6=(~A3+(~A4+(~A5+A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_len_o<1>" "SLICEL",placed CLBLL_X21Y5 SLICE_X34Y5  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_len_o_mux0000<32>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_len_o_0:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_len_o_mux0000<33>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_len_o_1:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" "SLICEL",placed CLBLL_X21Y7 SLICE_X34Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<20>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_rid_o_4:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<21>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_rid_o_5:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" "SLICEL",placed CLBLL_X21Y9 SLICE_X34Y9  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<26>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_26:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<27>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_27:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<33>" "SLICEL",placed CLBLL_X21Y14 SLICE_X34Y14  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<32>:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_32:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<33>:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_33:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<11>" "SLICEL",placed CLBLL_X21Y20 SLICE_X34Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<10>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_10:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<11>1:#LUT:O6=(~A5+A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_11:#FF
       CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<63>" "SLICEL",placed CLBLL_X21Y27 SLICE_X34Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<62>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_62:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<63>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_63:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>" "SLICEL",placed CLBLL_X21Y28 SLICE_X34Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<4>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<5>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<53>" "SLICEL",placed CLBLL_X21Y35 SLICE_X34Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<52>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_52:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<53>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_53:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<31>" "SLICEL",placed CLBLL_X21Y45 SLICE_X34Y45  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<30>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_30:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<31>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_31:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>" "SLICEL",placed CLBLL_X21Y56 SLICE_X34Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_lut<0>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_lut<1>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_lut<2>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_lut<3>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp499.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_0:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>" "SLICEL",placed CLBLL_X21Y57 SLICE_X34Y57  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_lut<5>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_lut<6>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_lut<7>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr" "SLICEL",placed CLBLL_X21Y58 SLICE_X34Y58  ,
  cfg " A5LUT:cfg_function_number_c<0>_73.SLICEL_A5LUT:#LUT:O5=0 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/N39_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT:cfg_function_number_c<0>_72.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_lut<9>:#LUT:O6=(A6+~A6)*((A4@~A5))
       BCY0::O5 BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr:#FF
       BFFINIT::INIT0 BFFMUX::CY BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_lut<8>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<9>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,2 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" "SLICEL",placed CLBLL_X21Y59 SLICE_X34Y59  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<8>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000249:#LUT:O6=(~A5*~A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<9>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>" "SLICEL",placed CLBLL_X21Y60 SLICE_X34Y60  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_lut<0>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(A5@~A6)))))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_lut<1>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_lut<2>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:cfg_function_number_c<0>_62.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_lut<3>:#LUT:O6=(A6+~A6)*((~A1*(~A2*(~A3*(A4@~A5)))))
       DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp523.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_11:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000" "SLICEL",placed CLBLL_X21Y61 SLICE_X34Y61  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_lut<5>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_lut<6>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT:cfg_function_number_c<0>_58.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_lut<7>:#LUT:O6=(A6+~A6)*(((A2@~A3)*(A4@~A5)))
       DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::CY
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>" "SLICEL",placed CLBLL_X21Y62 SLICE_X34Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000245:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and000040:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>" "SLICEL",placed CLBLL_X21Y63 SLICE_X34Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_24:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_25:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_26:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap_not00011:#LUT:O6=(A1*(A2*(A3*(~A4*(A5*~A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_27:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>" "SLICEL",placed CLBLL_X21Y64 SLICE_X34Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>" "SLICEL",placed CLBLL_X21Y65 SLICE_X34Y65  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_24:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_25:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_26:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_27:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>" "SLICEL",placed CLBLL_X21Y66 SLICE_X34Y66  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_28:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_29:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_30:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_31:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>" "SLICEL",placed CLBLL_X21Y67 SLICE_X34Y67  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map36" "SLICEL",placed CLBLL_X21Y68 SLICE_X34Y68  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000133:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>" "SLICEL",placed CLBLL_X21Y69 SLICE_X34Y69  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_not00011:#LUT:O6=(A1*(A2*(A3*(~A4*(A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_not00011:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_np_ok" "SLICEL",placed CLBLL_X21Y1 SLICE_X35Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_np_ok_and00001:#LUT:O6=(A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_np_ok:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map17" "SLICEL",placed CLBLL_X21Y3 SLICE_X35Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux000063:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" "SLICEL",placed CLBLL_X21Y5 SLICE_X35Y5  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<10>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_10:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<11>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_11:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<53>" "SLICEL",placed CLBLL_X21Y7 SLICE_X35Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<52>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_52:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<53>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_53:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<47>" "SLICEL",placed CLBLL_X21Y34 SLICE_X35Y34  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<46>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_46:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<47>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_47:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<27>" "SLICEL",placed CLBLL_X21Y45 SLICE_X35Y45  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<26>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_26:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<27>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_27:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>" "SLICEL",placed CLBLL_X21Y56 SLICE_X35Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>" "SLICEL",placed CLBLL_X21Y57 SLICE_X35Y57  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_16:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_17:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_18:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_19:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>" "SLICEL",placed CLBLL_X21Y58 SLICE_X35Y58  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<11>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_21:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_22:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_23:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>" "SLICEL",placed CLBLL_X21Y60 SLICE_X35Y60  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_lut<0>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_lut<1>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_lut<2>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(A5@~A6)))))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_lut<3>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp507.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_18:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_18:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr" "SLICEL",placed CLBLL_X21Y61 SLICE_X35Y61  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_lut<5>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT:cfg_function_number_c<0>_104.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_lut<6>:#LUT:O6=(A6+~A6)*(((A2@~A3)*(A4@~A5)))
       CCY0::O5 CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr:#FF
       CFFINIT::INIT0 CFFMUX::CY CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and000076:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<6>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_18:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60" "SLICEL",placed CLBLL_X21Y62 SLICE_X35Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000169:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000133:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and000076:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000245:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>" "SLICEL",placed CLBLL_X21Y63 SLICE_X35Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_24:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_25:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_26:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_27:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>" "SLICEL",placed CLBLL_X21Y64 SLICE_X35Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>" "SLICEL",placed CLBLL_X21Y65 SLICE_X35Y65  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_16:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_17:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_18:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_19:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>" "SLICEL",placed CLBLL_X21Y66 SLICE_X35Y66  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_21:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_22:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_23:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>" "SLICEL",placed CLBLL_X21Y67 SLICE_X35Y67  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map47" "SLICEL",placed CLBLL_X21Y68 SLICE_X35Y68  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000169:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" "SLICEL",placed CLBLM_X22Y1 SLICE_X36Y1  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_tag_o_mux0000<14>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_tag_o_6:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_tag_o_mux0000<15>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_tag_o_7:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" "SLICEL",placed CLBLM_X22Y2 SLICE_X36Y2  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<14>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_RX/wr_data_o_14:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<15>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_RX/wr_data_o_15:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_ep_o" "SLICEL",placed CLBLM_X22Y3 SLICE_X36Y3  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<16>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_rid_o_0:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<17>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_rid_o_1:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/req_ep_o_mux00001:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       CCY0::#OFF CEUSED::0 CFF:app/PIO/PIO_EP/EP_RX/req_ep_o:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/N2018" "SLICEL",placed CLBLM_X22Y4 SLICE_X36Y4  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/state_FFd3-In21_SW0:#LUT:O6=((A4*A5)+A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" "SLICEL",placed CLBLM_X22Y5 SLICE_X36Y5  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<18>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_rid_o_2:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<19>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_rid_o_3:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" "SLICEL",placed CLBLM_X22Y9 SLICE_X36Y9  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<24>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_24:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<25>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_25:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" "SLICEL",placed CLBLM_X22Y14 SLICE_X36Y14  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<24>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_rid_o_8:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<25>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_rid_o_9:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" "SLICEM",placed CLBLM_X22Y16 SLICE_X36Y16  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_44:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_44:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" "SLICEM",placed CLBLM_X22Y17 SLICE_X36Y17  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_33:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_33:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" "SLICEM",placed CLBLM_X22Y19 SLICE_X36Y19  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_32:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_32:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>" "SLICEL",placed CLBLM_X22Y27 SLICE_X36Y27  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<6>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_6:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<6>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<6>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>" "SLICEL",placed CLBLM_X22Y28 SLICE_X36Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<4>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_4:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<4>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<4>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<17>" "SLICEL",placed CLBLM_X22Y43 SLICE_X36Y43  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<16>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_16:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<17>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_17:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<23>" "SLICEL",placed CLBLM_X22Y45 SLICE_X36Y45  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<22>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_22:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<23>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_23:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" "SLICEL",placed CLBLM_X22Y57 SLICE_X36Y57  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<19>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>" "SLICEL",placed CLBLM_X22Y59 SLICE_X36Y59  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_lut<0>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_lut<1>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_lut<2>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_lut<3>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp502.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_14:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_14:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000" "SLICEL",placed CLBLM_X22Y60 SLICE_X36Y60  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_lut<5>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_lut<6>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:cfg_function_number_c<0>_88.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_lut<7>:#LUT:O6=(A6+~A6)*((A4@~A5))
       DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_14:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr" "SLICEL",placed CLBLM_X22Y61 SLICE_X36Y61  ,
  cfg " A5LUT::#OFF A6LUT:PhysOnlyGnd.SLICEL_A6LUT:#LUT:O6=0 ACY0::#OFF
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000133:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and000040:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and000076:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:PhysOnlyBuf:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_14:0,2 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47" "SLICEL",placed CLBLM_X22Y62 SLICE_X36Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000249:#LUT:O6=(~A5*~A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000249:#LUT:O6=(~A5*~A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000169:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>" "SLICEL",placed CLBLM_X22Y63 SLICE_X36Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_21:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_22:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_23:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>" "SLICEL",placed CLBLM_X22Y64 SLICE_X36Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_28:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_29:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_30:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_31:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284" "SLICEL",placed CLBLM_X22Y65 SLICE_X36Y65  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<18>_SW0:#LUT:O6=((~A1*((~A2*(A3*A5))+(A2*((A3*A5)+A6))))+(A1*((~A2*((A3*A5)+A4))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>" "SLICEL",placed CLBLM_X22Y66 SLICE_X36Y66  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_24:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_25:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_26:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_27:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>" "SLICEL",placed CLBLM_X22Y67 SLICE_X36Y67  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>" "SLICEL",placed CLBLM_X22Y68 SLICE_X36Y68  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_24:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_25:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_26:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_27:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13" "SLICEL",placed CLBLM_X22Y69 SLICE_X36Y69  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_not00011:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*A6)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_not00011:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_not00011:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and000040:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_td_o" "SLICEL",placed CLBLM_X22Y2 SLICE_X37Y2  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_td_o_mux00001:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_td_o:#FF AFFINIT::INIT0 AFFMUX::O6
       AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/state_FFd3-In11:#LUT:O6=(~A5+~A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/state_FFd3" "SLICEL",placed CLBLM_X22Y3 SLICE_X37Y3  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/state_FFd3-In:#LUT:O6=((~A1*(A4*(A2+(~A3+A6))))+(A1*((~A4*(A2+(~A3*~A5)))+(A4*(A2+(~A3+A6))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/state_FFd3:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/state_FFd3-In_SW0:#LUT:O6=(~A1+(A2+(~A3+(~A4+(~A5+A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/req_tc_o_not00001:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/tlp_type<5>" "SLICEL",placed CLBLM_X22Y4 SLICE_X37Y4  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/tlp_type_mux0000<57>1:#LUT:O6=((~A4*(A3*(A5*~A6)))+(A4*(A2+A3)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/tlp_type_1:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/tlp_type_mux0000<61>1:#LUT:O6=((~A4*(A3*(A5*~A6)))+(A4*(A2+A3)))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/tlp_type_5:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" "SLICEL",placed CLBLM_X22Y14 SLICE_X37Y14  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<26>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_rid_o_10:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<27>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_rid_o_11:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<54>" "SLICEL",placed CLBLM_X22Y15 SLICE_X37Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<54>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_54:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<32>21:#LUT:O6=(A5*~A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>" "SLICEL",placed CLBLM_X22Y28 SLICE_X37Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<5>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_5:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<5>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<5>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<41>" "SLICEL",placed CLBLM_X22Y30 SLICE_X37Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<40>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_40:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<41>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_41:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<55>" "SLICEL",placed CLBLM_X22Y35 SLICE_X37Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<54>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_54:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<55>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_55:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<21>" "SLICEL",placed CLBLM_X22Y42 SLICE_X37Y42  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<20>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_20:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<21>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_21:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<19>" "SLICEL",placed CLBLM_X22Y44 SLICE_X37Y44  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<18>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_18:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<19>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_19:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<25>" "SLICEL",placed CLBLM_X22Y45 SLICE_X37Y45  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<24>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_24:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_d_mux0002<25>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o_25:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" "SLICEL",placed CLBLM_X22Y55 SLICE_X37Y55  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<21>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" "SLICEL",placed CLBLM_X22Y56 SLICE_X37Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<17>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>" "SLICEL",placed CLBLM_X22Y59 SLICE_X37Y59  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_lut<0>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_lut<1>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_lut<2>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_lut<3>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp502.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_15:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_15:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000" "SLICEL",placed CLBLM_X22Y60 SLICE_X37Y60  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_lut<5>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_lut<6>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT:cfg_function_number_c<0>_27.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_lut<7>:#LUT:O6=(A6+~A6)*((A4@~A5))
       DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::CY
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_15:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>" "SLICEL",placed CLBLM_X22Y61 SLICE_X37Y61  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_lut<0>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_lut<1>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_lut<2>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_lut<3>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp502.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_12:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000" "SLICEL",placed CLBLM_X22Y62 SLICE_X37Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_lut<5>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_lut<6>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:cfg_function_number_c<0>_96.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_lut<7>:#LUT:O6=(A6+~A6)*((A4@~A5))
       DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr" "SLICEL",placed CLBLM_X22Y63 SLICE_X37Y63  ,
  cfg " A5LUT::#OFF A6LUT:PhysOnlyGnd.SLICEL_A6LUT:#LUT:O6=0 ACY0::#OFF
       AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:PhysOnlyBuf:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,2 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>" "SLICEL",placed CLBLM_X22Y64 SLICE_X37Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_28:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_29:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_30:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_31:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>" "SLICEL",placed CLBLM_X22Y65 SLICE_X37Y65  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_16:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_17:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_18:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_19:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" "SLICEL",placed CLBLM_X22Y66 SLICE_X37Y66  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<16>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>" "SLICEL",placed CLBLM_X22Y67 SLICE_X37Y67  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_not00011:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and000076:#LUT:O6=(~A1*(~A2*(~A4*(~A3*(~A5*~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_21:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_22:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_not00011:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_23:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map60" "SLICEL",placed CLBLM_X22Y68 SLICE_X37Y68  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000245:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>" "SLICEL",placed CLBLM_X22Y69 SLICE_X37Y69  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr_not00011:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_28:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_29:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_30:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_not00011:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_31:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_len_o<7>" "SLICEL",placed CLBLL_X23Y6 SLICE_X38Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_len_o_mux0000<38>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_len_o_6:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_len_o_mux0000<39>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_len_o_7:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" "SLICEL",placed CLBLL_X23Y8 SLICE_X38Y8  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<30>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_30:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<31>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_31:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" "SLICEL",placed CLBLL_X23Y15 SLICE_X38Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<30>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_rid_o_14:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<31>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       CCY0::#OFF CEUSED::0 CFF:app/PIO/PIO_EP/EP_RX/req_rid_o_15:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>" "SLICEL",placed CLBLL_X23Y17 SLICE_X38Y17  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_40_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_40:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_41_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_41:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>" "SLICEL",placed CLBLL_X23Y18 SLICE_X38Y18  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_46_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_46:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_47_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_47:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>" "SLICEL",placed CLBLL_X23Y27 SLICE_X38Y27  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<6>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_6:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<7>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_7:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>" "SLICEL",placed CLBLL_X23Y32 SLICE_X38Y32  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<52>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_52:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<53>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_53:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>" "SLICEL",placed CLBLL_X23Y55 SLICE_X38Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_59_mux00001:#LUT:O6=((~A2*A5)+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_59:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_59_mux00002:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_59_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>" "SLICEL",placed CLBLL_X23Y56 SLICE_X38Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_57_mux00001:#LUT:O6=((~A2*A5)+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_57:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_57_mux00002:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_57_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>" "SLICEL",placed CLBLL_X23Y58 SLICE_X38Y58  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_lut<0>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_lut<1>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_lut<2>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(A5@~A6)))))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_lut<3>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp507.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_4:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000" "SLICEL",placed CLBLL_X23Y59 SLICE_X38Y59  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_lut<5>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_lut<6>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_lut<7>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::CY
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>" "SLICEL",placed CLBLL_X23Y61 SLICE_X38Y61  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_lut<0>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_lut<1>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_lut<2>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_lut<3>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp502.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_1:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000" "SLICEL",placed CLBLL_X23Y62 SLICE_X38Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_lut<5>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_lut<6>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT:cfg_function_number_c<0>_42.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_lut<7>:#LUT:O6=(A6+~A6)*((A4@~A5))
       DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::CY
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>" "SLICEL",placed CLBLL_X23Y63 SLICE_X38Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_5:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_6:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_7:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_8:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" "SLICEL",placed CLBLL_X23Y64 SLICE_X38Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<22>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_6:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001" "SLICEL",placed CLBLL_X23Y65 SLICE_X38Y65  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_not00011:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*A6)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not00011:#LUT:O6=(A1*(A2*(A3*(~A4*(A5*~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_not0001" "SLICEL",placed CLBLL_X23Y67 SLICE_X38Y67  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_not00011:#LUT:O6=(A1*(A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_compl_o_mux0000" "SLICEL",placed CLBLL_X23Y5 SLICE_X39Y5  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/rd_data0_en_mux000031:#LUT:O6=(A3*(A4*(A5+~A6)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" "SLICEL",placed CLBLL_X23Y6 SLICE_X39Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<6>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_6:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<7>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_7:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" "SLICEL",placed CLBLL_X23Y7 SLICE_X39Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<28>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_28:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<29>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_29:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<10>21:#LUT:O6=(A4*(A5*A6))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" "SLICEL",placed CLBLL_X23Y13 SLICE_X39Y13  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<28>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_rid_o_12:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_rid_o_mux0000<29>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_rid_o_13:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<13>" "SLICEL",placed CLBLL_X23Y15 SLICE_X39Y15  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<12>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_12:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<13>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_13:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<45>" "SLICEL",placed CLBLL_X23Y32 SLICE_X39Y32  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<44>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_44:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<45>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_45:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_masterdataparityerror_not0001_inv" "SLICEL",placed CLBLL_X23Y43 SLICE_X39Y43  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_masterdataparityerror_or00011:#LUT:O6=(~A5+~A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" "SLICEL",placed CLBLL_X23Y56 SLICE_X39Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_mux0000<6>11:#LUT:O6=((~A4*(~A2*(A3*(~A5*~A6))))+(A4*(((~A2*~A6)+(A2*((~A3*A6)+A3)))*~A5)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_mux0000<4>11:#LUT:O6=((~A4*(~A2*(A3*(~A5*~A6))))+(A4*(((~A2*~A6)+(A2*((~A3*A6)+A3)))*~A5)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<55>" "SLICEL",placed CLBLL_X23Y58 SLICE_X39Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_55_mux00001:#LUT:O6=((~A1*((~A2*(A3*((~A5*A4)+(A5*A6))))+(A2*(A3*(~A5*A4)))))+(A1*((~A2*((~A3*A5)+(A3*((~A5*A4)+(A5*A6)))))+(A2*(A3*(A5+A4))))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_55:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>" "SLICEL",placed CLBLL_X23Y59 SLICE_X39Y59  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>" "SLICEL",placed CLBLL_X23Y60 SLICE_X39Y60  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_lut<0>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_lut<1>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_lut<2>:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(A5@~A6)))))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_lut<3>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp507.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_8:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000" "SLICEL",placed CLBLL_X23Y61 SLICE_X39Y61  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_lut<5>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT:cfg_function_number_c<0>_35.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_lut<6>:#LUT:O6=(A6+~A6)*(((A2@~A3)*(A4@~A5)))
       CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::CY COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<6>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>" "SLICEL",placed CLBLL_X23Y62 SLICE_X39Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>" "SLICEL",placed CLBLL_X23Y63 SLICE_X39Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_25:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_26:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_27:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_28:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>" "SLICEL",placed CLBLL_X23Y64 SLICE_X39Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" "SLICEL",placed CLBLL_X23Y65 SLICE_X39Y65  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_mux0000<18>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08_2:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>" "SLICEL",placed CLBLL_X23Y68 SLICE_X39Y68  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_16:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_17:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_18:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_19:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/tlp_type<6>" "SLICEL",placed CLBLM_X24Y4 SLICE_X40Y4  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/tlp_type_mux0000<62>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/tlp_type_6:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/N1" "SLICEL",placed CLBLM_X24Y5 SLICE_X40Y5  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/state_cmp_eq0001:#LUT:O6=(~A1*(~A2*(~A3*(~A4*(~A5*~A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/state_cmp_eq0001_SW0:#LUT:O6=(A2+(A3+(A4+(~A5+A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<0>11:#LUT:O6=(~A3+((A4*~A6)+~A5))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" "SLICEL",placed CLBLM_X24Y6 SLICE_X40Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<4>1:#LUT:O6=((~A1*((~A2*(A4*A6))+(A2*((A4*A6)+A5))))+(A1*((~A2*((A4*A6)+A3))+(A2*((~A4*(A3+A5))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_addr_o_4:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<5>1:#LUT:O6=((~A1*((~A2*(A4*A6))+(A2*((A4*A6)+A5))))+(A1*((~A2*((A4*A6)+A3))+(A2*((~A4*(A3+A5))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_addr_o_5:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" "SLICEL",placed CLBLM_X24Y7 SLICE_X40Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<12>1:#LUT:O6=((~A3*(A4*A6))+(A3*((A4*A6)+A5)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_addr_o_12:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/rd_data0_en_mux000011:#LUT:O6=(~A3+(~A4+(~A5*A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_be_o<1>" "SLICEL",placed CLBLM_X24Y12 SLICE_X40Y12  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_be_o_mux0000<0>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_be_o_0:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_be_o_mux0000<1>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_be_o_1:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" "SLICEM",placed CLBLM_X24Y16 SLICE_X40Y16  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_45:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_45:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<15>" "SLICEL",placed CLBLM_X24Y17 SLICE_X40Y17  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<14>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_14:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<15>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_15:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<9>" "SLICEL",placed CLBLM_X24Y20 SLICE_X40Y20  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<8>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_8:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<9>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_9:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" "SLICEM",placed CLBLM_X24Y22 SLICE_X40Y22  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_57:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_57:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_58:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_58:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_59:#RAM:O6=0x0000000000000000
       C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_59:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF
       D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "trn_td_c<56>" "SLICEL",placed CLBLM_X24Y27 SLICE_X40Y27  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<55>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_55:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<56>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_56:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" "SLICEM",placed CLBLM_X24Y28 SLICE_X40Y28  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF
       ADI1MUX::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_7:#RAM:O6=0x0000000000000000
       D6RAMMODE::SRL16 DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_7:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>" "SLICEL",placed CLBLM_X24Y30 SLICE_X40Y30  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<2>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_2:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<2>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<2>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" "SLICEM",placed CLBLM_X24Y31 SLICE_X40Y31  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_5:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_4:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_4:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>" "SLICEL",placed CLBLM_X24Y32 SLICE_X40Y32  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<53>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_53:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<53>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<53>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" "SLICEM",placed CLBLM_X24Y33 SLICE_X40Y33  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_30:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_30:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_31:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_31:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_24:#RAM:O6=0x0000000000000000
       C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_24:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_25:#RAM:O6=0x0000000000000000
       D6RAMMODE::SRL16 DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_25:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<51>" "SLICEL",placed CLBLM_X24Y35 SLICE_X40Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<50>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_50:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<51>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_51:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>" "SLICEL",placed CLBLM_X24Y48 SLICE_X40Y48  ,
  cfg " A5LUT:cfg_function_number_c<0>_87.SLICEL_A5LUT:#LUT:O5=0 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_lut<0>1:#LUT:O6=(A6+~A6)*((~A3*(~A4*~A5)))
       ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_lut<1>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_lut<2>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_lut<3>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp527.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_16:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_16:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit" "SLICEL",placed CLBLM_X24Y49 SLICE_X40Y49  ,
  cfg " A5LUT:cfg_function_number_c<0>_83.SLICEL_A5LUT:#LUT:O5=0 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/N29_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT:cfg_function_number_c<0>_82.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_lut<5>:#LUT:O6=(A6+~A6)*((A4@~A5))
       BCY0::O5 BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit:#FF
       BFFINIT::INIT0 BFFMUX::CY BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<5>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_16:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" "SLICEL",placed CLBLM_X24Y56 SLICE_X40Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<8>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>" "SLICEL",placed CLBLM_X24Y59 SLICE_X40Y59  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_14:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_15:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_16:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_17:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>" "SLICEL",placed CLBLM_X24Y61 SLICE_X40Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_17:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_18:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_19:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_20:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>" "SLICEL",placed CLBLM_X24Y62 SLICE_X40Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_21:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_22:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_23:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_24:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<31>" "SLICEL",placed CLBLM_X24Y63 SLICE_X40Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_29:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_30:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_31:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_len_o<5>" "SLICEL",placed CLBLM_X24Y2 SLICE_X41Y2  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_len_o_mux0000<36>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_len_o_4:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_len_o_mux0000<37>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_len_o_5:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/state_FFd1" "SLICEL",placed CLBLM_X24Y4 SLICE_X41Y4  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/state_FFd1-In:#LUT:O6=((~A1*(((~A2*A4)+(A2*((~A3*(A4*A6))+(A3*A4))))+~A5))+(A1*((~A2*(A3+(A4+~A5)))+(A2*(A3+(~A4+(~A5+A6)))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/state_FFd1:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/state_FFd3-In21:#LUT:O6=((~A1*(~A2+(A3+(A4+(A5+A6)))))+(A1*((~A2*A6)+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux000061:#LUT:O6=(A5*~A6)
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<10>11:#LUT:O6=(A3*(A4*(~A5*~A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" "SLICEL",placed CLBLM_X24Y5 SLICE_X41Y5  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<0>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_0:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<1>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_1:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<9>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_RX/wr_data_o_9:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<0>21:#LUT:O6=(A3*(~A4*(A5*~A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" "SLICEL",placed CLBLM_X24Y6 SLICE_X41Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<4>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_4:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<5>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_5:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" "SLICEL",placed CLBLM_X24Y7 SLICE_X41Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<10>1:#LUT:O6=((~A1*(A4*A6))+(A1*((~A2*((~A3*(A4*A6))+(A3*((A4*A6)+A5))))+(A2*((~A3*((A4*A6)+A5))+(A3*(A4*A6)))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<10>1:#LUT:O6=((~A1*((~A2*(A4*A6))+(A2*((A4*A6)+A5))))+(A1*((~A2*((A4*A6)+A3))+(A2*((~A4*(A3+A5))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_addr_o_10:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" "SLICEL",placed CLBLM_X24Y8 SLICE_X41Y8  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_be_o_mux0000<0>1:#LUT:O6=((~A1*A4)+(A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6)))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_be_o_0:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_be_o_mux0000<1>1:#LUT:O6=((~A1*A4)+(A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6)))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_be_o_1:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_MEM/_and00021:#LUT:O6=(A4*(A5*~A6))
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "app/PIO/PIO_EP/EP_TX/compl_done_o" "SLICEL",placed CLBLM_X24Y13 SLICE_X41Y13  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<33>_SW2:#LUT:O6=(~A3*(~A4*(A5+A6)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:app/PIO/PIO_EP/EP_TX/compl_done_o_mux00001:#LUT:O6=((~A4*(A5*~A6))+(A4*(A3+A5)))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_TX/compl_done_o:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/fe_l0_set_user_detected_parity_error" "SLICEL",placed CLBLM_X24Y24 SLICE_X41Y24  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_detectedparityerror:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_td_c<58>" "SLICEL",placed CLBLM_X24Y25 SLICE_X41Y25  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<57>1:#LUT:O6=((~A2*A6)+(A2*((~A4*(~A3*A5))+(A4*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_57:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<58>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_58:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>" "SLICEL",placed CLBLM_X24Y27 SLICE_X41Y27  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<7>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_7:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<7>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<7>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<43>" "SLICEL",placed CLBLM_X24Y29 SLICE_X41Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<42>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_42:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<43>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_43:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>" "SLICEL",placed CLBLM_X24Y30 SLICE_X41Y30  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<3>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_3:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<3>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<3>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>" "SLICEL",placed CLBLM_X24Y32 SLICE_X41Y32  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<52>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_52:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<52>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<52>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<49>" "SLICEL",placed CLBLM_X24Y34 SLICE_X41Y34  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<48>1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_48:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<49>1:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_49:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>" "SLICEL",placed CLBLM_X24Y56 SLICE_X41Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_26:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_27:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_28:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_29:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>" "SLICEL",placed CLBLM_X24Y60 SLICE_X41Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>" "SLICEL",placed CLBLM_X24Y61 SLICE_X41Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_13:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_14:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_15:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_16:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>" "SLICEL",placed CLBLM_X24Y62 SLICE_X41Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_9:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_10:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_11:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_12:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" "SLICEL",placed CLBLL_X25Y1 SLICE_X42Y1  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_tag_o_mux0000<8>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_tag_o_0:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_tag_o_mux0000<9>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_tag_o_1:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_len_o<3>" "SLICEL",placed CLBLL_X25Y2 SLICE_X42Y2  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_len_o_mux0000<34>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_len_o_2:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_len_o_mux0000<35>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_len_o_3:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<8>" "SLICEL",placed CLBLL_X25Y3 SLICE_X42Y3  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<8>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_8:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" "SLICEL",placed CLBLL_X25Y4 SLICE_X42Y4  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_be_o_mux0000<2>1:#LUT:O6=((~A1*A4)+(A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6)))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_be_o_2:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_be_o_mux0000<3>1:#LUT:O6=((~A1*A4)+(A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6)))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_be_o_3:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" "SLICEL",placed CLBLL_X25Y5 SLICE_X42Y5  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<8>1:#LUT:O6=((~A1*((~A2*(A4*A6))+(A2*((A4*A6)+A5))))+(A1*((~A2*((A4*A6)+A3))+(A2*((~A4*(A3+A5))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_addr_o_8:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<9>1:#LUT:O6=((~A1*((~A2*(A4*A6))+(A2*((A4*A6)+A5))))+(A1*((~A2*((A4*A6)+A3))+(A2*((~A4*(A3+A5))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_addr_o_9:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<4>1:#LUT:O6=((~A1*((~A2*(A4*A3))+(A2*((A4*A3)+A5))))+(A1*((~A2*((A4*A3)+A6))+(A2*((~A4*(A5+A6))+(A4*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_4:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<5>1:#LUT:O6=((~A1*((~A2*(A4*A3))+(A2*((A4*A3)+A5))))+(A1*((~A2*((A4*A3)+A6))+(A2*((~A4*(A5+A6))+(A4*(A3+(A5+A6))))))))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_5:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data_cmp_eq0000" "SLICEL",placed CLBLL_X25Y6 SLICE_X42Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/wr_mem_state_Out01:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" "SLICEL",placed CLBLL_X25Y7 SLICE_X42Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<2>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_data_o_2:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_data_o_mux0000<3>1:#LUT:O6=((~A1*((~A2*(A4*A5))+(A2*((A4*A5)+A6))))+(A1*((~A2*((A4*A5)+A3))+(A2*((~A4*(A3+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_data_o_3:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<9>1:#LUT:O6=((~A1*(A4*A6))+(A1*((~A2*((~A3*(A4*A6))+(A3*((A4*A6)+A5))))+(A2*((~A3*((A4*A6)+A5))+(A3*(A4*A6)))))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<0>11:#LUT:O6=(~A3+(A4+(A5@~A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" "SLICEL",placed CLBLL_X25Y8 SLICE_X42Y8  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0002<2>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_10:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0002<3>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_11:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_TX/req_compl_q" "SLICEL",placed CLBLL_X25Y10 SLICE_X42Y10  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:app/PIO/PIO_EP/EP_TX/req_compl_q:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/rd_data0_en" "SLICEL",placed CLBLL_X25Y11 SLICE_X42Y11  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/rd_data0_en_mux00001:#LUT:O6=((~A2*((~A3*((A4*A6)+A5))+(A3*(A4*A6))))+(A2*(A4*A6)))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_RX/rd_data0_en:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" "SLICEL",placed CLBLL_X25Y12 SLICE_X42Y12  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<10>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_10:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<11>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_11:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<6>" "SLICEL",placed CLBLL_X25Y16 SLICE_X42Y16  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<7>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_7:#FF AFFINIT::INIT0 AFFMUX::O6
       AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<7>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<6>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_6:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<6>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "trn_td_c<3>" "SLICEL",placed CLBLL_X25Y19 SLICE_X42Y19  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<3>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_3:#FF AFFINIT::INIT0 AFFMUX::O6
       AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<3>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/fe_l0_set_user_received_master_abort" "SLICEL",placed CLBLL_X25Y22 SLICE_X42Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_receivedtargetabort:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_receivedmasterabort:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>" "SLICEL",placed CLBLL_X25Y25 SLICE_X42Y25  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<8>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_8:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<9>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_9:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>" "SLICEL",placed CLBLL_X25Y29 SLICE_X42Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<6>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<7>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_7:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>" "SLICEL",placed CLBLL_X25Y30 SLICE_X42Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<4>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<5>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<26>1:#LUT:O6=(~A5+A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_26:#FF
       CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<27>1:#LUT:O6=(~A5+A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_27:#FF
       DFFINIT::INIT1 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>" "SLICEL",placed CLBLL_X25Y33 SLICE_X42Y33  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<2>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<3>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>" "SLICEL",placed CLBLL_X25Y35 SLICE_X42Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<54>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_54:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<55>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_55:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>" "SLICEL",placed CLBLL_X25Y37 SLICE_X42Y37  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<0>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<1>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>" "SLICEL",placed CLBLL_X25Y55 SLICE_X42Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" "SLICEL",placed CLBLL_X25Y56 SLICE_X42Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<10>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>" "SLICEL",placed CLBLL_X25Y58 SLICE_X42Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>" "SLICEL",placed CLBLL_X25Y59 SLICE_X42Y59  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_16:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_17:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_18:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_19:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>" "SLICEL",placed CLBLL_X25Y62 SLICE_X42Y62  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_not00011:#LUT:O6=(A1*(A2*(A3*(~A4*(A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_22:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_23:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_24:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_25:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "trn_td_c<47>" "SLICEL",placed CLBLL_X25Y1 SLICE_X43Y1  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<40>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_40:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<41>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_41:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<46>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_46:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<47>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_TX/trn_td_47:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_len_o<9>" "SLICEL",placed CLBLL_X25Y2 SLICE_X43Y2  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_len_o_mux0000<40>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_len_o_8:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_len_o_mux0000<41>1:#LUT:O6=((~A1*((A2*A3)+(A4*A6)))+(A1*((~A2*(((~A5*A6)+A5)*A4))+(A2*((~A3*(((~A5*A6)+A5)*A4))+(A3*(~A5+A4)))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_len_o_9:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<0>41:#LUT:O6=(~A5*A6) DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::0
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_en_o" "SLICEL",placed CLBLL_X25Y3 SLICE_X43Y3  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_en_o_mux00001:#LUT:O6=(A3*(A4*(~A5+A6)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_en_o:#FF AFFINIT::INIT0 AFFMUX::O6
       AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" "SLICEL",placed CLBLL_X25Y4 SLICE_X43Y4  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<6>1:#LUT:O6=((~A1*((~A2*(A4*A3))+(A2*((A4*A3)+A5))))+(A1*((~A2*((A4*A3)+A6))+(A2*((~A4*(A5+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_6:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<7>1:#LUT:O6=((~A1*((~A2*(A4*A3))+(A2*((A4*A3)+A5))))+(A1*((~A2*((A4*A3)+A6))+(A2*((~A4*(A5+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_7:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd2-In1:#LUT:O6=(~A5*(A6+A4))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" "SLICEL",placed CLBLL_X25Y5 SLICE_X43Y5  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<6>1:#LUT:O6=((~A1*((~A2*(A4*A6))+(A2*((A4*A6)+A5))))+(A1*((~A2*((A4*A6)+A3))+(A2*((~A4*(A3+A5))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_addr_o_6:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<7>1:#LUT:O6=((~A1*((~A2*(A4*A6))+(A2*((A4*A6)+A5))))+(A1*((~A2*((A4*A6)+A3))+(A2*((~A4*(A3+A5))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/req_addr_o_7:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<2>1:#LUT:O6=((~A1*((~A2*(A4*A6))+(A2*((A4*A6)+A5))))+(A1*((~A2*((A4*A6)+A3))+(A2*((~A4*(A3+A5))+(A4*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_RX/req_addr_o_2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/req_addr_o_mux0000<3>1:#LUT:O6=((~A1*((~A2*(A4*A6))+(A2*((A4*A6)+A5))))+(A1*((~A2*((A4*A6)+A3))+(A2*((~A4*(A3+A5))+(A4*(A3+(A5+A6))))))))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_RX/req_addr_o_3:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" "SLICEL",placed CLBLL_X25Y6 SLICE_X43Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<0>1:#LUT:O6=((~A1*((~A2*(A4*A3))+(A2*((A4*A3)+A5))))+(A1*((~A2*((A4*A3)+A6))+(A2*((~A4*(A5+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_0:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<1>1:#LUT:O6=((~A1*((~A2*(A4*A3))+(A2*((A4*A3)+A5))))+(A1*((~A2*((A4*A3)+A6))+(A2*((~A4*(A5+A6))+(A4*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_1:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<2>1:#LUT:O6=((~A1*((~A2*(A4*A3))+(A2*((A4*A3)+A5))))+(A1*((~A2*((A4*A3)+A6))+(A2*((~A4*(A5+A6))+(A4*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<3>1:#LUT:O6=((~A1*((~A2*(A4*A3))+(A2*((A4*A3)+A5))))+(A1*((~A2*((A4*A3)+A6))+(A2*((~A4*(A5+A6))+(A4*(A3+(A5+A6))))))))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_3:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" "SLICEL",placed CLBLL_X25Y7 SLICE_X43Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<8>1:#LUT:O6=((~A1*((~A2*(A4*A3))+(A2*((A4*A3)+A5))))+(A1*((~A2*((A4*A3)+A6))+(A2*((~A4*(A5+A6))+(A4*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_8:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/state_FFd2-In21:#LUT:O6=(A3*(~A4*(~A5*A6)))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_9:#FF BFFINIT::INIT0
       BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<32>11:#LUT:O6=(~A5*A6)
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/rd_data1_en" "SLICEL",placed CLBLL_X25Y8 SLICE_X43Y8  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/write_en_mux00001:#LUT:O6=(~A3*((A5*A4)+A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/write_en:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/rd_data1_en_mux00001:#LUT:O6=((~A2*(A4*A6))+(A2*((~A3*((A4*A6)+A5))+(A3*(A4*A6)))))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_RX/rd_data1_en:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_be_o<3>" "SLICEL",placed CLBLL_X25Y9 SLICE_X43Y9  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_RX/req_be_o_mux0000<2>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       CCY0::#OFF CEUSED::0 CFF:app/PIO/PIO_EP/EP_RX/req_be_o_2:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_RX/req_be_o_mux0000<3>1:#LUT:O6=((~A1*((~A4*(A2*(A3*(A5*A6))))+(A4*(~A2+(~A3+(~A5+A6))))))+(A1*A4))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_RX/req_be_o_3:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/rd_data2_en" "SLICEL",placed CLBLL_X25Y10 SLICE_X43Y10  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_RX/rd_data2_en_mux00001:#LUT:O6=((~A2*(A4*A6))+(A2*((~A3*((A4*A6)+A5))+(A3*(A4*A6)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/rd_data2_en:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/rd_data3_en" "SLICEL",placed CLBLL_X25Y11 SLICE_X43Y11  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_RX/rd_data3_en_mux00001:#LUT:O6=((~A2*(A4*A6))+(A2*((~A3*(A4*A6))+(A3*((A4*A6)+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/rd_data3_en:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/N2401" "SLICEL",placed CLBLL_X25Y14 SLICE_X43Y14  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<32>_SW2:#LUT:O6=((~A3*(~A4*(A5*~A6)))+(A3*~A4))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "trn_td_c<5>" "SLICEL",placed CLBLL_X25Y17 SLICE_X43Y17  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<4>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_4:#FF AFFINIT::INIT0 AFFMUX::O6
       AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<4>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<5>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_5:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<5>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/fe_l0_set_user_master_data_parity" "SLICEL",placed CLBLL_X25Y24 SLICE_X43Y24  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_masterdataparityerror_or000011_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_masterdataparityerror:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>" "SLICEL",placed CLBLL_X25Y25 SLICE_X43Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<8>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_8:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<8>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<8>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>" "SLICEL",placed CLBLL_X25Y26 SLICE_X43Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<30>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_30:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<31>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_31:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<28>1:#LUT:O6=(~A5+A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_28:#FF
       CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<29>1:#LUT:O6=(~A5+A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_29:#FF
       DFFINIT::INIT1 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>" "SLICEL",placed CLBLL_X25Y29 SLICE_X43Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<6>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<7>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_7:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>" "SLICEL",placed CLBLL_X25Y30 SLICE_X43Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<4>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<5>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>" "SLICEL",placed CLBLL_X25Y33 SLICE_X43Y33  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<2>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<3>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>" "SLICEL",placed CLBLL_X25Y35 SLICE_X43Y35  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<54>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_54:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<54>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<54>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>" "SLICEL",placed CLBLL_X25Y37 SLICE_X43Y37  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<0>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_0:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<0>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<0>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>" "SLICEL",placed CLBLL_X25Y38 SLICE_X43Y38  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<1>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_1:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<1>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<1>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>" "SLICEL",placed CLBLL_X25Y55 SLICE_X43Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<9>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_22:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>25:#LUT:O6=(A4*(~A5*~A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>" "SLICEL",placed CLBLL_X25Y56 SLICE_X43Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<6>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_25:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<5>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_26:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>" "SLICEL",placed CLBLL_X25Y58 SLICE_X43Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<11>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_20:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<10>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_21:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" "SLICEL",placed CLBLL_X25Y59 SLICE_X43Y59  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<11>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>" "SLICEL",placed CLBLM_X27Y1 SLICE_X44Y1  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<47>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_47:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<47>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<47>:
       "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" "SLICEL",placed CLBLM_X27Y4 SLICE_X44Y4  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0001<6>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_22:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0001<7>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_23:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" "SLICEL",placed CLBLM_X27Y5 SLICE_X44Y5  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0001<2>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_18:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0001<3>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_19:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" "SLICEL",placed CLBLM_X27Y7 SLICE_X44Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0002<6>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_14:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0002<7>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_15:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" "SLICEL",placed CLBLM_X27Y8 SLICE_X44Y8  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0000<2>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_26:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0000<3>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_27:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" "SLICEL",placed CLBLM_X27Y9 SLICE_X44Y9  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<14>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_14:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<15>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       CCY0::#OFF CEUSED::0 CFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_15:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" "SLICEL",placed CLBLM_X27Y10 SLICE_X44Y10  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<22>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_22:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<23>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_23:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" "SLICEL",placed CLBLM_X27Y11 SLICE_X44Y11  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<16>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_16:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<17>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_17:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<28>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       CCY0::#OFF CEUSED::0 CFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_28:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<29>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_29:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" "SLICEL",placed CLBLM_X27Y12 SLICE_X44Y12  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<12>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_12:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<13>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_13:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<24>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       CCY0::#OFF CEUSED::0 CFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_24:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<25>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_25:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" "SLICEM",placed CLBLM_X27Y17 SLICE_X44Y17  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_42:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_42:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<2>93:#LUT:O6=(A5*A6)
       B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C5RAMMODE::#OFF
       C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<0>125:#LUT:O6=((~A3*(~A4+(~A5*~A6)))+(A3*(((~A4*~A6)+A4)@A5)))
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D5RAMMODE::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>127:#LUT:O6=((~A3*((A4@A5)*A6))+(A3*((~A4*(A5+A6))+(A4*~A5))))
       D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "trn_td_c<1>" "SLICEL",placed CLBLM_X27Y18 SLICE_X44Y18  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>144:#LUT:O6=((~A1*(A4*A5))+(A1*((~A2*(A3+(A4*A5)))+(A2*(A3+((A4*A5)+A6))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_1:#FF AFFINIT::INIT0 AFFMUX::O6
       AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<2>" "SLICEL",placed CLBLM_X27Y19 SLICE_X44Y19  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<7>51:#LUT:O6=(~A5*A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<2>100:#LUT:O6=((~A1*(A4*A5))+(A1*((~A2*(A3+(A4*A5)))+(A2*(A3+((A4*A5)+A6))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_2:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<2>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "trn_td_c<21>" "SLICEL",placed CLBLM_X27Y20 SLICE_X44Y20  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<20>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_20:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<20>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<21>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_21:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<21>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "trn_td_c<62>" "SLICEL",placed CLBLM_X27Y23 SLICE_X44Y23  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<61>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_61:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<62>1:#LUT:O6=((~A2*A6)+(A2*((~A4*(~A3*A5))+(A4*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_62:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<19>" "SLICEL",placed CLBLM_X27Y24 SLICE_X44Y24  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<18>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_18:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<19>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_19:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" "SLICEM",placed CLBLM_X27Y28 SLICE_X44Y28  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_8:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_8:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_9:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_9:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_tx_dst_rdy_n" "SLICEL",placed CLBLM_X27Y29 SLICE_X44Y29  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_tx_dst_rdy_n:#FF
       DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" "SLICEM",placed CLBLM_X27Y30 SLICE_X44Y30  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_55:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_55:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" "SLICEM",placed CLBLM_X27Y38 SLICE_X44Y38  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_29:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_29:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" "SLICEM",placed CLBLM_X27Y40 SLICE_X44Y40  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_22:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_22:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_23:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_23:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd1" "SLICEL",placed CLBLM_X27Y41 SLICE_X44Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd1-In1:#LUT:O6=((~A5*A6)+(A5*A4))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd1:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" "SLICEM",placed CLBLM_X27Y43 SLICE_X44Y43  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_18:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_18:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_19:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_19:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_12:#RAM:O6=0x0000000000000000
       D6RAMMODE::SRL16 DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_12:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" "SLICEM",placed CLBLM_X27Y44 SLICE_X44Y44  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_16:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_16:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_17:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_17:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/app_reset_n" "SLICEL",placed CLBLM_X27Y51 SLICE_X44Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/app_reset_n:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>" "SLICEL",placed CLBLM_X27Y55 SLICE_X44Y55  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<4>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_27:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<3>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_28:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<2>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_29:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<1>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_30:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>" "SLICEL",placed CLBLM_X27Y56 SLICE_X44Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_56_mux00001:#LUT:O6=((~A2*A5)+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_56:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_56_mux00002:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_56_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<31>" "SLICEL",placed CLBLM_X27Y58 SLICE_X44Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<0>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_31:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" "SLICEL",placed CLBLM_X27Y59 SLICE_X44Y59  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_mux0000<9>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>" "SLICEL",placed CLBLM_X27Y1 SLICE_X45Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<46>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_46:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<47>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_47:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<37>" "SLICEL",placed CLBLM_X27Y2 SLICE_X45Y2  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<34>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_34:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<35>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_35:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<36>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_36:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<37>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_TX/trn_td_37:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" "SLICEL",placed CLBLM_X27Y4 SLICE_X45Y4  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0001<4>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_20:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0001<5>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_21:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" "SLICEL",placed CLBLM_X27Y5 SLICE_X45Y5  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0001<0>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_16:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0001<1>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_17:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" "SLICEL",placed CLBLM_X27Y6 SLICE_X45Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0000<4>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_28:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0000<5>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_29:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" "SLICEL",placed CLBLM_X27Y7 SLICE_X45Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0003<4>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_4:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0003<5>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_5:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" "SLICEL",placed CLBLM_X27Y8 SLICE_X45Y8  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0002<0>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_8:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0002<1>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_9:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0002<4>1:#LUT:O6=((~A4*A5)+(A4*A6))
       CCY0::#OFF CEUSED::0 CFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_12:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0002<5>1:#LUT:O6=((~A4*A5)+(A4*A6))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_13:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" "SLICEL",placed CLBLM_X27Y9 SLICE_X45Y9  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<20>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_20:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<21>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_21:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" "SLICEL",placed CLBLM_X27Y10 SLICE_X45Y10  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<18>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_18:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<19>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_19:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" "SLICEL",placed CLBLM_X27Y11 SLICE_X45Y11  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<8>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_8:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<9>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_9:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" "SLICEL",placed CLBLM_X27Y12 SLICE_X45Y12  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<4>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_4:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<5>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_5:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" "SLICEL",placed CLBLM_X27Y13 SLICE_X45Y13  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<26>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_26:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<27>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_27:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<8>" "SLICEL",placed CLBLM_X27Y14 SLICE_X45Y14  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<8>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_8:#FF AFFINIT::INIT0 AFFMUX::O6
       AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<8>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<9>" "SLICEL",placed CLBLM_X27Y15 SLICE_X45Y15  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<9>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_9:#FF AFFINIT::INIT0 AFFMUX::O6
       AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<9>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<13>" "SLICEL",placed CLBLM_X27Y16 SLICE_X45Y16  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<10>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_10:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<10>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<13>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_13:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<13>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "trn_td_c<15>" "SLICEL",placed CLBLM_X27Y17 SLICE_X45Y17  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<14>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_14:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<14>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<15>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_15:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<15>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "trn_td_c<0>" "SLICEL",placed CLBLM_X27Y18 SLICE_X45Y18  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<0>142:#LUT:O6=((~A1*(A4*A5))+(A1*((~A2*(A3+(A4*A5)))+(A2*(A3+((A4*A5)+A6))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_0:#FF BFFINIT::INIT0 BFFMUX::O6
       BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<0>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<2>_map2" "SLICEL",placed CLBLM_X27Y19 SLICE_X45Y19  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<2>5:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "trn_td_c<31>" "SLICEL",placed CLBLM_X27Y20 SLICE_X45Y20  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<30>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_30:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<30>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<31>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_31:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<31>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "trn_td_c<60>" "SLICEL",placed CLBLM_X27Y23 SLICE_X45Y23  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<59>1:#LUT:O6=((~A2*A6)+(A2*((~A4*(~A3*A5))+(A4*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_59:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<60>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_60:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<23>" "SLICEL",placed CLBLM_X27Y24 SLICE_X45Y24  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<22>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_22:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<23>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_23:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>" "SLICEL",placed CLBLM_X27Y25 SLICE_X45Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rd1:#LUT:O6=(A4*(~A5*~A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<9>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_9:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<9>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<9>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or0001" "SLICEL",placed CLBLM_X27Y27 SLICE_X45Y27  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or00011:#LUT:O6=((~A1*((~A2*((~A3*(A4*A5))+(A3*(~A4+A5))))+(A2*((~A3*(A4*A5))+(A3*((~A4*A6)+A5))))))+(A1*((~A3*(A4*A5))+(A3*((~A4*A6)+A5)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "trn_tdst_rdy_n_c" "SLICEL",placed CLBLM_X27Y29 SLICE_X45Y29  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n:#FF
       AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>" "SLICEL",placed CLBLM_X27Y35 SLICE_X45Y35  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<55>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_55:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<55>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<55>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>" "SLICEL",placed CLBLM_X27Y39 SLICE_X45Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_62_mux00001:#LUT:O6=((~A2*A5)+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_62:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_62_mux00002:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_62_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>" "SLICEL",placed CLBLM_X27Y44 SLICE_X45Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_61_mux00001:#LUT:O6=((~A2*A5)+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_61:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_61_mux00002:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_61_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<0>" "SLICEL",placed CLBLM_X27Y47 SLICE_X45Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Out61:#LUT:O6=(A4*(A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:cfg_function_number_c<0>_149.SLICEL_D6LUT:#LUT:O6=0 DCY0::#OFF
       DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_0:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>" "SLICEL",placed CLBLM_X27Y55 SLICE_X45Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>" "SLICEL",placed CLBLM_X27Y56 SLICE_X45Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_58_mux00001:#LUT:O6=((~A2*A5)+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_58:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_58_mux00002:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_58_mux0000_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<63>" "SLICEL",placed CLBLM_X27Y57 SLICE_X45Y57  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_63_mux00001:#LUT:O6=((~A1*((~A2*(A3*((~A5*A4)+(A5*A6))))+(A2*(A3*(~A5*A4)))))+(A1*((~A2*((~A3*A5)+(A3*((~A5*A4)+(A5*A6)))))+(A2*(A3*(A5+A4))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_63:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>" "SLICEL",placed CLBLM_X27Y58 SLICE_X45Y58  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<8>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_23:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<7>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_24:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>" "SLICEL",placed CLBLM_X27Y59 SLICE_X45Y59  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<17>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_14:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<16>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_15:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/trn_lnk_up_n_reg" "SLICEL",placed CLBLM_X27Y60 SLICE_X45Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/trn_lnk_up_n_reg:#FF
       AFFINIT::INIT1 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>" "SLICEL",placed CLBLL_X28Y0 SLICE_X46Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<40>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_40:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<41>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_41:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<49>" "SLICEL",placed CLBLL_X28Y3 SLICE_X46Y3  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<48>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_48:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<49>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_49:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" "SLICEL",placed CLBLL_X28Y10 SLICE_X46Y10  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0003<2>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_2:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0003<3>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_3:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" "SLICEL",placed CLBLL_X28Y11 SLICE_X46Y11  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<0>5:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_0:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<1>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_1:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" "SLICEL",placed CLBLL_X28Y12 SLICE_X46Y12  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<6>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_6:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<7>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_7:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<12>" "SLICEL",placed CLBLL_X28Y16 SLICE_X46Y16  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<12>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_12:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<12>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "trn_td_c<29>" "SLICEL",placed CLBLL_X28Y18 SLICE_X46Y18  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<29>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_29:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<29>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<25>" "SLICEL",placed CLBLL_X28Y19 SLICE_X46Y19  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<25>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_25:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<25>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "trn_tsrc_rdy_n_c" "SLICEL",placed CLBLL_X28Y22 SLICE_X46Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_tsrc_rdy_n_mux00001:#LUT:O6=((~A3*~A6)+(A3*(A4*A5)))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_TX/trn_tsrc_rdy_n:#FF DFFINIT::INIT1
       DFFMUX::O6 DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n" "SLICEL",placed CLBLL_X28Y26 SLICE_X46Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_mux00001:#LUT:O6=(~A1*(~A2*((~A3*(A4+(A5+A6)))+(A3*(A5+A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld" "SLICEL",placed CLBLL_X28Y27 SLICE_X46Y27  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld_mux00001:#LUT:O6=((~A1*(A4*(A5*~A6)))+(A1*(A2+A3)))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_or000011:#LUT:O6=(~A5*~A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>" "SLICEL",placed CLBLL_X28Y29 SLICE_X46Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<8>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_8:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<9>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_9:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_tx_dst_rdy_n_or00001:#LUT:O6=((~A1*(((~A2*(A5*~A6))+(A2*~A6))+(A3+~A4)))+(A1*~A4))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>" "SLICEL",placed CLBLL_X28Y31 SLICE_X46Y31  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<56>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_56:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<57>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_57:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>" "SLICEL",placed CLBLL_X28Y34 SLICE_X46Y34  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<58>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_58:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<59>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_59:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<7>" "SLICEL",placed CLBLL_X28Y43 SLICE_X46Y43  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<7>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_7:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" "SLICEL",placed CLBLL_X28Y44 SLICE_X46Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>" "SLICEL",placed CLBLL_X28Y45 SLICE_X46Y45  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" "SLICEL",placed CLBLL_X28Y47 SLICE_X46Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<5>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>" "SLICEL",placed CLBLL_X28Y49 SLICE_X46Y49  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_48_mux00001:#LUT:O6=((~A1*((~A2*(A3*((~A5*A4)+(A5*A6))))+(A2*(A3*(~A5*A4)))))+(A1*((~A2*((~A3*A5)+(A3*((~A5*A4)+(A5*A6)))))+(A2*(A3*(A5+A4))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_48:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_49_mux00001:#LUT:O6=((~A1*((~A2*(A3*((~A5*A4)+(A5*A6))))+(A2*(A3*(~A5*A4)))))+(A1*((~A2*((~A3*A5)+(A3*((~A5*A4)+(A5*A6)))))+(A2*(A3*(A5+A4))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_49:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<1>" "SLICEL",placed CLBLL_X28Y50 SLICE_X46Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/Mcount_reg_ltssm_reset_xor<0>11_INV_0:#LUT:O6=~A4
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset_0:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/Mcount_reg_ltssm_reset_xor<1>11:#LUT:O6=(A4@A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset_1:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>" "SLICEL",placed CLBLL_X28Y55 SLICE_X46Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>" "SLICEL",placed CLBLL_X28Y56 SLICE_X46Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<13>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_18:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<12>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_19:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>" "SLICEL",placed CLBLL_X28Y0 SLICE_X47Y0  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<40>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_40:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<40>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<40>:
       "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" "SLICEL",placed CLBLL_X28Y5 SLICE_X47Y5  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0000<0>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_24:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0000<1>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_25:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" "SLICEL",placed CLBLL_X28Y6 SLICE_X47Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0000<6>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_30:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0000<7>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_31:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" "SLICEL",placed CLBLL_X28Y8 SLICE_X47Y8  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/_and00031:#LUT:O6=(A4*(A5*A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0003<6>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_6:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0003<7>1:#LUT:O6=((~A4*A5)+(A4*A6))
       CCY0::#OFF CEUSED::0 CFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_7:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" "SLICEL",placed CLBLL_X28Y10 SLICE_X47Y10  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0003<0>1:#LUT:O6=((~A4*A5)+(A4*A6))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_0:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/post_wr_data_mux0003<1>1:#LUT:O6=((~A4*A5)+(A4*A6))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/post_wr_data_1:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_RX/req_compl_o" "SLICEL",placed CLBLL_X28Y11 SLICE_X47Y11  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:app/PIO/PIO_EP/EP_RX/req_compl_o:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" "SLICEL",placed CLBLL_X28Y12 SLICE_X47Y12  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<2>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_2:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<3>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_3:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/_cmp_eq0003" "SLICEL",placed CLBLL_X28Y14 SLICE_X47Y14  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<0>11:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "trn_td_c<11>" "SLICEL",placed CLBLL_X28Y16 SLICE_X47Y16  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<11>82:#LUT:O6=((~A2*(A3*(A5*A6)))+(A2*(A4*A5)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_11:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<11>45:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<18>" "SLICEL",placed CLBLL_X28Y17 SLICE_X47Y17  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<17>64:#LUT:O6=((~A4*(A3*A6))+(A4*((A3*A6)+A5)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_17:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<17>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<18>64:#LUT:O6=((~A4*(A3*A6))+(A4*((A3*A6)+A5)))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_18:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<18>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "trn_td_c<26>" "SLICEL",placed CLBLL_X28Y18 SLICE_X47Y18  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<16>64:#LUT:O6=((~A4*(A3*A6))+(A4*((A3*A6)+A5)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_16:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<16>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<26>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_26:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<26>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "trn_td_c<19>" "SLICEL",placed CLBLL_X28Y19 SLICE_X47Y19  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<19>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_19:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<19>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "trn_td_c<28>" "SLICEL",placed CLBLL_X28Y20 SLICE_X47Y20  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<27>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_27:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<27>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<28>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       CCY0::#OFF CEUSED::#OFF CFF:app/PIO/PIO_EP/EP_TX/trn_td_28:#FF CFFINIT::INIT0
       CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<28>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "trn_td_c<63>" "SLICEL",placed CLBLL_X28Y24 SLICE_X47Y24  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<63>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       DCY0::#OFF DFF:app/PIO/PIO_EP/EP_TX/trn_td_63:#FF DFFINIT::INIT0
       DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "trn_tsof_n_c" "SLICEL",placed CLBLL_X28Y25 SLICE_X47Y25  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_tsof_n_mux00001:#LUT:O6=((~A3*~A5)+(A3*(~A6+A4)))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_tsof_n:#FF AFFINIT::INIT1
       AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_not0001" "SLICEL",placed CLBLL_X28Y26 SLICE_X47Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_not00011:#LUT:O6=((~A1*((~A2*(A3+(~A4+(A5+~A6))))+(A2*(A5+~A6))))+(A1*(A5+~A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>" "SLICEL",placed CLBLL_X28Y27 SLICE_X47Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<20>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_20:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<21>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_21:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld_not00011:#LUT:O6=(((~A1*(~A2*A3))+(A1*(~A2*(~A5*~A6))))+A4)
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_not0001" "SLICEL",placed CLBLL_X28Y28 SLICE_X47Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_not00011:#LUT:O6=(A1*(A2*(~A3*((~A4*~A5)+A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt" "SLICEL",placed CLBLL_X28Y29 SLICE_X47Y29  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or00001:#LUT:O6=(A1+((~A2*((~A3*(~A4+(~A5+A6)))+(A3*~A4)))+(A2*((~A3*A6)+~A4))))
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_done1:#LUT:O6=((~A3*(~A5*~A6))+(A3*(~A4*(~A5*~A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>" "SLICEL",placed CLBLL_X28Y31 SLICE_X47Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<56>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_56:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<56>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<56>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>" "SLICEL",placed CLBLL_X28Y34 SLICE_X47Y34  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<59>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_59:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<59>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<59>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/reg_req_pkt_tx" "SLICEL",placed CLBLL_X28Y35 SLICE_X47Y35  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/reg_req_pkt_tx:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>" "SLICEL",placed CLBLL_X28Y44 SLICE_X47Y44  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_30_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_30:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_31_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_31:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" "SLICEL",placed CLBLL_X28Y45 SLICE_X47Y45  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<4>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>" "SLICEL",placed CLBLL_X28Y47 SLICE_X47Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" "SLICEL",placed CLBLL_X28Y48 SLICE_X47Y48  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_mux0000<6>1:#LUT:O6=((~A1*(~A2*(~A3*(A4*~A5))))+(A1*((~A2*((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*(~A5*A6))))+(A2*(~A3*A4)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" "SLICEL",placed CLBLL_X28Y50 SLICE_X47Y50  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/Mcount_reg_ltssm_reset_xor<2>11:#LUT:O6=((A5*A6)@A4)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/Mcount_reg_ltssm_reset_xor<3>11:#LUT:O6=((~A3*A4)+(A3*((~A4*(A5*A6))+(A4*(~A5+~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>" "SLICEL",placed CLBLL_X28Y51 SLICE_X47Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_14_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_14:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_15_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_15:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>" "SLICEL",placed CLBLL_X28Y55 SLICE_X47Y55  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<15>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_16:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_mux0000<14>1:#LUT:O6=((~A4*((A2*A3)+(A5*A6)))+(A4*(~A1+((A2*A3)+(A5*A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15_17:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>" "SLICEL",placed CLBLL_X28Y56 SLICE_X47Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_50_mux00001:#LUT:O6=((~A1*((~A2*(A3*((~A5*A4)+(A5*A6))))+(A2*(A3*(~A5*A4)))))+(A1*((~A2*((~A3*A5)+(A3*((~A5*A4)+(A5*A6)))))+(A2*(A3*(A5+A4))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_50:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_51_mux00001:#LUT:O6=((~A1*((~A2*(A3*((~A5*A4)+(A5*A6))))+(A2*(A3*(~A5*A4)))))+(A1*((~A2*((~A3*A5)+(A3*((~A5*A4)+(A5*A6)))))+(A2*(A3*(A5+A4))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_51:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>" "SLICEL",placed CLBLM_X29Y1 SLICE_X48Y1  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<37>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_37:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<37>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<37>:
       "
  ;
inst "trn_td_c<51>" "SLICEL",placed CLBLM_X29Y6 SLICE_X48Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<50>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_50:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<51>1:#LUT:O6=(A3*((~A4*(~A5*A6))+(A4*(A5+A6))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_51:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" "SLICEM",placed CLBLM_X29Y10 SLICE_X48Y10  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_43:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_43:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<32>31:#LUT:O6=(A5*A6)
       B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C5RAMMODE::#OFF
       C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF
       D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "trn_td_c<39>" "SLICEL",placed CLBLM_X29Y11 SLICE_X48Y11  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<38>1:#LUT:O6=((~A4*((~A1*(A2*A3))+(A1*((A2*A3)+A6))))+(A4*((~A1*((A2*A3)+A5))+(A1*((~A2*(A5+A6))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_38:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<39>1:#LUT:O6=((~A2*(A5*A6))+(A2*(A4*A3)))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_39:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>" "SLICEL",placed CLBLM_X29Y17 SLICE_X48Y17  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_36_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_36:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_37_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_37:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "app/PIO/PIO_EP/EP_TX/state<0>" "SLICEL",placed CLBLM_X29Y18 SLICE_X48Y18  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/state_0_mux00001:#LUT:O6=((~A4*A6)+(A4*A5))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/state_0:#FF AFFINIT::INIT0 AFFMUX::O6
       AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" "SLICEM",placed CLBLM_X29Y22 SLICE_X48Y22  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_26:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_26:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_27:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_27:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "trn_tsrc_dsc_n_c" "SLICEL",placed CLBLM_X29Y25 SLICE_X48Y25  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_tsrc_dsc_n_mux00001:#LUT:O6=((~A5*~A6)+A4)
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_tsrc_dsc_n:#FF AFFINIT::INIT1
       AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n" "SLICEL",placed CLBLM_X29Y26 SLICE_X48Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n_mux0000_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n_mux0000_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n_mux0000:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>" "SLICEL",placed CLBLM_X29Y27 SLICE_X48Y27  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<62>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_62:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<62>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<62>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" "SLICEM",placed CLBLM_X29Y28 SLICE_X48Y28  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_6:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>" "SLICEL",placed CLBLM_X29Y29 SLICE_X48Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<8>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_8:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<9>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_9:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>" "SLICEL",placed CLBLM_X29Y30 SLICE_X48Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_start1:#LUT:O6=(~A4*(~A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<61>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_61:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<61>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<61>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>" "SLICEL",placed CLBLM_X29Y31 SLICE_X48Y31  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<60>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_60:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<61>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_61:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" "SLICEM",placed CLBLM_X29Y33 SLICE_X48Y33  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_2:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_3:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr_or00001:#LUT:O6=(A5+A6)
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" "SLICEM",placed CLBLM_X29Y34 SLICE_X48Y34  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_28:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_28:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" "SLICEL",placed CLBLM_X29Y35 SLICE_X48Y35  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2-In1:#LUT:O6=((A3*(A4*~A5))+A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2-In2:#LUT:O6=(A3*(~A4*(~A5*~A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2-In_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n" "SLICEL",placed CLBLM_X29Y36 SLICE_X48Y36  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n_mux00001:#LUT:O6=((~A2*(~A3+(~A4*(A5*A6))))+(A2*(A3+~A4)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>" "SLICEL",placed CLBLM_X29Y38 SLICE_X48Y38  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<13>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_13:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<13>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<13>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>" "SLICEL",placed CLBLM_X29Y39 SLICE_X48Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<12>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_12:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<12>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<12>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>" "SLICEL",placed CLBLM_X29Y40 SLICE_X48Y40  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_26_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_26:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_27_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_27:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<7>" "SLICEL",placed CLBLM_X29Y43 SLICE_X48Y43  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_7:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" "SLICEM",placed CLBLM_X29Y44 SLICE_X48Y44  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_14:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_14:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_15:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_15:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" "SLICEM",placed CLBLM_X29Y45 SLICE_X48Y45  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_10:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_10:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_11:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_11:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" "SLICEM",placed CLBLM_X29Y46 SLICE_X48Y46  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_13:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_13:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" "SLICEM",placed CLBLM_X29Y47 SLICE_X48Y47  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_0:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_1:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" "SLICEL",placed CLBLM_X29Y48 SLICE_X48Y48  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_3:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_4:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_5:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05_6:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_data_en_d" "SLICEL",placed CLBLM_X29Y76 SLICE_X48Y76  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_data_en1:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_data_en_d:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>" "SLICEL",placed CLBLM_X29Y0 SLICE_X49Y0  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<41>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_41:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<41>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<41>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>" "SLICEL",placed CLBLM_X29Y1 SLICE_X49Y1  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<46>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_46:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<46>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<46>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>" "SLICEL",placed CLBLM_X29Y3 SLICE_X49Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<48>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_48:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<48>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<48>:
       "
  ;
inst "app/PIO/PIO_EP/EP_RX/wr_addr_o_9_1" "SLICEL",placed CLBLM_X29Y6 SLICE_X49Y6  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/wr_mem_state_Out11:#LUT:O6=(~A5*A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:app/PIO/PIO_EP/EP_RX/wr_addr_o_9_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_MEM/_and0001" "SLICEL",placed CLBLM_X29Y7 SLICE_X49Y7  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_MEM/_and00011:#LUT:O6=(A4*(A5*~A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" "SLICEL",placed CLBLM_X29Y11 SLICE_X49Y11  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<30>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_30:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<31>1:#LUT:O6=((~A1*((~A3*A4)+(A3*A6)))+(A1*((~A2*(~A3*A5))+(A2*(A3+A5)))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_MEM/pre_wr_data_31:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<16>_map15" "SLICEL",placed CLBLM_X29Y17 SLICE_X49Y17  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<23>45:#LUT:O6=(~A4*(A5*A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>_map2" "SLICEL",placed CLBLM_X29Y18 SLICE_X49Y18  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<0>5:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>5:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "trn_td_c<23>" "SLICEL",placed CLBLM_X29Y19 SLICE_X49Y19  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<23>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_23:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<23>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<24>" "SLICEL",placed CLBLM_X29Y20 SLICE_X49Y20  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<24>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_td_24:#FF AFFINIT::INIT0
       AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<24>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "trn_td_c<22>" "SLICEL",placed CLBLM_X29Y21 SLICE_X49Y21  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<22>64:#LUT:O6=((~A1*((~A4*(A2*A6))+(A4*((A2*A6)+A3))))+(A1*((~A4*((A2*A6)+A5))+(A4*((~A2*(A3+A5))+(A2*(A3+(A5+A6))))))))
       BCY0::#OFF BFF:app/PIO/PIO_EP/EP_TX/trn_td_22:#FF BFFINIT::INIT0
       BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<22>44:#LUT:O6=((~A1*((~A2*A5)+(A2*A4)))+(A1*((~A2*A3)+(A2*A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>" "SLICEL",placed CLBLM_X29Y25 SLICE_X49Y25  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_3_and00001:#LUT:O6=(A4*(A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_28:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_29:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_30:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_31:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n" "SLICEL",placed CLBLM_X29Y26 SLICE_X49Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_dsc_n_mux00001:#LUT:O6=(~A2+(A3+(A4+(A5+A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_dsc_n:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n_mux00001:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n" "SLICEL",placed CLBLM_X29Y27 SLICE_X49Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n_mux00001:#LUT:O6=((~A1*((~A2*(A4+A3))+(A2*((~A4*(~A3*A5))+(A4*(A3+A5))))))+(A1*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/_and00001:#LUT:O6=(~A3*(~A4*(~A5+A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_start1:#LUT:O6=(~A4*(~A5*~A6))
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>" "SLICEL",placed CLBLM_X29Y28 SLICE_X49Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<62>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_62:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<63>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_63:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n" "SLICEL",placed CLBLM_X29Y29 SLICE_X49Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n_mux00001:#LUT:O6=((~A3*A6)+(A3*(A4*A5)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_and00001:#LUT:O6=(A3*(~A4*(~A5*~A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt" "SLICEL",placed CLBLM_X29Y30 SLICE_X49Y30  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_done1:#LUT:O6=(~A4*(~A5*~A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>" "SLICEL",placed CLBLM_X29Y31 SLICE_X49Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<60>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_60:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<60>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<60>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n" "SLICEL",placed CLBLM_X29Y33 SLICE_X49Y33  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsrc_rdy_n_mux00001:#LUT:O6=(~A1*((~A2*(A4+(A5+~A6)))+(A2*~A3)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsrc_rdy_n:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n_mux00001:#LUT:O6=((~A1*(A2+(A3+(~A4+A5))))+(A1*(A5+~A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>" "SLICEL",placed CLBLM_X29Y34 SLICE_X49Y34  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<58>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_58:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<58>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<58>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n<0>" "SLICEL",placed CLBLM_X29Y35 SLICE_X49Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n_mux0000<7>1:#LUT:O6=((~A2*(A3*(~A5*~A6)))+(A2*(A4+A3)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n_0:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>" "SLICEL",placed CLBLM_X29Y36 SLICE_X49Y36  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/Mcount_wait_cntr_xor<1>11:#LUT:O6=(A6@~A4)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr_cst1:#LUT:O6=(A4*(A5*~A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>" "SLICEL",placed CLBLM_X29Y38 SLICE_X49Y38  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<12>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_12:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<13>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_13:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<6>" "SLICEL",placed CLBLM_X29Y39 SLICE_X49Y39  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_mux0000<1>11:#LUT:O6=((~A2*(~A3*(A4*(~A5*~A6))))+(A2*((~A3*A4)+(~A5*~A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" "SLICEL",placed CLBLM_X29Y40 SLICE_X49Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>" "SLICEL",placed CLBLM_X29Y43 SLICE_X49Y43  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_22_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_22:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_23_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_23:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<5>" "SLICEL",placed CLBLM_X29Y44 SLICE_X49Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_mux0000<2>1:#LUT:O6=((~A2*((~A3*(A5+(A4+A6)))+(A3*(A5*(A4*~A6)))))+(A2*((~A3*((A5*A4)+A6))+(A3*((~A5+(A5*A4))*~A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_5:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "cfg_bus_number_c<3>" "SLICEL",placed CLBLM_X29Y45 SLICE_X49Y45  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_5:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_6:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_7:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_8:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>" "SLICEL",placed CLBLM_X29Y46 SLICE_X49Y46  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_18_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_18:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_19_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_19:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "cfg_device_number_c<3>" "SLICEL",placed CLBLM_X29Y47 SLICE_X49Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>" "SLICEL",placed CLBLL_X30Y0 SLICE_X50Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<40>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_40:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<41>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_41:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<40>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_40:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<41>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_41:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>" "SLICEL",placed CLBLL_X30Y1 SLICE_X50Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<34>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_34:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<35>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_35:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<36>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_36:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<37>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_37:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>" "SLICEL",placed CLBLL_X30Y2 SLICE_X50Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<48>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_48:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<49>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_49:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<48>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_48:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<49>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_49:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>" "SLICEL",placed CLBLL_X30Y3 SLICE_X50Y3  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<48>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_48:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<49>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_49:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>" "SLICEL",placed CLBLL_X30Y14 SLICE_X50Y14  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<38>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_38:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<39>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_39:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>" "SLICEL",placed CLBLL_X30Y15 SLICE_X50Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<50>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_50:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<50>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<50>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>" "SLICEL",placed CLBLL_X30Y16 SLICE_X50Y16  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<50>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_50:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<51>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_51:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<24>_map15" "SLICEL",placed CLBLL_X30Y17 SLICE_X50Y17  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:app/PIO/PIO_EP/EP_TX/trn_td_mux0000<31>45:#LUT:O6=(~A4*(A5*A6))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>" "SLICEL",placed CLBLL_X30Y21 SLICE_X50Y21  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<58>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_58:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<59>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_59:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>" "SLICEL",placed CLBLL_X30Y25 SLICE_X50Y25  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<56>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_56:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<57>1:#LUT:O6=((~A1*((~A2*(A4*((~A3+(A3*~A6))*~A5)))+(A2*((~A4*A5)+(A4*(~A3+(A5+~A6)))))))+(A1*((~A2*((~A4*(A3*(~A5*A6)))+(A4*~A5)))+(A2*(A4+((A3*A6)+A5))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_57:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<25>" "SLICEL",placed CLBLL_X30Y26 SLICE_X50Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<24>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_24:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<25>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_25:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "trn_teof_n_c" "SLICEL",placed CLBLL_X30Y28 SLICE_X50Y28  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/trn_teof_n_mux00001:#LUT:O6=((A4*A5)+~A6)
       ACY0::#OFF AFF:app/PIO/PIO_EP/EP_TX/trn_teof_n:#FF AFFINIT::INIT1
       AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>" "SLICEL",placed CLBLL_X30Y30 SLICE_X50Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<54>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_54:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<55>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_55:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<3>" "SLICEL",placed CLBLL_X30Y32 SLICE_X50Y32  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg_2:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg_3:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<23>" "SLICEL",placed CLBLL_X30Y34 SLICE_X50Y34  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_21:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_22:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_23:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<0>" "SLICEL",placed CLBLL_X30Y36 SLICE_X50Y36  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/Mcount_wait_cntr_xor<0>11_INV_0:#LUT:O6=~A4
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr_0:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<2>" "SLICEL",placed CLBLL_X30Y38 SLICE_X50Y38  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg_1:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg_2:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>" "SLICEL",placed CLBLL_X30Y40 SLICE_X50Y40  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_24_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_24:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_25_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_25:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>" "SLICEL",placed CLBLL_X30Y43 SLICE_X50Y43  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_28_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_28:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_29_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_29:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "cfg_bus_number_c<7>" "SLICEL",placed CLBLL_X30Y44 SLICE_X50Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_9:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_10:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_11:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_12:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<1>" "SLICEL",placed CLBLL_X30Y45 SLICE_X50Y45  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>" "SLICEL",placed CLBLL_X30Y47 SLICE_X50Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<0>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<1>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset_and0000" "SLICEL",placed CLBLL_X30Y50 SLICE_X50Y50  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset_and00001:#LUT:O6=(A4*(~A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "trn_reset_n_c" "SLICEL",placed CLBLL_X30Y51 SLICE_X50Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/mgt_reset_n1:#LUT:O6=(A4*(A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "trn_lnk_up_n_c" "SLICEL",placed CLBLL_X30Y60 SLICE_X50Y60  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_TX/rst_n_inv1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0:#LUT:O6=~A6
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "cfg_lstatus_c<7>" "SLICEL",placed CLBLL_X30Y74 SLICE_X50Y74  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_6:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_7:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_en" "SLICEL",placed CLBLL_X30Y76 SLICE_X50Y76  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_en:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<1>" "SLICEL",placed CLBLL_X30Y77 SLICE_X50Y77  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mcount_poll_dwaddr_cntr_xor<0>11_INV_0:#LUT:O6=~A4
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mcount_poll_dwaddr_cntr_xor<1>11:#LUT:O6=(A4@A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>" "SLICEL",placed CLBLL_X30Y78 SLICE_X50Y78  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<4>" "SLICEL",placed CLBLL_X30Y81 SLICE_X50Y81  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2_4:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>" "SLICEL",placed CLBLL_X30Y0 SLICE_X51Y0  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<35>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_35:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<35>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<35>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>" "SLICEL",placed CLBLL_X30Y1 SLICE_X51Y1  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<34>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_34:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<34>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<34>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>" "SLICEL",placed CLBLL_X30Y2 SLICE_X51Y2  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<0>31:#LUT:O6=(~A5*A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<36>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_36:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<36>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<36>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>" "SLICEL",placed CLBLL_X30Y3 SLICE_X51Y3  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<49>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_49:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<49>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<49>:
       "
  ;
inst "app/PIO/PIO_EP/EP_MEM/_and0000" "SLICEL",placed CLBLL_X30Y7 SLICE_X51Y7  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/_and00001:#LUT:O6=(A4*(~A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>" "SLICEL",placed CLBLL_X30Y13 SLICE_X51Y13  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<38>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_38:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<38>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<38>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>" "SLICEL",placed CLBLL_X30Y14 SLICE_X51Y14  ,
  cfg " A5LUT::#OFF A6LUT:app/PIO/PIO_EP/EP_MEM/w_pre_wr_data<0>21:#LUT:O6=(~A5*~A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<39>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_39:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<39>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<39>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>" "SLICEL",placed CLBLL_X30Y16 SLICE_X51Y16  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<51>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_51:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<51>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<51>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>" "SLICEL",placed CLBLL_X30Y18 SLICE_X51Y18  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_34_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_34:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_35_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_35:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_err_wr_ep_n" "SLICEL",placed CLBLL_X30Y20 SLICE_X51Y20  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_err_wr_ep_n_not000111:#LUT:O6=(~A4+(A5+A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_err_wr_ep_n:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>" "SLICEL",placed CLBLL_X30Y21 SLICE_X51Y21  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<58>1:#LUT:O6=((~A1*((~A2*(A4*((~A3+(A3*~A6))*~A5)))+(A2*((~A4*A5)+(A4*(~A3+(A5+~A6)))))))+(A1*((~A2*((~A4*(A3*(~A5*A6)))+(A4*~A5)))+(A2*(A4+((A3*A6)+A5))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_58:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<59>1:#LUT:O6=((~A1*((~A2*(A4*((~A3+(A3*~A6))*~A5)))+(A2*((~A4*A5)+(A4*(~A3+(A5+~A6)))))))+(A1*((~A2*((~A4*(A3*(~A5*A6)))+(A4*~A5)))+(A2*(A4+((A3*A6)+A5))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_59:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>" "SLICEL",placed CLBLL_X30Y25 SLICE_X51Y25  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<56>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_56:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<57>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_57:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<17>" "SLICEL",placed CLBLL_X30Y26 SLICE_X51Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<16>1:#LUT:O6=(~A5+A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_16:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data<17>1:#LUT:O6=(~A5+A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d_17:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>" "SLICEL",placed CLBLL_X30Y27 SLICE_X51Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_38_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_38:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_39_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_39:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>" "SLICEL",placed CLBLL_X30Y28 SLICE_X51Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<63>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_63:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<63>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<63>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>" "SLICEL",placed CLBLL_X30Y30 SLICE_X51Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<54>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_54:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<55>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_55:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>" "SLICEL",placed CLBLL_X30Y31 SLICE_X51Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<57>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_57:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<57>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<57>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/Mcount_wait_cntr_val" "SLICEL",placed CLBLL_X30Y36 SLICE_X51Y36  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/Mcount_wait_cntr_val1:#LUT:O6=(~A4+(A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<1>" "SLICEL",placed CLBLL_X30Y44 SLICE_X51Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg_1:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>" "SLICEL",placed CLBLL_X30Y47 SLICE_X51Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<0>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_0:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<1>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_1:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>" "SLICEL",placed CLBLL_X30Y50 SLICE_X51Y50  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_20_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_20:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_21_mux00001:#LUT:O6=((~A1*((~A2*((~A3*(A5*A6))+(A3*(~A5+A6))))+(A2*A3)))+(A1*((~A2*(~A5*A4))+(A2*((~A5*A4)+(A5*A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_21:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv1:#LUT:O6=(A3+(A4*(~A5*~A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>" "SLICEL",placed CLBLL_X30Y51 SLICE_X51Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_16_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_16:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_17_mux00001:#LUT:O6=((~A2*(A3*A4))+(A2*((A3@~A5)*A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td_17:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/CRMMGMTRSTN1:#LUT:O6=((~A2*(~A3*(A4*(~A5+A6))))+(A2*(~A3*A4)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg" "SLICEL",placed CLBLL_X30Y60 SLICE_X51Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>" "SLICEL",placed CLBLL_X30Y77 SLICE_X51Y77  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mcount_poll_dwaddr_cntr_xor<2>11:#LUT:O6=((A5*A6)@A4)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mcount_poll_dwaddr_cntr_xor<3>11:#LUT:O6=((~A3*A4)+(A3*((~A4*(A5*A6))+(A4*(~A5+~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>" "SLICEL",placed CLBLL_X30Y78 SLICE_X51Y78  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<4>" "SLICEL",placed CLBLL_X30Y81 SLICE_X51Y81  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>" "SLICEL",placed CLBLM_X32Y0 SLICE_X52Y0  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<36>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_36:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<37>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_37:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" "SLICEM",placed CLBLM_X32Y1 SLICE_X52Y1  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_38:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_38:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_39:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_39:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" "SLICEM",placed CLBLM_X32Y2 SLICE_X52Y2  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_37:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_37:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_46:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_46:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_48:#RAM:O6=0x0000000000000000
       C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_48:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_49:#RAM:O6=0x0000000000000000
       D6RAMMODE::SRL16 DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_49:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" "SLICEM",placed CLBLM_X32Y3 SLICE_X52Y3  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_60:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_60:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_61:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_61:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_62:#RAM:O6=0x0000000000000000
       C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_62:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_63:#RAM:O6=0x0000000000000000
       D6RAMMODE::SRL16 DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_63:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>" "SLICEL",placed CLBLM_X32Y17 SLICE_X52Y17  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<62>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_62:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<63>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_63:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>" "SLICEL",placed CLBLM_X32Y18 SLICE_X52Y18  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<60>1:#LUT:O6=((~A1*((~A2*(A4*((~A3+(A3*~A6))*~A5)))+(A2*((~A4*A5)+(A4*(~A3+(A5+~A6)))))))+(A1*((~A2*((~A4*(A3*(~A5*A6)))+(A4*~A5)))+(A2*(A4+((A3*A6)+A5))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_60:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<61>1:#LUT:O6=((~A1*((~A2*(A4*((~A3+(A3*~A6))*~A5)))+(A2*((~A4*A5)+(A4*(~A3+(A5+~A6)))))))+(A1*((~A2*((~A4*(A3*(~A5*A6)))+(A4*~A5)))+(A2*(A4+((A3*A6)+A5))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_61:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<3>" "SLICEL",placed CLBLM_X32Y20 SLICE_X52Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg_3:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_buf" "SLICEL",placed CLBLM_X32Y25 SLICE_X52Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_buf_not00011_INV_0:#LUT:O6=~A6
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_buf:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n" "SLICEL",placed CLBLM_X32Y29 SLICE_X52Y29  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/_and00011:#LUT:O6=(~A3*(~A4*(A5+~A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n_mux0000_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n_mux0000_F:#LUT:O6=((~A1*((~A2*A5)+(A2*(A3*A4))))+(A1*A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n_mux0000:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>" "SLICEL",placed CLBLM_X32Y31 SLICE_X52Y31  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<26>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_26:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<27>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_27:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n" "SLICEL",placed CLBLM_X32Y32 SLICE_X52Y32  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n_mux00001:#LUT:O6=((~A2+(A2*(A4+(A5+A6))))*A3)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>" "SLICEL",placed CLBLM_X32Y33 SLICE_X52Y33  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<52>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_52:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<53>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_53:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>" "SLICEL",placed CLBLM_X32Y34 SLICE_X52Y34  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<24>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_24:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<25>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_25:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<28>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_28:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<29>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_29:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>" "SLICEL",placed CLBLM_X32Y35 SLICE_X52Y35  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<30>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_30:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<30>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<30>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>" "SLICEL",placed CLBLM_X32Y36 SLICE_X52Y36  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<18>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_18:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<19>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_19:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>" "SLICEL",placed CLBLM_X32Y37 SLICE_X52Y37  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<22>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_22:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<23>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_23:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>" "SLICEL",placed CLBLM_X32Y38 SLICE_X52Y38  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<16>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_16:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<17>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_17:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>" "SLICEL",placed CLBLM_X32Y41 SLICE_X52Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<14>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_14:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<14>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<14>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>" "SLICEL",placed CLBLM_X32Y43 SLICE_X52Y43  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<10>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_10:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<10>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<10>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>" "SLICEL",placed CLBLM_X32Y44 SLICE_X52Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<20>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_20:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<21>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_21:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<0>" "SLICEL",placed CLBLM_X32Y49 SLICE_X52Y49  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg_0:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2" "SLICEL",placed CLBLM_X32Y76 SLICE_X52Y76  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg1:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lock_useraccess_and000011:#LUT:O6=(~A5*~A6)
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/mgmt_rden" "SLICEL",placed CLBLM_X32Y77 SLICE_X52Y77  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_not00021:#LUT:O6=(~A4*(~A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_dwrw_rom:#LUT:O6=(~A3+(~A4+(~A5+A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>" "SLICEL",placed CLBLM_X32Y0 SLICE_X53Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<36>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_36:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<37>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_37:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>" "SLICEL",placed CLBLM_X32Y1 SLICE_X53Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<46>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_46:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<47>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_47:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<46>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_46:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<47>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_47:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>" "SLICEL",placed CLBLM_X32Y17 SLICE_X53Y17  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<62>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_62:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<63>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_63:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>" "SLICEL",placed CLBLM_X32Y18 SLICE_X53Y18  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<60>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_60:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<61>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_61:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>" "SLICEL",placed CLBLM_X32Y21 SLICE_X53Y21  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_or00011:#LUT:O6=(~A1*(~A2*((~A3*((A4@A6)*~A5))+(A3*(~A4*(~A5*A6))))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_0:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_or00012:#LUT:O6=((~A1*(((~A2*(~A5+~A6))+(A2*~A6))*(~A3*~A4)))+(A1*(~A2*(~A3*(~A4*~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_or0001_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1" "SLICEL",placed CLBLM_X32Y25 SLICE_X53Y25  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1_mux00001:#LUT:O6=((~A1*((~A4*(~A2*A5))+(A4*((~A2*(~A3+(A5+~A6)))+(A2*((~A3+(A3*~A6))*~A5))))))+(A1*((~A4*((~A2*((A3*A6)+A5))+(A2*(A3*(~A5*A6)))))+(A4*(~A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>" "SLICEL",placed CLBLM_X32Y30 SLICE_X53Y30  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<27>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_27:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<27>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<27>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<2>" "SLICEL",placed CLBLM_X32Y31 SLICE_X53Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg_2:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>" "SLICEL",placed CLBLM_X32Y33 SLICE_X53Y33  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<52>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_52:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<53>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_53:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>" "SLICEL",placed CLBLM_X32Y35 SLICE_X53Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<30>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_30:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<31>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_31:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>" "SLICEL",placed CLBLM_X32Y38 SLICE_X53Y38  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<16>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_16:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<16>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<16>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>" "SLICEL",placed CLBLM_X32Y39 SLICE_X53Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<19>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_19:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<19>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<19>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>" "SLICEL",placed CLBLM_X32Y41 SLICE_X53Y41  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<14>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_14:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<15>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_15:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>" "SLICEL",placed CLBLM_X32Y42 SLICE_X53Y42  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<10>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_10:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_mux0000<11>1:#LUT:O6=((~A1*A2)+(A1*((~A2*(~A3*(~A4*(~A5*A6))))+(A2*(A3+(A4+(A5+A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_11:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>" "SLICEL",placed CLBLM_X32Y44 SLICE_X53Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<21>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_21:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<21>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<21>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<0>" "SLICEL",placed CLBLM_X32Y51 SLICE_X53Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset" "SLICEL",placed CLBLM_X32Y53 SLICE_X53Y53  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_mux00001_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_not0002_inv" "SLICEL",placed CLBLM_X32Y77 SLICE_X53Y77  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_or00001:#LUT:O6=(A4+(A5+~A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wren_or000011:#LUT:O6=(A4+(A5+A6))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:trn_rsrc_dsc_n_c_54.SLICEL_D6LUT:#LUT:O6=1
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wren_or00001_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<4>" "SLICEL",placed CLBLM_X32Y78 SLICE_X53Y78  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/Mcount_poll_dwaddr_cntr_xor<4>11:#LUT:O6=((~A2*A4)+(A2*((~A4*(A3*(A5*A6)))+(A4*(~A3+(~A5+~A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>" "SLICEL",placed CLBLL_X33Y0 SLICE_X54Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<34>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_34:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<35>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_35:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>" "SLICEL",placed CLBLL_X33Y1 SLICE_X54Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<50>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_50:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<51>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_51:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<38>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_38:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<39>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_39:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<3>" "SLICEL",placed CLBLL_X33Y13 SLICE_X54Y13  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg_3:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<1>" "SLICEL",placed CLBLL_X33Y26 SLICE_X54Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n" "SLICEL",placed CLBLL_X33Y28 SLICE_X54Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n_not00011:#LUT:O6=(((~A3*A5)+(A3*((~A5*~A4)+A5)))*~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<8>" "SLICEL",placed CLBLL_X33Y29 SLICE_X54Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset_2_and00001:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_7:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_8:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>" "SLICEL",placed CLBLL_X33Y31 SLICE_X54Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<26>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_26:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<26>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<26>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<54>" "SLICEL",placed CLBLL_X33Y33 SLICE_X54Y33  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_52:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_53:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_54:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>" "SLICEL",placed CLBLL_X33Y34 SLICE_X54Y34  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<24>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_24:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<24>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<24>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>" "SLICEL",placed CLBLL_X33Y39 SLICE_X54Y39  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<12>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_12:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<13>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_13:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>" "SLICEL",placed CLBLL_X33Y42 SLICE_X54Y42  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<11>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_11:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<11>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<11>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<1>" "SLICEL",placed CLBLL_X33Y52 SLICE_X54Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg_0:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg_1:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/mgmt_wren" "SLICEL",placed CLBLL_X33Y70 SLICE_X54Y70  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wren:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" "SLICEL",placed CLBLL_X33Y74 SLICE_X54Y74  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_dwaddr_rom2:#LUT:O6=((~A2*((~A3*(((~A4*~A5)+A4)*~A6))+(A3*((~A4*(~A5*A6))+(A4*~A6)))))+(A2*((~A3*((A4@A5)*~A6))+(A3*(~A4*(~A5+~A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_2:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_dwaddr_rom3:#LUT:O6=((~A2*((~A3*(A5*~A6))+(A3*(~A4*(A5*~A6)))))+(A2*(((~A3*(~A4+(A4*A5)))+(A3*((~A4*A5)+A4)))*~A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" "SLICEL",placed CLBLL_X33Y75 SLICE_X54Y75  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_dwaddr_rom4:#LUT:O6=(~A2*(~A3*(A4*(A5*~A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_4:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_dwaddr_rom5:#LUT:O6=((~A2*((~A3*(~A4*(~A5*A6)))+(A3*(~A4*(A5@A6)))))+(A2*((~A3*((~A4*(~A5*A6))+(A4*(A5*~A6))))+(A3*(~A4*(A5@A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_5:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_dwaddr_rom6:#LUT:O6=((~A3*(~A4*(~A5*~A6)))+(A3*(A4*(A5*~A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_6:#FF
       CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRHIGH CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_not00001:#LUT:O6=(~A5*~A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>" "SLICEL",placed CLBLL_X33Y1 SLICE_X55Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<50>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_50:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<51>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_51:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>" "SLICEL",placed CLBLL_X33Y26 SLICE_X55Y26  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_eof_n1_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_mux0000_SW1:#LUT:O6=((A3@~A4)*(A5@~A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<3>" "SLICEL",placed CLBLL_X33Y28 SLICE_X55Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg_2:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg_3:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit" "SLICEL",placed CLBLL_X33Y32 SLICE_X55Y32  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit_mux0000_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit_mux0000_F:#LUT:O6=((~A3*((~A4*A5)+(A4*A6)))+(A3*(A4*A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit_mux0000:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>" "SLICEL",placed CLBLL_X33Y34 SLICE_X55Y34  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<28>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_28:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<28>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<28>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>" "SLICEL",placed CLBLL_X33Y37 SLICE_X55Y37  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<22>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_22:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<22>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<22>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>" "SLICEL",placed CLBLL_X33Y38 SLICE_X55Y38  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<17>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_17:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<17>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<17>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>" "SLICEL",placed CLBLL_X33Y39 SLICE_X55Y39  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<12>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_12:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<13>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_13:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" "SLICEL",placed CLBLL_X33Y40 SLICE_X55Y40  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_mux0000_SW0:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_52:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_53:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_or00001:#LUT:O6=(((~A2*A5)+(A2*((~A4*A6)+(A4*A5))))+~A3)
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_54:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "cfg_device_number_c<4>" "SLICEL",placed CLBLL_X33Y44 SLICE_X55Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/completer_id_reg_4:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<7>" "SLICEL",placed CLBLL_X33Y53 SLICE_X55Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001" "SLICEL",placed CLBLL_X33Y56 SLICE_X55Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not00011:#LUT:O6=(A1+(A2*(~A3*(A4*(~A5*~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" "SLICEL",placed CLBLL_X33Y74 SLICE_X55Y74  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_dwaddr_rom0:#LUT:O6=((~A2*(((~A3*(~A4+(A4*~A5)))+(A3*((~A4*~A5)+A4)))*~A6))+(A2*((~A3*((~A4*(~A5*A6))+(A4*(A5*~A6))))+(A3*(~A4*(~A5*A6))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_0:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/lut_dwaddr_rom1:#LUT:O6=((~A2*((~A3*((~A4*~A5)+(A4*(A5*~A6))))+(A3*(((~A4*A5)+A4)*~A6))))+(A2*(~A3*((A4@A6)*~A5))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_1:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" "SLICEM",placed CLBLM_X34Y0 SLICE_X56Y0  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_40:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_40:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_41:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_41:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_51:#RAM:O6=0x0000000000000000
       C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_51:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_36:#RAM:O6=0x0000000000000000
       D6RAMMODE::SRL16 DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_36:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" "SLICEM",placed CLBLM_X34Y1 SLICE_X56Y1  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_34:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_34:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_35:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_35:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_47:#RAM:O6=0x0000000000000000
       C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_47:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF
       D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>" "SLICEL",placed CLBLM_X34Y2 SLICE_X56Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<1>38:#LUT:O6=((~A4+(A4*~A5))*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<1>28:#LUT:O6=((~A1*(((~A3*(A4*A5))+(A3*A4))+A6))+(A1*(A2+(((~A3*(A4*A5))+(A3*A4))+A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>" "SLICEL",placed CLBLM_X34Y3 SLICE_X56Y3  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_3_cmp_lt00001:#LUT:O6=(~A4*(~A5+~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_4_cmp_lt00001_INV_0:#LUT:O6=~A6
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_4:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_101_3:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_101_4:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_101_2_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high" "SLICEL",placed CLBLM_X34Y4 SLICE_X56Y4  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high_pre12:#LUT:O6=((~A1*((A3*A4)+(A5*A6)))+(A1*(A2+((A3*A4)+(A5*A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_100_3:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_100_4:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_100_2_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" "SLICEM",placed CLBLM_X34Y5 SLICE_X56Y5  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_50:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_50:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_103_3:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_103_4:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_103_2_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>" "SLICEL",placed CLBLM_X34Y6 SLICE_X56Y6  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_or0000<6>1:#LUT:O6=(A5+~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_6:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_or0000<7>1:#LUT:O6=(A5+~A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_7:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_mux0000<2>1:#LUT:O6=((~A1*((~A2*((~A3+(A3*A4))*A5))+(A2*((A3*~A4)+A5))))+(A1*((~A3*A5)+(A3*((~A4*A6)+(A4*A5))))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo_and00001:#LUT:O6=(~A3*(~A4*(~A5*A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<7>" "SLICEL",placed CLBLM_X34Y7 SLICE_X56Y7  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_7:#LATCH
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>" "SLICEL",placed CLBLM_X34Y8 SLICE_X56Y8  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_or0000<4>1:#LUT:O6=(A5+~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_4:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_or0000<5>1:#LUT:O6=(A5+~A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_5:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_or0000<6>1:#LUT:O6=(A5+~A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_6:#FF
       CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRHIGH CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_or0000<7>1:#LUT:O6=(A5+~A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_7:#FF
       DFFINIT::INIT1 DFFMUX::O6 DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d" "SLICEL",placed CLBLM_X34Y9 SLICE_X56Y9  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d_mux00001:#LUT:O6=(((~A3*A6)+(A3*A5))+~A4)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_95_4:#LUT:O6=((~A1*((~A2*A4)+(A2*A3)))+(A1*((~A2*A6)+(A2*A5))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3" "SLICEM",placed CLBLM_X34Y15 SLICE_X56Y15  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_56:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_56:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/Mshreg_dsc_q3:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_src_dsc_n" "SLICEL",placed CLBLM_X34Y16 SLICE_X56Y16  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_dsc_n1_INV_0:#LUT:O6=~A6
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<20>" "SLICEL",placed CLBLM_X34Y17 SLICE_X56Y17  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_18:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_19:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_20:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_buf" "SLICEL",placed CLBLM_X34Y25 SLICE_X56Y25  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_buf_not00031_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_buf:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3<1>" "SLICEL",placed CLBLM_X34Y26 SLICE_X56Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_buf" "SLICEL",placed CLBLM_X34Y28 SLICE_X56Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_buf_not00011_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_buf:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3" "SLICEM",placed CLBLM_X34Y31 SLICE_X56Y31  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/Mshreg_rem_q3:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>" "SLICEL",placed CLBLM_X34Y36 SLICE_X56Y36  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<18>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_18:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<18>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<18>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>" "SLICEL",placed CLBLM_X34Y41 SLICE_X56Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<15>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_15:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<15>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<15>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>" "SLICEL",placed CLBLM_X34Y47 SLICE_X56Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<14>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_14:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<15>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_15:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>" "SLICEL",placed CLBLM_X34Y48 SLICE_X56Y48  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>" "SLICEL",placed CLBLM_X34Y49 SLICE_X56Y49  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_16:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_17:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_18:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_19:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" "SLICEM",placed CLBLM_X34Y50 SLICE_X56Y50  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_20:#RAM:O6=0x0000000000000000
       A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_20:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/Mshreg_llk_tx_data_21:#RAM:O6=0x0000000000000000
       B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/llk_tx_data_21:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3" "SLICEL",placed CLBLM_X34Y56 SLICE_X56Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<3>" "SLICEL",placed CLBLM_X34Y58 SLICE_X56Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>" "SLICEL",placed CLBLM_X34Y1 SLICE_X57Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_1_cmp_lt00001:#LUT:O6=(~A4*(~A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_2_cmp_lt00001:#LUT:O6=(~A5*~A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_2:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_96_3:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_96_4:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_96_2_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>" "SLICEL",placed CLBLM_X34Y2 SLICE_X57Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<34>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_34:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<35>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_35:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_98_3:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_98_4:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_98_2_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>" "SLICEL",placed CLBLM_X34Y3 SLICE_X57Y3  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<2>:#LUT:O6=((~A1*((~A2*(~A3*(~A4*A6)))+(A2*(~A3*(~A4*(~A5*A6))))))+(A1*((~A2*(~A3*~A4))+(A2*(~A3*(~A4*~A5))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high_pre11:#LUT:O6=((~A2*((A3*A5)+A6))+(A2*((~A3*(A4+A6))+(A3*(A4+(A5+A6))))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_104_3:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_104_4:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_104_2_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>" "SLICEL",placed CLBLM_X34Y4 SLICE_X57Y4  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<0>671:#LUT:O6=((~A2*((~A3*~A4)+(A3*((~A4*(~A5+~A6))+(A4*(A5*~A6))))))+(A2*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<0>671_SW1:#LUT:O6=((~A1*(A5*A6))+(A1*((~A2*(A5*A6))+(A2*(~A3+(~A4+(A5*A6)))))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_97_3:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_97_4:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_97_2_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>" "SLICEL",placed CLBLM_X34Y5 SLICE_X57Y5  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_5_cmp_lt00001:#LUT:O6=(~A4+(~A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_6_cmp_lt00001:#LUT:O6=(~A5+~A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_6:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_mux0000<0>1:#LUT:O6=((~A1*((~A2*((~A3+(A3*A4))*A5))+(A2*((A3*~A4)+A5))))+(A1*((~A3*A5)+(A3*((~A4*A6)+(A4*A5))))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_0:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_mux0000<1>1:#LUT:O6=((~A1*((~A2*((~A3+(A3*A4))*A5))+(A2*((A3*~A4)+A5))))+(A1*((~A3*A5)+(A3*((~A4*A6)+(A4*A5))))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_1:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>" "SLICEL",placed CLBLM_X34Y7 SLICE_X57Y7  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_or0000<6>1:#LUT:O6=(A5+~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_6:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_or0000<7>1:#LUT:O6=(A5+~A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_7:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_or0000<4>1:#LUT:O6=(A5+~A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_4:#FF
       CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRHIGH CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_or0000<5>1:#LUT:O6=(A5+~A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_5:#FF
       DFFINIT::INIT1 DFFMUX::O6 DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>" "SLICEL",placed CLBLM_X34Y8 SLICE_X57Y8  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_or0000<0>1:#LUT:O6=(A5+~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_0:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_or0000<1>1:#LUT:O6=(A5+~A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_1:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_or0000<2>1:#LUT:O6=(A5+~A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_2:#FF
       CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRHIGH CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_or0000<3>1:#LUT:O6=(A5+~A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_3:#FF
       DFFINIT::INIT1 DFFMUX::O6 DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>" "SLICEL",placed CLBLM_X34Y9 SLICE_X57Y9  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_or0000<0>1:#LUT:O6=(A5+~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_0:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_or0000<1>1:#LUT:O6=(A5+~A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_1:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_or0000<2>1:#LUT:O6=(A5+~A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_2:#FF
       CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRHIGH CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_or0000<3>1:#LUT:O6=(A5+~A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d_3:#FF
       DFFINIT::INIT1 DFFMUX::O6 DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<6>" "SLICEL",placed CLBLM_X34Y15 SLICE_X57Y15  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg_6:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<6>" "SLICEL",placed CLBLM_X34Y16 SLICE_X57Y16  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_6:#LATCH
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<1>" "SLICEL",placed CLBLM_X34Y21 SLICE_X57Y21  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00061:#LUT:O6=(A2*(~A3*(~A4*(~A5*A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>" "SLICEL",placed CLBLM_X34Y24 SLICE_X57Y24  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<26>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_26:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<27>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_27:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1" "SLICEL",placed CLBLM_X34Y25 SLICE_X57Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1_mux00001:#LUT:O6=((~A1*((~A4*(~A2*A5))+(A4*((~A2*(A5+~A6))+(A2*(~A5*~A6))))))+(A1*((~A4*((~A2*((A3*A6)+A5))+(A2*(A3*(~A5*A6)))))+(A4*((~A2*(A3+(A5+~A6)))+(A2*(((~A3*~A6)+A3)*~A5)))))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>" "SLICEL",placed CLBLM_X34Y26 SLICE_X57Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_buf" "SLICEL",placed CLBLM_X34Y27 SLICE_X57Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_buf_not00011_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_buf:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1" "SLICEL",placed CLBLM_X34Y28 SLICE_X57Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1_mux00001:#LUT:O6=((~A1*((~A2*((~A4*A5)+(A4*(~A3+(A5+~A6)))))+(A2*(A4*((~A3+(A3*~A6))*~A5)))))+(A1*((~A2*(A4+((A3*A6)+A5)))+(A2*((~A4*(A3*(~A5*A6)))+(A4*~A5))))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_fifo_change" "SLICEL",placed CLBLM_X34Y29 SLICE_X57Y29  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_fifo_change:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>" "SLICEL",placed CLBLM_X34Y33 SLICE_X57Y33  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<25>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_25:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<25>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<25>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>" "SLICEL",placed CLBLM_X34Y34 SLICE_X57Y34  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<29>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_29:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<29>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<29>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>" "SLICEL",placed CLBLM_X34Y35 SLICE_X57Y35  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<31>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_31:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<31>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<31>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>" "SLICEL",placed CLBLM_X34Y37 SLICE_X57Y37  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<23>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_23:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<23>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<23>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>" "SLICEL",placed CLBLM_X34Y44 SLICE_X57Y44  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<10>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_10:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<11>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_11:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>" "SLICEL",placed CLBLM_X34Y50 SLICE_X57Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<20>_G:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_20:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<20>_F:#LUT:O6=((~A2*((~A3*A5)+(A3*A6)))+(A2*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td_mux0000<20>:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_dl_down_last_state" "SLICEL",placed CLBLM_X34Y56 SLICE_X57Y56  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false_ltssm_dl_down_last_state_or00001:#LUT:O6=((~A3*((A4@A5)*A6))+(A3*(((~A4*A6)+A4)*~A5)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_dl_down_last_state:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false_ltssm_linkdown_hot_reset_n_and0000" "SLICEL",placed CLBLM_X34Y57 SLICE_X57Y57  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false_ltssm_linkdown_hot_reset_n_and00001:#LUT:O6=(A3*(~A4*(~A5*~A6)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" "SLICEL",placed CLBLL_X35Y0 SLICE_X58Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0_rstpot:#LUT:O6=((~A3*(A4*(~A5*~A6)))+(A3*(((~A4*A6)+A4)*~A5)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1_rstpot:#LUT:O6=((~A3*(A4*(~A5*~A6)))+(A3*(((~A4*A6)+A4)*~A5)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2_rstpot:#LUT:O6=((~A3*(A4*(~A5*~A6)))+(A3*(((~A4*A6)+A4)*~A5)))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>" "SLICEL",placed CLBLL_X35Y1 SLICE_X58Y1  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<38>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_38:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<39>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_39:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_102_3:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_102_4:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_102_2_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>" "SLICEL",placed CLBLL_X35Y2 SLICE_X58Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_or0000<0>1:#LUT:O6=(A5+~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_0:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_or0000<1>1:#LUT:O6=(A5+~A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_1:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_or0000<2>1:#LUT:O6=(A5+~A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_2:#FF
       CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRHIGH CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_or0000<3>1:#LUT:O6=(A5+~A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_3:#FF
       DFFINIT::INIT1 DFFMUX::O6 DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>" "SLICEL",placed CLBLL_X35Y3 SLICE_X58Y3  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low_pre<0>:#LUT:O6=((~A1*((~A2*((~A3*(~A4+(A5+~A6)))+(A3*(A4*(~A5*~A6)))))+(A2*~A6)))+(A1*((~A2*((~A3*(A5+~A6))+(A3*(~A5*~A6))))+(A2*~A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low_pre<0>_SW1:#LUT:O6=((~A2*(A3+((A4*~A5)+A6)))+(A2*A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low_pre<1>:#LUT:O6=((~A1*((~A2*((~A3*(~A4+(A5+~A6)))+(A3*(A5+~A6))))+(A2*((~A3*(A4*(~A5*~A6)))+(A3*(~A5*~A6))))))+(A1*((~A2*(A5+~A6))+(A2*(~A5*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low_1:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low_pre<1>_SW1:#LUT:O6=(A2+((A3*(~A4*~A5))+A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>" "SLICEL",placed CLBLL_X35Y4 SLICE_X58Y4  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_or0000<4>1:#LUT:O6=(A5+~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_4:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_or0000<5>1:#LUT:O6=(A5+~A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d_5:#FF
       BFFINIT::INIT1 BFFMUX::O6 BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low_pre<2>:#LUT:O6=(~A1*(A2+(A3+(A4+(A5+A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low_2:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low_pre<2>_SW0:#LUT:O6=(A3+(A4+(A5+A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>" "SLICEL",placed CLBLL_X35Y5 SLICE_X58Y5  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo_mux0000<1>11_G:#LUT:O6=(A2*((~A3*A5)+(A3*(A5*(A6*A4)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo_0:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo_mux0000<1>11_F:#LUT:O6=(A2*((~A3*A4)+(A3*(A4*(A5*A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo_mux0000<1>11:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<59>" "SLICEL",placed CLBLL_X35Y6 SLICE_X58Y6  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_56:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_57:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_58:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_59:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<60>" "SLICEL",placed CLBLL_X35Y7 SLICE_X58Y7  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_60:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>" "SLICEL",placed CLBLL_X35Y8 SLICE_X58Y8  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_or00011:#LUT:O6=(~A5+~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_60:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_61:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_62:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_63:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>" "SLICEL",placed CLBLL_X35Y9 SLICE_X58Y9  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_0_mux00001:#LUT:O6=((~A1*(A5*~A6))+(A1*(~A2+((~A3*A4)+(A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_1_mux00001:#LUT:O6=((~A1*(A5*~A6))+(A1*(~A2+((~A3*A4)+(A5*~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb_3_not00001:#LUT:O6=(~A5*~A6)
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_95_3:#LUT:O6=((~A1*((~A2*A6)+(A2*A5)))+(A1*((~A2*A4)+(A2*A3))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" "SLICEL",placed CLBLL_X35Y10 SLICE_X58Y10  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_0_rstpot:#LUT:O6=((~A3*(A4*(~A5*~A6)))+(A3*(((~A4*A6)+A4)*~A5)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00002:#LUT:O6=(((~A1*((~A2*~A5)+(A2*(~A4*(~A5*~A6)))))+(A1*(~A2*~A5)))+~A3)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<7>" "SLICEL",placed CLBLL_X35Y11 SLICE_X58Y11  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg_7:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<7>" "SLICEL",placed CLBLL_X35Y13 SLICE_X58Y13  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg_6:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg_7:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg" "SLICEL",placed CLBLL_X35Y14 SLICE_X58Y14  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_is_same_lock_mux0000113:#LUT:O6=((~A1+(A1*((~A2*A3)+(A2*((~A3*((~A4*A5)+A4))+A3)))))*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_is_same_lock:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_is_same_lock_mux0000107:#LUT:O6=((~A2*((A3@~A5)*(~A4*~A6)))+(A2*((A3@~A5)*(A4*~A6))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg_mux00001:#LUT:O6=(A2+(A3+(~A5+(A4+~A6))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg:#FF
       DFFINIT::INIT1 DFFMUX::O6 DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>" "SLICEL",placed CLBLL_X35Y15 SLICE_X58Y15  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or00012:#LUT:O6=((~A1*((~A2*(A3*~A6))+(A2*(A3*(~A5*~A6)))))+(A1*(((~A2*(A3*~A6))+(A2*(A3*(~A5*~A6))))+~A4)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_48:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_cont_req_n1:#LUT:O6=(~A2+(A3+(A4+(~A5+A6))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_49:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_first_mux0000_SW0:#LUT:O6=(A5+~A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_50:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or000011_SW0:#LUT:O6=(A5+~A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_51:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>" "SLICEL",placed CLBLL_X35Y16 SLICE_X58Y16  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_first_mux0000_SW3:#LUT:O6=((~A2*((~A3*A6)+(A3*((~A4*A5)+(A4*A6)))))+(A2*A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_52:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_first_mux0000_SW2:#LUT:O6=((~A2*((~A3*(~A4+A6))+(A3*(~A4+(~A5+A6)))))+(A2*(A3+(~A4+A6))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_53:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_6_and00001:#LUT:O6=(A4*(A5*~A6))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_54:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or000111_SW0:#LUT:O6=((~A2*(A3+(A4*(~A5+A6))))+(A2*(A4*A6)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_55:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q" "SLICEL",placed CLBLL_X35Y17 SLICE_X58Y17  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or000111:#LUT:O6=((~A3*(A4*~A6))+(A3*(A4*(~A5*~A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/final_xfer_d:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_not00011_SW1:#LUT:O6=((~A2*(((~A3*A6)+(A3*(A5*A6)))+~A4))+(A2*(~A3+(~A4+A5))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q:#FF
       BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_not00011:#LUT:O6=((~A1*(A5*~A6))+(A1*((~A2*(~A3+(A5*~A6)))+(A2*(((~A3*~A4)+(A3*A5))*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_not00011_SW0:#LUT:O6=(A4*(A5*~A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>" "SLICEL",placed CLBLL_X35Y18 SLICE_X58Y18  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final_not00011:#LUT:O6=(A4+(A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg_6:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_54:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<49>" "SLICEL",placed CLBLL_X35Y19 SLICE_X58Y19  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_53:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_51:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_49:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>" "SLICEL",placed CLBLL_X35Y20 SLICE_X58Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_26:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_30:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_25:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<24>" "SLICEL",placed CLBLL_X35Y21 SLICE_X58Y21  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_31:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_24:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>" "SLICEL",placed CLBLL_X35Y22 SLICE_X58Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg_3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg_3:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_3:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion" "SLICEL",placed CLBLL_X35Y24 SLICE_X58Y24  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_and00001:#LUT:O6=(A3*(A4*(~A5*~A6)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_rstpot:#LUT:O6=((~A4*((~A1+(A1*((~A2*A6)+(A2*A3))))*A5))+(A4*(~A1+(((~A2*A6)+(A2*A3))+~A5))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion:#FF
       CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRHIGH CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_rstpot_SW0:#LUT:O6=((~A1*A6)+(A1*((~A2*((~A3*((A4*A5)+A6))+(A3*(A4*A5))))+(A2*((A4*A5)+A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>" "SLICEL",placed CLBLL_X35Y25 SLICE_X58Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_16:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_17:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_18:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_2_and00001:#LUT:O6=(A4*(A5*~A6))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_19:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_fifo" "SLICEL",placed CLBLL_X35Y26 SLICE_X58Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_fifo:#FF
       AFFINIT::INIT1 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1" "SLICEL",placed CLBLL_X35Y27 SLICE_X58Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1_mux00001:#LUT:O6=((~A1*((~A4*(~A2*A5))+(A4*((~A2*(~A3+(A5+~A6)))+(A2*((~A3+(A3*~A6))*~A5))))))+(A1*((~A4*((~A2*((A3*A6)+A5))+(A2*(A3*(~A5*A6)))))+(A4*(~A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1" "SLICEL",placed CLBLL_X35Y28 SLICE_X58Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt_1_mux00001:#LUT:O6=((~A5*A6)+(A5*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1_rstpot:#LUT:O6=((~A1*(A2+(A3+A6)))+(A1*((~A2*(A3+A6))+(A2*(A3+((~A4*~A5)+A6))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1_SW2:#LUT:O6=(~A4+(A5+A6))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof1:#LUT:O6=((~A2*(A3+((A4*~A5)+A6)))+(A2*A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_sof" "SLICEL",placed CLBLL_X35Y29 SLICE_X58Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_sof_mux00001_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_sof:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3" "SLICEL",placed CLBLL_X35Y30 SLICE_X58Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_rstpot:#LUT:O6=((~A4*((~A2*(A5*A6))+(A2*(~A3*(A5*A6)))))+(A4*(((~A2*A5)+(A2*(~A3*A5)))+~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_not00011:#LUT:O6=(((~A1*A2)+A1)*((~A3*((~A4*~A5)+A6))+(A3*(~A4*~A5))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and000011:#LUT:O6=(A4*(~A5*~A6))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and000012:#LUT:O6=(A1*(A2+(~A3+(A4+(~A5*~A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and00001_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux0000_map12" "SLICEL",placed CLBLL_X35Y32 SLICE_X58Y32  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux000027:#LUT:O6=((A3@~A4)*(A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>" "SLICEL",placed CLBLL_X35Y33 SLICE_X58Y33  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<24>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_24:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<25>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_25:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>" "SLICEL",placed CLBLL_X35Y34 SLICE_X58Y34  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_sof_n1_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_24:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_25:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset_3_and00001:#LUT:O6=(A5*A6)
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_26:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_27:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" "SLICEL",placed CLBLL_X35Y35 SLICE_X58Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_tc_not0001_inv1:#LUT:O6=(~A1*((A2@A3)+((A4@A5)+~A6)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_tc_not0001_inv31:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_fifo_0:#FF
       BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_fifo_change_or000011:#LUT:O6=((A1*((~A2*(~A3*(A4@~A5)))+(A2*(A3*(A4@~A5)))))+A6)
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:trn_rsrc_dsc_n_c_52.SLICEL_D6LUT:#LUT:O6=1
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_fifo_1:#FF
       DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_fifo_change_or00001_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>" "SLICEL",placed CLBLL_X35Y36 SLICE_X58Y36  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<30>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_30:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<31>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_31:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>" "SLICEL",placed CLBLL_X35Y37 SLICE_X58Y37  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_19:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg_2:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>" "SLICEL",placed CLBLL_X35Y38 SLICE_X58Y38  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_16:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_23:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_2:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<2>" "SLICEL",placed CLBLL_X35Y39 SLICE_X58Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_tc_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_tc_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_tc_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>" "SLICEL",placed CLBLL_X35Y40 SLICE_X58Y40  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<22>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_22:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<23>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_23:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>" "SLICEL",placed CLBLL_X35Y41 SLICE_X58Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_8:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_1:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg_1:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>" "SLICEL",placed CLBLL_X35Y42 SLICE_X58Y42  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_9:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_1:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>" "SLICEL",placed CLBLL_X35Y43 SLICE_X58Y43  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<18>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_18:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<19>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_19:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>" "SLICEL",placed CLBLL_X35Y44 SLICE_X58Y44  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<10>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_10:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<11>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_11:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<16>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_16:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<17>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_17:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>" "SLICEL",placed CLBLL_X35Y45 SLICE_X58Y45  ,
  cfg " A5LUT:trn_rsrc_dsc_n_c_21.SLICEL_A5LUT:#LUT:O5=1 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_p2_lut<0>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       ACY0::O5 AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:cfg_function_number_c<0>_130.SLICEL_B5LUT:#LUT:O5=0 B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<1>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2_1:#FF
       BFFINIT::INIT1 BFFMUX::XOR BFFSR::SRHIGH BOUTMUX::#OFF BUSED::#OFF
       C5LUT:cfg_function_number_c<0>_129.SLICEL_C5LUT:#LUT:O5=0 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<2>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2_2:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::0 CUSED::#OFF D5LUT:cfg_function_number_c<0>_128.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2_3:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::0 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_p2_cy<3>:
       CYINITGND:ProtoComp972.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_3:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_p2_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>" "SLICEL",placed CLBLL_X35Y46 SLICE_X58Y46  ,
  cfg " A5LUT:cfg_function_number_c<0>_127.SLICEL_A5LUT:#LUT:O5=0 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<4>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2_4:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:cfg_function_number_c<0>_126.SLICEL_B5LUT:#LUT:O5=0 B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<5>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2_5:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:cfg_function_number_c<0>_125.SLICEL_C5LUT:#LUT:O5=0 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<6>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2_6:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>_rt:#LUT:O6=A4
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2_7:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_p2_xor<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>" "SLICEL",placed CLBLL_X35Y47 SLICE_X58Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>" "SLICEL",placed CLBLL_X35Y48 SLICE_X58Y48  ,
  cfg " A5LUT:trn_rsrc_dsc_n_c_19.SLICEL_A5LUT:#LUT:O5=1 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_p1_lut<0>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       ACY0::O5 AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT:cfg_function_number_c<0>_116.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<1>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1_1:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:cfg_function_number_c<0>_115.SLICEL_C5LUT:#LUT:O5=0 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<2>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1_2:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::0 CUSED::#OFF D5LUT:cfg_function_number_c<0>_114.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1_3:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::0 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_p1_cy<3>:
       CYINITGND:ProtoComp973.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_2:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_p1_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>" "SLICEL",placed CLBLL_X35Y49 SLICE_X58Y49  ,
  cfg " A5LUT:cfg_function_number_c<0>_113.SLICEL_A5LUT:#LUT:O5=0 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<4>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1_4:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:cfg_function_number_c<0>_112.SLICEL_B5LUT:#LUT:O5=0 B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<5>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1_5:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:cfg_function_number_c<0>_111.SLICEL_C5LUT:#LUT:O5=0 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<6>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1_6:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>_rt:#LUT:O6=A4
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1_7:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_p1_xor<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>" "SLICEL",placed CLBLL_X35Y50 SLICE_X58Y50  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<20>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_20:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<21>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_21:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_cmp_eq00008147:#LUT:O6=((~A1*((A2@~A4)*(~A3*(~A5*~A6))))+(A1*((A2@~A4)*(A3*(~A5*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_cmp_eq00008147_SW0:#LUT:O6=((A1@A2)+((A3@A4)+(A5@A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" "SLICEL",placed CLBLL_X35Y51 SLICE_X58Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_cmp_eq00008147_SW1:#LUT:O6=((A1@A2)+((A3@A4)+(A5@A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_1:#LATCH
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF
       CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>" "SLICEL",placed CLBLL_X35Y52 SLICE_X58Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_20:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_21:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_22:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_23:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>" "SLICEL",placed CLBLL_X35Y53 SLICE_X58Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_24:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_25:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_26:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_27:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<0>" "SLICEL",placed CLBLL_X35Y54 SLICE_X58Y54  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb_0_not00001:#LUT:O6=(~A5*~A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_0_and0000" "SLICEL",placed CLBLL_X35Y55 SLICE_X58Y55  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_0_and00001:#LUT:O6=(A4*(A5*~A6))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<0>" "SLICEL",placed CLBLL_X35Y56 SLICE_X58Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_0:#LATCH
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>" "SLICEL",placed CLBLL_X35Y58 SLICE_X58Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_5:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>" "SLICEL",placed CLBLL_X35Y59 SLICE_X58Y59  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_3:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_1:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>" "SLICEL",placed CLBLL_X35Y60 SLICE_X58Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_5:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_46:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_11:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_5:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>" "SLICEL",placed CLBLL_X35Y61 SLICE_X58Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg_5:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_45:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_10:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<5>" "SLICEL",placed CLBLL_X35Y62 SLICE_X58Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg_5:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_40:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg_4:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg_5:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>" "SLICEL",placed CLBLL_X35Y63 SLICE_X58Y63  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_5_and00001:#LUT:O6=(A4*(A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr_3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>" "SLICEL",placed CLBLL_X35Y64 SLICE_X58Y64  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset_5_and00001:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_44:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_45:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_46:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_47:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<5>" "SLICEL",placed CLBLL_X35Y65 SLICE_X58Y65  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_5:#LATCH
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<5>" "SLICEL",placed CLBLL_X35Y66 SLICE_X58Y66  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/mgmt_wdata<9>" "SLICEL",placed CLBLL_X35Y67 SLICE_X58Y67  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux0000<5>1:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_5:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux0000<9>1:#LUT:O6=~A6
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_9:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/mgmt_wdata<24>" "SLICEL",placed CLBLL_X35Y68 SLICE_X58Y68  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux0000<11>1:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_11:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux0000<24>1:#LUT:O6=~A6
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_24:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<4>" "SLICEL",placed CLBLL_X35Y69 SLICE_X58Y69  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg_4:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>" "SLICEL",placed CLBLL_X35Y70 SLICE_X58Y70  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_36:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb_2_not00001:#LUT:O6=(~A5*~A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_37:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_38:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_39:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>" "SLICEL",placed CLBLL_X35Y71 SLICE_X58Y71  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_34:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_35:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_38:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>" "SLICEL",placed CLBLL_X35Y72 SLICE_X58Y72  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_4:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg_4:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_32:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>" "SLICEL",placed CLBLL_X35Y73 SLICE_X58Y73  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_4_and00001:#LUT:O6=(A4*(A5*~A6))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset_4_and00001:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<7>" "SLICEL",placed CLBLL_X35Y0 SLICE_X59Y0  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_7_cmp_lt00001:#LUT:O6=(~A4+(~A5+~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask_7:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99" "SLICEL",placed CLBLL_X35Y1 SLICE_X59Y1  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_99_3:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_99_4:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_99_2_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>" "SLICEL",placed CLBLL_X35Y2 SLICE_X59Y2  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high_pre_and00011:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_7:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<2>_SW0:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_57:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_58:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<0>671_SW0:#LUT:O6=(~A3+(~A4+(A5*A6)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_59:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>" "SLICEL",placed CLBLL_X35Y3 SLICE_X59Y3  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low_pre<1>_SW0:#LUT:O6=(A3+((~A4*~A5)+A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg_7:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<1>16:#LUT:O6=((~A3*(~A4+~A6))+(A3*((~A4+(A4*~A6))*~A5)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg_7:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high_pre111:#LUT:O6=((A3*A4)+(A5*A6))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_56:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low_pre<0>_SW0:#LUT:O6=(((~A3*(~A4*~A5))+(A3*~A4))+A6)
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>" "SLICEL",placed CLBLL_X35Y4 SLICE_X59Y4  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<0>14:#LUT:O6=((~A2*((~A3*(A4*A5))+(A3*(A4*(A5*~A6)))))+(A2*(~A3+~A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg_7:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_61:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_62:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_is_same_lock_mux0000107_SW0:#LUT:O6=((A1@A2)+((A3@A4)+(A5@A6)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_63:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>" "SLICEL",placed CLBLL_X35Y5 SLICE_X59Y5  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/is_same_queueavail_mux00001:#LUT:O6=((~A2*((~A3*(A4+~A5))+(A3*(~A4*~A5))))+(A2*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/is_same_queueavail:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo_mux0000<1>111:#LUT:O6=(A4+(A5+~A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo_mux0000<0>1_G:#LUT:O6=(~A1*((~A2*~A6)+(A2*((~A3*~A6)+(A3*(~A5+(A4+~A6)))))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo_1:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo_mux0000<0>1_F:#LUT:O6=(~A1*((~A2*~A6)+(A2*((~A3*~A6)+(A3*(~A4+(A5+~A6)))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo_mux0000<0>1:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available" "SLICEL",placed CLBLL_X35Y6 SLICE_X59Y6  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:trn_rsrc_dsc_n_c_53.SLICEL_C6LUT:#LUT:O6=1 CCY0::#OFF
       CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available:#FF
       CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_or000011:#LUT:O6=(A1+(A2+(A3+(A4+(A5+A6)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_or00001_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>" "SLICEL",placed CLBLL_X35Y7 SLICE_X59Y7  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_14:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset_7_and00001:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_15:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_7_and00001:#LUT:O6=(A4*(A5*~A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d" "SLICEL",placed CLBLL_X35Y8 SLICE_X59Y8  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_6_mux00001:#LUT:O6=((~A1*(A5*~A6))+(A1*(~A2+((~A3*A4)+(A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_6:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_7_mux00001:#LUT:O6=((~A1*(A5*~A6))+(A1*(~A2+((~A3*A4)+(A5*~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_7:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>" "SLICEL",placed CLBLL_X35Y9 SLICE_X59Y9  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_2_mux00001:#LUT:O6=((~A1*(A5*~A6))+(A1*(~A2+((~A3*A4)+(A5*~A6)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_3_mux00001:#LUT:O6=((~A1*(A5*~A6))+(A1*(~A2+((~A3*A4)+(A5*~A6)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_3:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_4_mux00001:#LUT:O6=((~A1*(A5*~A6))+(A1*(~A2+((~A3*A4)+(A5*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_4:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_5_mux00001:#LUT:O6=((~A1*(A5*~A6))+(A1*(~A2+((~A3*A4)+(A5*~A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available_5:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d" "SLICEL",placed CLBLL_X35Y10 SLICE_X59Y10  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_94_3:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d:#FF
       CFFINIT::INIT1 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_94_4:#LUT:O6=((~A1*((~A2*(~A3*A5))+(A2*(A3+A5))))+(A1*((~A3*A4)+(A3*A6))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mmux__COND_94_2_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<23>" "SLICEL",placed CLBLL_X35Y12 SLICE_X59Y12  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_21:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_22:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_23:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<7>" "SLICEL",placed CLBLL_X35Y13 SLICE_X59Y13  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg_6:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg_7:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<7>" "SLICEL",placed CLBLL_X35Y14 SLICE_X59Y14  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg_6:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg_7:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" "SLICEL",placed CLBLL_X35Y15 SLICE_X59Y15  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_1_rstpot:#LUT:O6=((~A3*((A4*~A6)+A5))+(A3*(A4+(A5+A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_fifo_1:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_init_cpl11:#LUT:O6=((~A1*((~A2*(A3*~A5))+(A2*(A3*(~A4*(~A5*~A6))))))+(A1*(~A2*(A3*~A5))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_first_mux0000_SW1:#LUT:O6=((~A1*((~A2*(~A3+(A5*A6)))+(A2*(~A3+(~A4+A5)))))+(A1*(A2+(~A3+(A5*A6)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset_6_and00001:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2" "SLICEL",placed CLBLL_X35Y16 SLICE_X59Y16  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_rstpot1:#LUT:O6=((~A4*(A3+(A5*A6)))+(A4*(A3+(~A5+A6))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_first_mux0000:#LUT:O6=((~A1*((~A2*~A3)+(A2*((~A3*(~A4+A5))+(A3*(~A4*~A5))))))+(A1*((~A2*~A3)+(A2*((~A3*(A5+~A6))+(A3*(~A5*~A6)))))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q1:#FF
       BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or000011:#LUT:O6=(A1*((~A2*((~A3*~A4)+(A3*(~A4*(~A5*~A6)))))+(A2*(~A3*~A4))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2:#FF
       CFFINIT::INIT1 CFFMUX::CX CFFSR::SRHIGH CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_init_cpl11_SW0:#LUT:O6=(~A3+((~A4+(A4*A6))*A5))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final" "SLICEL",placed CLBLL_X35Y17 SLICE_X59Y17  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final_mux00001:#LUT:O6=(~A4+(A5+A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final:#FF
       AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_not00011:#LUT:O6=(((~A2*(A3*~A6))+(A2*(A3*(~A5*~A6))))+A4)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_is_same_lock_mux0000113_SW0:#LUT:O6=((~A2*((~A3*(~A4+A6))+(A3*(~A4+(~A5+A6)))))+(A2*(A3+(~A4+A6))))
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n1:#LUT:O6=(((~A1*(((~A3*(~A4+(A4*A5)))+A3)*~A6))+(A1*~A6))+~A2)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>" "SLICEL",placed CLBLL_X35Y18 SLICE_X59Y18  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_13:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg_6:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_6:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>" "SLICEL",placed CLBLL_X35Y19 SLICE_X59Y19  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_48:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_50:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_52:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_55:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<27>" "SLICEL",placed CLBLL_X35Y20 SLICE_X59Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_27:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>" "SLICEL",placed CLBLL_X35Y21 SLICE_X59Y21  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_enable_n_not00011_INV_0:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_9:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_10:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_11:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_29:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>" "SLICEL",placed CLBLL_X35Y22 SLICE_X59Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_6:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_7:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg_3:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_28:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available" "SLICEL",placed CLBLL_X35Y23 SLICE_X59Y23  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>" "SLICEL",placed CLBLL_X35Y24 SLICE_X59Y24  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<26>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_26:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<27>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_27:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt_0_and00001:#LUT:O6=(A4*(~A5*~A6))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<3>" "SLICEL",placed CLBLL_X35Y25 SLICE_X59Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_3:#LATCH
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2" "SLICEL",placed CLBLL_X35Y26 SLICE_X59Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3" "SLICEL",placed CLBLL_X35Y27 SLICE_X59Y27  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q2_or00001:#LUT:O6=(A5+~A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>" "SLICEL",placed CLBLL_X35Y28 SLICE_X59Y28  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt_0_mux00001:#LUT:O6=(A6*A4)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt_0:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_sof_not00011:#LUT:O6=(A5+A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_fifo_and00001:#LUT:O6=(A5*~A6)
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and00001:#LUT:O6=((~A1*(~A3*~A4))+(A1*((~A2*(~A3*~A4))+(A2*(~A3*(~A4*(~A5*~A6)))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf" "SLICEL",placed CLBLL_X35Y29 SLICE_X59Y29  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and000011:#LUT:O6=(~A5*~A6)
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf_mux00001:#LUT:O6=((~A4*(~A1*(~A2*(A3*A5))))+(A4*(((~A1*((~A2*(A5+~A6))+(A2*~A6)))+(A1*~A6))*A3)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3" "SLICEL",placed CLBLL_X35Y30 SLICE_X59Y30  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q3_and00001:#LUT:O6=(A5*A6)
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q3:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb_1_not00001:#LUT:O6=(~A5*~A6)
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1_rt:#LUT:O5=A3
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/buf_divert11:#LUT:O6=(A6+~A6)*((A3*(A4+A5)))
       CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q2:#FF
       CFFINIT::INIT0 CFFMUX::O5 CFFSR::SRLOW CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/buf_divert12:#LUT:O6=(A1*(A2*(~A3*(~A4*(A5+A6)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC F7BMUX:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/buf_divert1_f7:
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<2>" "SLICEL",placed CLBLL_X35Y31 SLICE_X59Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_2:#LATCH
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>" "SLICEL",placed CLBLL_X35Y33 SLICE_X59Y33  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<24>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_24:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<25>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_25:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>" "SLICEL",placed CLBLL_X35Y34 SLICE_X59Y34  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<28>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_28:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<29>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_29:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>" "SLICEL",placed CLBLL_X35Y35 SLICE_X59Y35  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<28>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_28:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<29>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_29:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<30>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_30:#FF
       CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<31>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_31:#FF
       DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>" "SLICEL",placed CLBLL_X35Y36 SLICE_X59Y36  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg_2:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_18:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n1:#LUT:O6=((~A1*(~A3+(~A4*(A5*~A6))))+(A1*(A2+(~A3+(~A4*(A5*~A6))))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_21:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1:#LUT:O6=((~A1*(A2+(~A3+(A4+(~A5*~A6)))))+(A1*(~A5*~A6)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_22:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>" "SLICEL",placed CLBLL_X35Y38 SLICE_X59Y38  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg_2:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_20:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_17:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.crmpwrsoftresetn_capture" "SLICEL",placed CLBLL_X35Y39 SLICE_X59Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.crmpwrsoftresetn_capture:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>" "SLICEL",placed CLBLL_X35Y40 SLICE_X59Y40  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<22>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_22:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<23>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_23:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>" "SLICEL",placed CLBLL_X35Y41 SLICE_X59Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_14:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_15:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_11:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_13:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>" "SLICEL",placed CLBLL_X35Y42 SLICE_X59Y42  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_2:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_3:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg_1:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>" "SLICEL",placed CLBLL_X35Y43 SLICE_X59Y43  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<18>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_18:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<19>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_19:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>" "SLICEL",placed CLBLL_X35Y44 SLICE_X59Y44  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<16>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_16:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<17>1:#LUT:O6=((~A1*((~A4*(A2*A5))+(A4*((~A2*((~A3+(A3*~A6))*~A5))+(A2*(~A3+(A5+~A6)))))))+(A1*((~A4*((~A2*(A3*(~A5*A6)))+(A2*((A3*A6)+A5))))+(A4*(A2+~A5)))))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_17:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<2>" "SLICEL",placed CLBLL_X35Y45 SLICE_X59Y45  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_0:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_1:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_2:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>" "SLICEL",placed CLBLL_X35Y46 SLICE_X59Y46  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>" "SLICEL",placed CLBLL_X35Y47 SLICE_X59Y47  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<14>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_14:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<15>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_15:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux0000139:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5@~A6)))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>" "SLICEL",placed CLBLL_X35Y48 SLICE_X59Y48  ,
  cfg " A5LUT:trn_rsrc_dsc_n_c_20.SLICEL_A5LUT:#LUT:O5=1 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_lut<0>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       ACY0::O5 AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1_0:#FF
       AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF AUSED::0 B5LUT:cfg_function_number_c<0>_123.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<1>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_1:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:cfg_function_number_c<0>_122.SLICEL_C5LUT:#LUT:O5=0 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<2>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_2:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::0 CUSED::#OFF D5LUT:cfg_function_number_c<0>_121.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_3:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::0 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_cy<3>:
       CYINITGND:ProtoComp999.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_20:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_20:0,0 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>" "SLICEL",placed CLBLL_X35Y49 SLICE_X59Y49  ,
  cfg " A5LUT:cfg_function_number_c<0>_120.SLICEL_A5LUT:#LUT:O5=0 A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<4>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_4:#FF
       AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT:cfg_function_number_c<0>_119.SLICEL_B5LUT:#LUT:O5=0 B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<5>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_5:#FF
       BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT:cfg_function_number_c<0>_118.SLICEL_C5LUT:#LUT:O5=0 C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<6>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_6:#FF
       CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>_rt:#LUT:O6=A4
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_7:#FF
       DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_xor<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_20:0,1 "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>" "SLICEL",placed CLBLL_X35Y50 SLICE_X59Y50  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_cmp_eq0001_INV1:#LUT:O6=((A1@A2)+((A3@A4)+(A5+A6)))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_12:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_cmp_eq00018147_SW1:#LUT:O6=((A1@A2)+((A3@A4)+(A5@A6)))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_13:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_cmp_eq00018147:#LUT:O6=((~A1*((A2@~A4)*(~A3*(~A5*~A6))))+(A1*((A2@~A4)*(A3*(~A5*~A6)))))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_14:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_cmp_eq00018147_SW0:#LUT:O6=((A1@A2)+((A3@A4)+(A5@A6)))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_15:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>" "SLICEL",placed CLBLL_X35Y51 SLICE_X59Y51  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_1_and00001:#LUT:O6=(A4*(A5*~A6))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_8:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset_1_and00001:#LUT:O6=(A5*A6)
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_9:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::0 C5LUT::#OFF
       C6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux0000171_SW0:#LUT:O6=((A1@~A2)*((A3@~A4)*(A5*~A6)))
       CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_10:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux0000171_SW0_SW0:#LUT:O6=((A3@A4)+(A5@A6))
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_11:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>" "SLICEL",placed CLBLL_X35Y52 SLICE_X59Y52  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<20>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_20:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_mux0000<21>1:#LUT:O6=((~A3*((~A4*(~A5*A6))+(A4*(A5+A6))))+(A3*A4))
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf_21:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<6>" "SLICEL",placed CLBLL_X35Y53 SLICE_X59Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_3:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_4:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_5:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_6:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>" "SLICEL",placed CLBLL_X35Y54 SLICE_X59Y54  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_28:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_29:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_30:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1_31:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<0>" "SLICEL",placed CLBLL_X35Y56 SLICE_X59Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset_0_and00001:#LUT:O6=(A5*A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>" "SLICEL",placed CLBLL_X35Y57 SLICE_X59Y57  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_4:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_1:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg_0:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>" "SLICEL",placed CLBLL_X35Y58 SLICE_X59Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_0:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg_0:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_6:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<5>" "SLICEL",placed CLBLL_X35Y59 SLICE_X59Y59  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>" "SLICEL",placed CLBLL_X35Y60 SLICE_X59Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_41:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_42:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_44:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_47:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<43>" "SLICEL",placed CLBLL_X35Y61 SLICE_X59Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_43:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>" "SLICEL",placed CLBLL_X35Y62 SLICE_X59Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr_6:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr_7:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<5>" "SLICEL",placed CLBLL_X35Y63 SLICE_X59Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_15:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_16:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg_17:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg_5:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<43>" "SLICEL",placed CLBLL_X35Y64 SLICE_X59Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_40:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_41:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_42:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_43:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_linkdown_hot_reset_reg_n" "SLICEL",placed CLBLL_X35Y65 SLICE_X59Y65  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_linkdown_hot_reset_reg_n:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/mgmt_wdata<0>" "SLICEL",placed CLBLL_X35Y66 SLICE_X59Y66  ,
  cfg " A5LUT::#OFF A6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux0000<2>1:#LUT:O6=~A6
       ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_2:#FF
       AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_mux0000<4>1:#LUT:O6=~A6
       BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_4:#FF
       BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_0:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<5>" "SLICEL",placed CLBLL_X35Y67 SLICE_X59Y67  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg_4:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg_5:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<35>" "SLICEL",placed CLBLL_X35Y69 SLICE_X59Y69  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_32:#FF
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_33:#FF
       BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_34:#FF
       CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg_35:#FF
       DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<4>" "SLICEL",placed CLBLL_X35Y71 SLICE_X59Y71  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_4:#LATCH
       AFFINIT::INIT0 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF AUSED::#OFF
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>" "SLICEL",placed CLBLL_X35Y72 SLICE_X59Y72  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_9:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg_8:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg_4:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg_4:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>" "SLICEL",placed CLBLL_X35Y73 SLICE_X59Y73  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_36:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_33:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_39:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg_37:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;

#  ================================================
#  The syntax for nets is:
#     net <name> <type>,
#       outpin <inst_name> <inst_pin>,
#       .
#       .
#       inpin <inst_name> <inst_pin>,
#       .
#       .
#       pip <tile> <wire0> <dir> <wire1> , # [<rt>]
#       .
#       .
#       ;
# 
#  There are three available wire types: wire, power and ground.
#  If no type is specified, wire is assumed.
# 
#  Wire indicates that this a normal wire.
#  Power indicates that this net is tied to a DC power source.
#  You can use "power", "vcc" or "vdd" to specify a power net.
# 
#  Ground indicates that this net is tied to ground.
#  You can use "ground", or "gnd" to specify a ground net.
# 
#  The <dir> token will be one of the following:
# 
#     Symbol Description
#     ====== ==========================================
#       ==   Bidirectional, unbuffered.
#       =>   Bidirectional, buffered in one direction.
#       =-   Bidirectional, buffered in both directions.
#       ->   Directional, buffered.
# 
#  No pips exist for unrouted nets.
#  ================================================
net "GLOBAL_LOGIC0" gnd, 
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA16 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA17 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA18 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA19 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA20 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA21 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA22 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA23 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA24 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA25 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA26 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA27 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA28 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA29 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA30 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA31 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIA9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIPA0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIPA1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIPA2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIPA3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIPB0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIPB1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIPB2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIPB3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" SSRAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" SSRAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" SSRBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" SSRBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEAL0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEAL1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEAL2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEAL3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEAU0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEAU1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEAU2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEAU3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBL4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBU4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBU6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBU7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA16 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA17 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA18 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA19 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA20 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA21 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA22 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA23 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA24 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA25 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA26 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA27 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA28 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA29 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA30 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA31 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIA9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIPA0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIPA1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIPA2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIPA3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIPB0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIPB1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIPB2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIPB3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" SSRAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" SSRAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" SSRBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" SSRBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEAL0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEAL1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEAL2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEAL3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEAU0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEAU1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEAU2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEAU3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBL4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBU4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBU6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBU7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA16 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA17 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA18 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA19 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA20 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA21 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA22 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA23 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA24 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA25 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA26 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA27 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA28 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA29 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA30 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA31 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIA9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIPA0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIPA1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIPA2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIPA3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIPB0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIPB1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIPB2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIPB3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" SSRAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" SSRAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" SSRBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" SSRBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEAL0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEAL1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEAL2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEAL3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEAU0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEAU1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEAU2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEAU3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBL4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBU4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBU6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBU7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA16 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA17 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA18 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA19 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA20 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA21 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA22 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA23 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA24 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA25 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA26 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA27 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA28 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA29 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA30 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA31 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIA9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIPA0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIPA1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIPA2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIPA3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIPB0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIPB1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIPB2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIPB3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" SSRAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" SSRAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" SSRBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" SSRBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEAL0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEAL1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEAL2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEAL3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEAU0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEAU1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEAU2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEAU3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBL4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBL5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBU4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBU5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBU6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBU7 ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_system_error" BX ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" D2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" C2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" D2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" C2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" D2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" C2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" C2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" D2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" C2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" C2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" D2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" D2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_rden" CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" AUXPOWER ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CFGNEGOTIATEDLINKWIDTH0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CFGNEGOTIATEDLINKWIDTH1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CFGNEGOTIATEDLINKWIDTH2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CFGNEGOTIATEDLINKWIDTH3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CFGNEGOTIATEDLINKWIDTH4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CFGNEGOTIATEDLINKWIDTH5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" COMPLIANCEAVOID ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMCFGBRIDGEHOTRESET ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ACKNAKTIMERADJUSTMENT9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ALLDOWNPORTSINL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ALLDOWNRXPORTSINL0S ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASPORTCOUNT0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASPORTCOUNT1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASPORTCOUNT2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASPORTCOUNT3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASPORTCOUNT4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASPORTCOUNT5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASPORTCOUNT6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASPORTCOUNT7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASTURNPOOLBITSCONSUMED0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASTURNPOOLBITSCONSUMED1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ASTURNPOOLBITSCONSUMED2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ATTENTIONBUTTONPRESSED ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGASSPANTREEOWNEDSTATE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGASSTATECHANGECMD0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGASSTATECHANGECMD1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGASSTATECHANGECMD2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGASSTATECHANGECMD3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGDISABLESCRAMBLE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGEXTENDEDSYNC ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGL0SENTRYENABLE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGL0SENTRYSUP ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGL0SEXITLAT0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGL0SEXITLAT1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGL0SEXITLAT2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGLINKDISABLE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGLOOPBACKMASTER ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGNEGOTIATEDMAXP0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGNEGOTIATEDMAXP1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGNEGOTIATEDMAXP2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCENABLE0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCENABLE1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCENABLE2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCENABLE3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCENABLE4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCENABLE5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCENABLE6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCENABLE7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0CFGVCID9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0DLLHOLDLINKUP ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ELECTROMECHANICALINTERLOCKENGAGED
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0FWDASSERTINTALEGACYINT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0FWDASSERTINTBLEGACYINT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0FWDASSERTINTCLEGACYINT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0FWDASSERTINTDLEGACYINT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0FWDCORRERRIN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0FWDDEASSERTINTALEGACYINT
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0FWDDEASSERTINTBLEGACYINT
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0FWDDEASSERTINTCLEGACYINT
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0FWDDEASSERTINTDLEGACYINT
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0FWDFATALERRIN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0FWDNONFATALERRIN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0LEGACYINTFUNCT0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0MRLSENSORCLOSEDN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0MSIREQUEST00 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0MSIREQUEST01 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0MSIREQUEST02 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0MSIREQUEST03 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER100
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER101
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER102
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER103
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER104
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER105
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER106
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER107
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER108
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER109
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER110
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER111
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER112
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER113
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER114
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER115
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER116
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER117
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER118
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER119
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER120
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER121
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER122
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER123
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER124
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER125
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER126
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER127
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER32 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER33 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER34 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER35 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER36 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER37 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER38 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER39 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER42 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER43 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER44 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER45 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER46 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER47 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER48 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER49 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER52 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER53 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER54 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER55 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER56 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER57 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER58 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER59 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER62 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER63 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER64 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER65 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER66 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER67 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER68 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER69 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER70 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER71 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER72 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER73 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER74 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER75 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER76 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER77 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER78 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER79 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER80 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER81 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER82 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER83 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER84 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER85 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER86 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER87 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER88 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER89 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER90 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER91 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER92 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER93 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER94 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER95 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER96 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER97 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER98 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PACKETHEADERFROMUSER99 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PMEREQIN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PORTNUMBER0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PORTNUMBER1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PORTNUMBER2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PORTNUMBER3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PORTNUMBER4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PORTNUMBER5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PORTNUMBER6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PORTNUMBER7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0POWERFAULTDETECTED ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PRESENCEDETECTSLOTEMPTYN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PWRNEWSTATEREQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PWRNEXTLINKSTATE0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0PWRNEXTLINKSTATE1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0REPLAYTIMERADJUSTMENT9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0ROOTTURNOFFREQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0RXTLTLPNONINITIALIZEDVC0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0RXTLTLPNONINITIALIZEDVC1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0RXTLTLPNONINITIALIZEDVC2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0RXTLTLPNONINITIALIZEDVC3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0RXTLTLPNONINITIALIZEDVC4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0RXTLTLPNONINITIALIZEDVC5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0RXTLTLPNONINITIALIZEDVC6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0RXTLTLPNONINITIALIZEDVC7
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SENDUNLOCKMESSAGE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETCOMPLETERABORTERROR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETCOMPLETIONTIMEOUTCORRERROR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETCOMPLETIONTIMEOUTUNCORRERROR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETDETECTEDCORRERROR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETDETECTEDNONFATALERROR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETLINKDETECTEDPARITYERROR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETLINKMASTERDATAPARITY
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETLINKRECEIVEDMASTERABORT
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETLINKRECEIVEDTARGETABORT
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETLINKSIGNALLEDTARGETABORT
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETLINKSYSTEMERROR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETUNEXPECTEDCOMPLETIONCORRERROR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETUNEXPECTEDCOMPLETIONUNCORRERROR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETUSERSIGNALLEDTARGETABORT
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TLASFCCREDSTARVATION ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TLLINKRETRAIN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TRANSACTIONSPENDING ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXBEACON ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXCFGPM ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXCFGPMTYPE0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXCFGPMTYPE1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXCFGPMTYPE2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED100 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED101 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED102 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED103 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED104 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED105 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED106 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED107 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED108 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED109 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED110 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED111 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED112 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED113 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED114 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED115 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED116 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED117 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED118 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED119 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED120 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED121 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED122 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED123 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED124 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED125 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED126 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED127 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED128 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED129 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED130 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED131 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED132 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED133 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED134 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED135 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED136 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED137 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED138 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED139 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED140 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED141 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED142 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED143 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED144 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED145 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED146 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED147 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED148 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED149 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED150 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED151 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED152 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED153 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED154 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED155 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED156 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED157 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED158 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED159 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED32 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED33 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED34 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED35 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED36 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED37 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED38 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED39 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED42 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED43 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED44 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED45 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED46 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED47 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED48 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED49 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED52 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED53 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED54 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED55 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED56 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED57 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED58 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED59 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED62 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED63 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED64 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED65 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED66 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED67 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED68 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED69 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED70 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED71 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED72 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED73 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED74 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED75 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED76 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED77 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED78 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED79 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED80 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED81 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED82 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED83 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED84 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED85 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED86 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED87 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED88 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED89 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED90 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED91 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED92 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED93 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED94 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED95 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED96 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED97 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED98 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCCRED99 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCCMPLMCUPDATE9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED100 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED101 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED102 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED103 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED104 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED105 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED106 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED107 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED108 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED109 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED110 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED111 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED112 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED113 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED114 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED115 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED116 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED117 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED118 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED119 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED120 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED121 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED122 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED123 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED124 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED125 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED126 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED127 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED128 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED129 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED130 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED131 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED132 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED133 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED134 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED135 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED136 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED137 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED138 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED139 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED140 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED141 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED142 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED143 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED144 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED145 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED146 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED147 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED148 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED149 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED150 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED151 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED152 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED153 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED154 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED155 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED156 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED157 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED158 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED159 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED160 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED161 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED162 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED163 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED164 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED165 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED166 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED167 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED168 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED169 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED170 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED171 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED172 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED173 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED174 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED175 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED176 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED177 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED178 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED179 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED180 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED181 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED182 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED183 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED184 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED185 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED186 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED187 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED188 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED189 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED190 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED191 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED32 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED33 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED34 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED35 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED36 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED37 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED38 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED39 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED42 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED43 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED44 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED45 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED46 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED47 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED48 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED49 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED52 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED53 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED54 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED55 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED56 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED57 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED58 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED59 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED62 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED63 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED64 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED65 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED66 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED67 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED68 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED69 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED70 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED71 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED72 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED73 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED74 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED75 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED76 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED77 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED78 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED79 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED80 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED81 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED82 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED83 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED84 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED85 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED86 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED87 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED88 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED89 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED90 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED91 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED92 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED93 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED94 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED95 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED96 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED97 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED98 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPCRED99 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCNPOSTBYPUPDATE9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED100 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED101 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED102 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED103 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED104 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED105 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED106 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED107 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED108 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED109 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED110 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED111 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED112 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED113 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED114 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED115 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED116 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED117 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED118 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED119 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED120 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED121 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED122 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED123 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED124 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED125 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED126 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED127 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED128 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED129 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED130 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED131 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED132 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED133 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED134 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED135 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED136 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED137 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED138 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED139 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED140 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED141 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED142 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED143 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED144 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED145 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED146 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED147 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED148 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED149 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED150 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED151 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED152 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED153 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED154 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED155 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED156 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED157 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED158 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED159 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED32 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED33 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED34 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED35 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED36 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED37 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED38 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED39 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED42 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED43 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED44 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED45 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED46 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED47 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED48 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED49 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED52 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED53 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED54 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED55 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED56 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED57 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED58 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED59 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED62 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED63 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED64 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED65 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED66 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED67 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED68 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED69 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED70 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED71 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED72 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED73 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED74 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED75 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED76 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED77 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED78 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED79 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED80 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED81 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED82 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED83 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED84 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED85 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED86 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED87 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED88 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED89 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED90 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED91 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED92 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED93 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED94 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED95 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED96 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED97 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED98 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDCRED99 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLFCPOSTORDUPDATE9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCDATA9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLSBFCUPDATE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA32 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA33 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA34 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA35 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA36 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA37 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA38 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA39 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA42 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA43 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA44 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA45 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA46 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA47 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA48 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA49 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA52 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA53 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA54 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA55 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA56 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA57 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA58 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA59 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA62 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA63 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPDATA9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPEDB ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPENABLE0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPENABLE1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPEND0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPEND1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPLATENCY0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPLATENCY1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPLATENCY2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPLATENCY3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPREQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPREQEND ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0TXTLTLPWIDTH ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0UPSTREAMRXPORTINL0S ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0VC0PREVIEWEXPAND ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXENABLEN1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTADDR10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTADDR7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTADDR8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTADDR9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDITSEL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDITSEL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDITSEL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDITSEL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DADDR0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DADDR1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DADDR2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DADDR3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DADDR4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DADDR5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DADDR6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DCLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DEN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI14
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI15
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI7
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI8
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DI9
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" DWE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" GTPRESET
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" GTPTEST0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" GTPTEST1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" GTPTEST2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" GTPTEST3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" LOOPBACK00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" LOOPBACK01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" LOOPBACK02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" LOOPBACK10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" LOOPBACK11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" LOOPBACK12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" PLLPOWERDOWN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" PRBSCNTRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" PRBSCNTRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXBUFRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXBUFRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDI00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDI01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDI02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATAWIDTH0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATAWIDTH1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENCHANSYNC1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENPRBSTST00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENPRBSTST01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENPRBSTST10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENPRBSTST11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENSAMPLEALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENSAMPLEALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQMIX01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQMIX11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQPOLE00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQPOLE01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQPOLE02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQPOLE03
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQPOLE10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQPOLE11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQPOLE12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQPOLE13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXPMASETPHASE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXPMASETPHASE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXSLIDE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXSLIDE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXBUFDIFFCTRL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXBUFDIFFCTRL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXBUFDIFFCTRL02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXBUFDIFFCTRL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXBUFDIFFCTRL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXBUFDIFFCTRL12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXBYPASS8B10B00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXBYPASS8B10B01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXBYPASS8B10B10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXBYPASS8B10B11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARDISPMODE01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARDISPMODE11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARDISPVAL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARDISPVAL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARDISPVAL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARDISPVAL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARISK01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARISK11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCOMSTART0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCOMSTART1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCOMTYPE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCOMTYPE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA010
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA011
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA012
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA013
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA014
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA015
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA08
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA09
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA110
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA111
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA112
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA113
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA114
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA115
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA18
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA19
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATAWIDTH0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATAWIDTH1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDIFFCTRL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDIFFCTRL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDIFFCTRL02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDIFFCTRL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDIFFCTRL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDIFFCTRL12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXENPMAPHASEALIGN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXENPRBSTST00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXENPRBSTST01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXENPRBSTST10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXENPRBSTST11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXINHIBIT0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXINHIBIT1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPMASETPHASE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPOLARITY0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPOLARITY1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DADDR0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DADDR1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DADDR2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DADDR3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DADDR4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DADDR5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DADDR6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DCLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DEN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI14
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI15
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI7
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI8
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DI9
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" DWE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" GTPRESET
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" GTPTEST0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" GTPTEST1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" GTPTEST2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" GTPTEST3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" LOOPBACK00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" LOOPBACK01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" LOOPBACK02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" LOOPBACK10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" LOOPBACK11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" LOOPBACK12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" PLLPOWERDOWN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" PRBSCNTRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" PRBSCNTRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXBUFRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXBUFRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATAWIDTH0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATAWIDTH1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENCHANSYNC0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENCHANSYNC1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENPRBSTST00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENPRBSTST01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENPRBSTST10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENPRBSTST11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENSAMPLEALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENSAMPLEALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQMIX01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQMIX11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQPOLE00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQPOLE01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQPOLE02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQPOLE03
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQPOLE10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQPOLE11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQPOLE12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQPOLE13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXPMASETPHASE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXPMASETPHASE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXSLIDE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXSLIDE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXBUFDIFFCTRL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXBUFDIFFCTRL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXBUFDIFFCTRL02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXBUFDIFFCTRL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXBUFDIFFCTRL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXBUFDIFFCTRL12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXBYPASS8B10B00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXBYPASS8B10B01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXBYPASS8B10B10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXBYPASS8B10B11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARDISPMODE01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARDISPMODE11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARDISPVAL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARDISPVAL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARDISPVAL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARDISPVAL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARISK01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARISK11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCOMSTART0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCOMSTART1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCOMTYPE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCOMTYPE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA010
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA011
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA012
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA013
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA014
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA015
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA08
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA09
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA110
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA111
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA112
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA113
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA114
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA115
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA18
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA19
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATAWIDTH0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATAWIDTH1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDIFFCTRL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDIFFCTRL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDIFFCTRL02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDIFFCTRL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDIFFCTRL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDIFFCTRL12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXENPMAPHASEALIGN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXENPRBSTST00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXENPRBSTST01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXENPRBSTST10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXENPRBSTST11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXINHIBIT0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXINHIBIT1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPMASETPHASE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPOLARITY0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPOLARITY1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DADDR0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DADDR1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DADDR2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DADDR3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DADDR4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DADDR5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DADDR6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DCLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DEN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI14
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI15
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI7
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI8
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DI9
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" DWE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" GTPRESET
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" GTPTEST0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" GTPTEST1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" GTPTEST2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" GTPTEST3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" LOOPBACK00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" LOOPBACK01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" LOOPBACK02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" LOOPBACK10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" LOOPBACK11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" LOOPBACK12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" PLLPOWERDOWN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" PRBSCNTRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" PRBSCNTRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXBUFRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXBUFRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATAWIDTH0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATAWIDTH1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENCHANSYNC0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENCHANSYNC1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENPRBSTST00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENPRBSTST01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENPRBSTST10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENPRBSTST11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENSAMPLEALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENSAMPLEALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQMIX01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQMIX11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQPOLE00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQPOLE01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQPOLE02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQPOLE03
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQPOLE10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQPOLE11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQPOLE12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQPOLE13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXPMASETPHASE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXPMASETPHASE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXSLIDE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXSLIDE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXBUFDIFFCTRL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXBUFDIFFCTRL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXBUFDIFFCTRL02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXBUFDIFFCTRL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXBUFDIFFCTRL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXBUFDIFFCTRL12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXBYPASS8B10B00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXBYPASS8B10B01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXBYPASS8B10B10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXBYPASS8B10B11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARDISPMODE01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARDISPMODE11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARDISPVAL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARDISPVAL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARDISPVAL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARDISPVAL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARISK01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARISK11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCOMSTART0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCOMSTART1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCOMTYPE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCOMTYPE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA010
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA011
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA012
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA013
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA014
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA015
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA08
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA09
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA110
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA111
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA112
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA113
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA114
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA115
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA18
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA19
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATAWIDTH0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATAWIDTH1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDIFFCTRL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDIFFCTRL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDIFFCTRL02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDIFFCTRL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDIFFCTRL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDIFFCTRL12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXENPMAPHASEALIGN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXENPRBSTST00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXENPRBSTST01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXENPRBSTST10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXENPRBSTST11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXINHIBIT0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXINHIBIT1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPMASETPHASE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPOLARITY0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPOLARITY1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DADDR0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DADDR1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DADDR2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DADDR3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DADDR4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DADDR5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DADDR6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DCLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DEN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI14
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI15
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI7
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI8
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DI9
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" DWE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" GTPRESET
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" GTPTEST0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" GTPTEST1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" GTPTEST2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" GTPTEST3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" LOOPBACK00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" LOOPBACK01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" LOOPBACK02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" LOOPBACK10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" LOOPBACK11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" LOOPBACK12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" PLLPOWERDOWN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" PRBSCNTRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" PRBSCNTRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXBUFRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXBUFRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATAWIDTH0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATAWIDTH1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENCHANSYNC0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENCHANSYNC1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENPRBSTST00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENPRBSTST01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENPRBSTST10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENPRBSTST11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENSAMPLEALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENSAMPLEALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQMIX01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQMIX11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQPOLE00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQPOLE01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQPOLE02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQPOLE03
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQPOLE10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQPOLE11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQPOLE12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQPOLE13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXPMASETPHASE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXPMASETPHASE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXSLIDE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXSLIDE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXBUFDIFFCTRL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXBUFDIFFCTRL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXBUFDIFFCTRL02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXBUFDIFFCTRL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXBUFDIFFCTRL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXBUFDIFFCTRL12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXBYPASS8B10B00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXBYPASS8B10B01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXBYPASS8B10B10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXBYPASS8B10B11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARDISPMODE01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARDISPMODE11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARDISPVAL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARDISPVAL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARDISPVAL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARDISPVAL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARISK01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARISK11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCOMSTART0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCOMSTART1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCOMTYPE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCOMTYPE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA010
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA011
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA012
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA013
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA014
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA015
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA08
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA09
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA110
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA111
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA112
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA113
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA114
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA115
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA18
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA19
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATAWIDTH0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATAWIDTH1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDIFFCTRL00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDIFFCTRL01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDIFFCTRL02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDIFFCTRL10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDIFFCTRL11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDIFFCTRL12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXENPMAPHASEALIGN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXENPRBSTST00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXENPRBSTST01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXENPRBSTST10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXENPRBSTST11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXINHIBIT0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXINHIBIT1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPMASETPHASE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPOLARITY0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPOLARITY1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXRESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXRESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<0>" AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<2>" AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<3>" AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<4>" AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<5>" AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<6>" AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<7>" AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DIP0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DIP1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DIP2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DIP3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DIP4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DIP5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DIP6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DIP7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  SSRL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  SSRU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  TIEOFFSSRBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  TIEOFFSSRBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  TIEOFFWEAL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  TIEOFFWEAL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  TIEOFFWEAL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  TIEOFFWEAL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  TIEOFFWEAU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  TIEOFFWEAU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  TIEOFFWEAU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  TIEOFFWEAU3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIB9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  SSRAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  SSRAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  SSRBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  SSRBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBU3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBU4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBU5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBU6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEBU7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIB9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  SSRAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  SSRAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  SSRBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  SSRBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBU3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBU4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBU5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBU6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEBU7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIB9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  SSRAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  SSRAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  SSRBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  SSRBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBU3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBU4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBU5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBU6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEBU7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIB9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  SSRAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  SSRAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  SSRBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  SSRBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBU3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBU4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBU5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBU6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEBU7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2_seen"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_pre"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl_pre"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  REGCEL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  REGCEU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  SSRL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  SSRU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  TIEOFFSSRBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  TIEOFFSSRBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  TIEOFFWEAL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  TIEOFFWEAL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  TIEOFFWEAL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  TIEOFFWEAL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  TIEOFFWEAU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  TIEOFFWEAU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  TIEOFFWEAU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  TIEOFFWEAU3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_fifo"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3"
  A5 ,
  ;
net "GLOBAL_LOGIC1" vcc, 
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAL15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBL15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" REGCEAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" REGCEAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" REGCEBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" REGCEBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAL15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBL15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" REGCEAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" REGCEAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" REGCEBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" REGCEBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAL15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBL15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" REGCEAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" REGCEAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" REGCEBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" REGCEBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAL15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBL15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" REGCEAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" REGCEAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" REGCEBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" REGCEBU ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" D1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" C1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" D1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" C1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" D1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" C1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" C1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" D1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" C1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" C1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" D1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" D1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<0>" CX ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wren" BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" CLKINSEL
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMLINKRSTN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMMACRSTN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMNVRSTN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMTXHOTRESETN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CROSSLINKSEED ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0WAKEN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTX4DWHEADERN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXCOMPLETEN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXCREATEECRCN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXEOPN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXSOPN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MAINPOWER ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTBWREN0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTBWREN1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTBWREN2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTBWREN3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDITSEL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDITSEL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDITSEL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" INTDATAWIDTH
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" PLLLKDETEN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" REFCLKPWRDNB
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCOMMADETUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCOMMADETUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDEC8B10BUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDEC8B10BUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENCHANSYNC0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENEQB0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENEQB1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENMCOMMAALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENMCOMMAALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENPCOMMAALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENPCOMMAALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQMIX00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXEQMIX10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXENC8B10BUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXENC8B10BUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPREEMPHASIS00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPREEMPHASIS01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPREEMPHASIS02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPREEMPHASIS10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPREEMPHASIS11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPREEMPHASIS12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" INTDATAWIDTH
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" PLLLKDETEN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" REFCLKPWRDNB
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCOMMADETUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCOMMADETUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDEC8B10BUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDEC8B10BUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENEQB0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENEQB1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENMCOMMAALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENMCOMMAALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENPCOMMAALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENPCOMMAALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQMIX00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXEQMIX10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXENC8B10BUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXENC8B10BUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPREEMPHASIS00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPREEMPHASIS01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPREEMPHASIS02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPREEMPHASIS10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPREEMPHASIS11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPREEMPHASIS12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" INTDATAWIDTH
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" PLLLKDETEN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" REFCLKPWRDNB
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCOMMADETUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCOMMADETUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDEC8B10BUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDEC8B10BUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENEQB0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENEQB1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENMCOMMAALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENMCOMMAALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENPCOMMAALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENPCOMMAALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQMIX00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXEQMIX10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXENC8B10BUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXENC8B10BUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPREEMPHASIS00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPREEMPHASIS01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPREEMPHASIS02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPREEMPHASIS10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPREEMPHASIS11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPREEMPHASIS12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" INTDATAWIDTH
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" PLLLKDETEN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" REFCLKPWRDNB
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCOMMADETUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCOMMADETUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDEC8B10BUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDEC8B10BUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENEQB0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENEQB1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENMCOMMAALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENMCOMMAALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENPCOMMAALIGN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENPCOMMAALIGN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQMIX00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXEQMIX10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXENC8B10BUSE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXENC8B10BUSE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPREEMPHASIS00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPREEMPHASIS01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPREEMPHASIS02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPREEMPHASIS10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPREEMPHASIS11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPREEMPHASIS12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  REGCEL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  REGCEU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  REGCEAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  REGCEAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  REGCEBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  REGCEBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  REGCEAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  REGCEAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  REGCEBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  REGCEBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  REGCEAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  REGCEAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  REGCEBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  REGCEBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  REGCEAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  REGCEAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  REGCEBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  REGCEBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_linkdown_hot_reset_reg_n"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num<0>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num<0>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEU3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEU4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEU5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEU6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WEU7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_src_rdy_o"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_fifo_change"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  C6 ,
  ;
net "LED_4_lane_n" , cfg " _BELSIG:PAD,PAD,LED_4_lane_n:LED_4_lane_n",
  ;
net "LED_4_lane_n_c" , 
  outpin "LED_4_lane_n_c" OQ ,
  inpin "LED_4_lane_n" O ,
  ;
net "LED_8_lane_n" , cfg " _BELSIG:PAD,PAD,LED_8_lane_n:LED_8_lane_n",
  ;
net "LED_8_lane_n_c" , 
  outpin "LED_8_lane_n_c" OQ ,
  inpin "LED_8_lane_n" O ,
  ;
net "LED_link_up_n" , cfg " _BELSIG:PAD,PAD,LED_link_up_n:LED_link_up_n",
  ;
net "V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP" , 
  outpin "sys_clk_p" O ,
  inpin "refclk_ibuf" IP ,
  ;
net "V5_IBUFDS_GT_RETARGET_ML_IBUF_2_ML_NEW_IN" , 
  outpin "sys_clk_n" O ,
  inpin "refclk_ibuf" IN ,
  ;
net "app/PIO/N11" , 
  outpin "app/PIO/PIO_EP/EP_RX/N1" C ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" B6 ,
  ;
net "app/PIO/N2018" , 
  outpin "app/PIO/N2018" A ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" B6 ,
  ;
net "app/PIO/N2026" , 
  outpin "app/PIO/PIO_EP/EP_RX/state_FFd3" B ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" A5 ,
  ;
net "app/PIO/N2028" , 
  outpin "app/PIO/N2405" C ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" A5 ,
  ;
net "app/PIO/N2399" , 
  outpin "app/PIO/PIO_EP/EP_TX/compl_done_o" A ,
  inpin "trn_td_c<33>" B5 ,
  ;
net "app/PIO/N2401" , 
  outpin "app/PIO/N2401" B ,
  inpin "trn_td_c<33>" A5 ,
  ;
net "app/PIO/N2405" , 
  outpin "app/PIO/N2405" D ,
  inpin "app/PIO/N2405" C1 ,
  ;
net "app/PIO/N2407" , 
  outpin "app/PIO/PIO_EP/EP_RX/state_FFd2" B ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/_and0000" , 
  outpin "app/PIO/PIO_EP/EP_MEM/_and0000" A ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBL0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBL1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBL2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBL3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBU0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBU1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBU2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" WEBU3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/_and0001" , 
  outpin "app/PIO/PIO_EP/EP_MEM/_and0001" D ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBL0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBL1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBL2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBL3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBU0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBU1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBU2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" WEBU3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/_and0002" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" C ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBL0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBL1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBL2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBL3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBU0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBU1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBU2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" WEBU3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/_and0003" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" A ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBL0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBL1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBL2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBL3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBU0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBU1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBU2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" WEBU3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/_cmp_eq0000" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  A ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ENBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ENBU ,
  ;
net "app/PIO/PIO_EP/EP_MEM/_cmp_eq0001" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  A ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ENBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ENBU ,
  ;
net "app/PIO/PIO_EP/EP_MEM/_cmp_eq0002" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" D ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ENBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ENBU ,
  ;
net "app/PIO/PIO_EP/EP_MEM/_cmp_eq0003" , 
  outpin "app/PIO/PIO_EP/EP_MEM/_cmp_eq0003" A ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ENBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ENBU ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<0>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB0 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<10>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB10 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB11 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<12>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB12 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" DQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB13 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<14>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB14 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB15 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<16>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB16 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB16 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB16 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB16 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB17 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB17 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB17 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB17 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<18>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB18 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB18 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB18 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB18 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB19 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB19 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB19 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB19 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB1 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<20>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB20 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB20 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB20 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB20 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB21 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB21 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB21 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB21 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<22>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB22 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB22 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB22 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB22 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB23 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB23 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB23 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB23 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<24>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB24 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB24 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB24 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB24 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB25 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB25 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB25 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB25 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<26>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB26 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB26 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB26 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB26 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB27 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB27 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB27 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB27 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<28>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB28 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB28 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB28 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB28 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB29 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB29 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB29 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB29 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<2>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<30>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB30 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB30 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB30 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB30 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB31 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB31 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB31 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB31 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<4>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<6>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB7 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<8>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB8 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data<9>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DIB9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DIB9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DIB9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DIB9 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/post_wr_data_cmp_eq0000" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_9_1" A ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" CE ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<0>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<10>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<12>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" C5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<13>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<14>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<16>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<17>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<18>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<20>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<22>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<24>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" DQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<26>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<28>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" DQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<2>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<30>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<4>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<6>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" C5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<8>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/pre_wr_data_cmp_eq0000" , 
  outpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data_cmp_eq0000" A ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" CE ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" CE ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA0 ,
  inpin "trn_td_c<24>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<10>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA10 ,
  inpin "trn_td_c<18>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<11>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA11 ,
  inpin "trn_td_c<19>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<12>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA12 ,
  inpin "trn_td_c<21>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<13>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA13 ,
  inpin "trn_td_c<21>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<14>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA14 ,
  inpin "trn_td_c<22>" C5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<15>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA15 ,
  inpin "trn_td_c<23>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<16>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA16 ,
  inpin "trn_td_c<8>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<17>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA17 ,
  inpin "trn_td_c<9>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<18>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA18 ,
  inpin "trn_td_c<13>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<19>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA19 ,
  inpin "trn_td_c<11>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA1 ,
  inpin "trn_td_c<25>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<20>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA20 ,
  inpin "trn_td_c<12>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<21>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA21 ,
  inpin "trn_td_c<13>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<22>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA22 ,
  inpin "trn_td_c<15>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<23>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA23 ,
  inpin "trn_td_c<15>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<24>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA24 ,
  inpin "trn_td_c<0>" C5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<25>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA25 ,
  inpin "trn_td_c<1>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<26>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA26 ,
  inpin "trn_td_c<2>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<27>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA27 ,
  inpin "trn_td_c<3>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<28>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA28 ,
  inpin "trn_td_c<5>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<29>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA29 ,
  inpin "trn_td_c<5>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA2 ,
  inpin "trn_td_c<26>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<30>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA30 ,
  inpin "trn_td_c<6>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<31>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA31 ,
  inpin "trn_td_c<6>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA3 ,
  inpin "trn_td_c<28>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<4>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA4 ,
  inpin "trn_td_c<28>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<5>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA5 ,
  inpin "trn_td_c<29>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<6>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA6 ,
  inpin "trn_td_c<31>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<7>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA7 ,
  inpin "trn_td_c<31>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<8>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA8 ,
  inpin "trn_td_c<26>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data0_o<9>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOA9 ,
  inpin "trn_td_c<18>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA0 ,
  inpin "trn_td_c<24>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<10>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA10 ,
  inpin "trn_td_c<18>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<11>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA11 ,
  inpin "trn_td_c<19>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<12>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA12 ,
  inpin "trn_td_c<21>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<13>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA13 ,
  inpin "trn_td_c<21>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<14>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA14 ,
  inpin "trn_td_c<22>" C3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<15>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA15 ,
  inpin "trn_td_c<23>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<16>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA16 ,
  inpin "trn_td_c<8>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<17>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA17 ,
  inpin "trn_td_c<9>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<18>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA18 ,
  inpin "trn_td_c<13>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<19>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA19 ,
  inpin "trn_td_c<11>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA1 ,
  inpin "trn_td_c<25>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<20>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA20 ,
  inpin "trn_td_c<12>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<21>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA21 ,
  inpin "trn_td_c<13>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<22>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA22 ,
  inpin "trn_td_c<15>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<23>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA23 ,
  inpin "trn_td_c<15>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<24>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA24 ,
  inpin "trn_td_c<0>" C3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<25>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA25 ,
  inpin "trn_td_c<1>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<26>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA26 ,
  inpin "trn_td_c<2>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<27>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA27 ,
  inpin "trn_td_c<3>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<28>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA28 ,
  inpin "trn_td_c<5>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<29>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA29 ,
  inpin "trn_td_c<5>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA2 ,
  inpin "trn_td_c<26>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<30>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA30 ,
  inpin "trn_td_c<6>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<31>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA31 ,
  inpin "trn_td_c<6>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA3 ,
  inpin "trn_td_c<28>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<4>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA4 ,
  inpin "trn_td_c<28>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<5>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA5 ,
  inpin "trn_td_c<29>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<6>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA6 ,
  inpin "trn_td_c<31>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<7>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA7 ,
  inpin "trn_td_c<31>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<8>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA8 ,
  inpin "trn_td_c<26>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data1_o<9>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOA9 ,
  inpin "trn_td_c<18>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA0 ,
  inpin "trn_td_c<24>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<10>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA10 ,
  inpin "trn_td_c<18>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<11>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA11 ,
  inpin "trn_td_c<19>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<12>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA12 ,
  inpin "trn_td_c<21>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<13>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA13 ,
  inpin "trn_td_c<21>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<14>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA14 ,
  inpin "trn_td_c<22>" C4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<15>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA15 ,
  inpin "trn_td_c<23>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<16>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA16 ,
  inpin "trn_td_c<8>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<17>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA17 ,
  inpin "trn_td_c<9>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<18>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA18 ,
  inpin "trn_td_c<13>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<19>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA19 ,
  inpin "trn_td_c<11>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA1 ,
  inpin "trn_td_c<25>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<20>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA20 ,
  inpin "trn_td_c<12>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<21>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA21 ,
  inpin "trn_td_c<13>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<22>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA22 ,
  inpin "trn_td_c<15>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<23>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA23 ,
  inpin "trn_td_c<15>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<24>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA24 ,
  inpin "trn_td_c<0>" C4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<25>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA25 ,
  inpin "trn_td_c<1>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<26>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA26 ,
  inpin "trn_td_c<2>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<27>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA27 ,
  inpin "trn_td_c<3>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<28>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA28 ,
  inpin "trn_td_c<5>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<29>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA29 ,
  inpin "trn_td_c<5>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA2 ,
  inpin "trn_td_c<26>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<30>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA30 ,
  inpin "trn_td_c<6>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<31>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA31 ,
  inpin "trn_td_c<6>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA3 ,
  inpin "trn_td_c<28>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<4>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA4 ,
  inpin "trn_td_c<28>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<5>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA5 ,
  inpin "trn_td_c<29>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<6>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA6 ,
  inpin "trn_td_c<31>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<7>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA7 ,
  inpin "trn_td_c<31>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<8>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA8 ,
  inpin "trn_td_c<26>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data2_o<9>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOA9 ,
  inpin "trn_td_c<18>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA0 ,
  inpin "trn_td_c<24>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<10>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA10 ,
  inpin "trn_td_c<18>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<11>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA11 ,
  inpin "trn_td_c<19>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<12>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA12 ,
  inpin "trn_td_c<21>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<13>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA13 ,
  inpin "trn_td_c<21>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<14>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA14 ,
  inpin "trn_td_c<22>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<15>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA15 ,
  inpin "trn_td_c<23>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<16>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA16 ,
  inpin "trn_td_c<8>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<17>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA17 ,
  inpin "trn_td_c<9>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<18>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA18 ,
  inpin "trn_td_c<13>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<19>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA19 ,
  inpin "trn_td_c<11>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA1 ,
  inpin "trn_td_c<25>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<20>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA20 ,
  inpin "trn_td_c<12>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<21>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA21 ,
  inpin "trn_td_c<13>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<22>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA22 ,
  inpin "trn_td_c<15>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<23>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA23 ,
  inpin "trn_td_c<15>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<24>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA24 ,
  inpin "trn_td_c<0>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<25>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA25 ,
  inpin "trn_td_c<1>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<26>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA26 ,
  inpin "trn_td_c<2>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<27>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA27 ,
  inpin "trn_td_c<3>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<28>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA28 ,
  inpin "trn_td_c<5>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<29>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA29 ,
  inpin "trn_td_c<5>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA2 ,
  inpin "trn_td_c<26>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<30>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA30 ,
  inpin "trn_td_c<6>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<31>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA31 ,
  inpin "trn_td_c<6>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA3 ,
  inpin "trn_td_c<28>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<4>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA4 ,
  inpin "trn_td_c<28>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<5>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA5 ,
  inpin "trn_td_c<29>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<6>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA6 ,
  inpin "trn_td_c<31>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<7>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA7 ,
  inpin "trn_td_c<31>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<8>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA8 ,
  inpin "trn_td_c<26>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rd_data3_o<9>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOA9 ,
  inpin "trn_td_c<18>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/rst_n_inv" , 
  outpin "trn_lnk_up_n_c" A ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" SR ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data0_en" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data2_en" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data3_en" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_compl_o" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/req_td_o" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<6>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_9_1" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<8>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" SR ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_en_o" SR ,
  inpin "app/PIO/PIO_EP/EP_TX/compl_done_o" SR ,
  inpin "app/PIO/PIO_EP/EP_TX/req_compl_q" SR ,
  inpin "app/PIO/PIO_EP/EP_TX/state<0>" SR ,
  inpin "trn_rdst_rdy_n_c" SR ,
  inpin "trn_td_c<0>" SR ,
  inpin "trn_td_c<11>" SR ,
  inpin "trn_td_c<12>" SR ,
  inpin "trn_td_c<13>" SR ,
  inpin "trn_td_c<15>" SR ,
  inpin "trn_td_c<18>" SR ,
  inpin "trn_td_c<19>" SR ,
  inpin "trn_td_c<1>" SR ,
  inpin "trn_td_c<21>" SR ,
  inpin "trn_td_c<22>" SR ,
  inpin "trn_td_c<23>" SR ,
  inpin "trn_td_c<24>" SR ,
  inpin "trn_td_c<25>" SR ,
  inpin "trn_td_c<26>" SR ,
  inpin "trn_td_c<28>" SR ,
  inpin "trn_td_c<29>" SR ,
  inpin "trn_td_c<2>" SR ,
  inpin "trn_td_c<31>" SR ,
  inpin "trn_td_c<33>" SR ,
  inpin "trn_td_c<37>" SR ,
  inpin "trn_td_c<39>" SR ,
  inpin "trn_td_c<3>" SR ,
  inpin "trn_td_c<43>" SR ,
  inpin "trn_td_c<45>" SR ,
  inpin "trn_td_c<47>" SR ,
  inpin "trn_td_c<49>" SR ,
  inpin "trn_td_c<51>" SR ,
  inpin "trn_td_c<53>" SR ,
  inpin "trn_td_c<54>" SR ,
  inpin "trn_td_c<56>" SR ,
  inpin "trn_td_c<58>" SR ,
  inpin "trn_td_c<5>" SR ,
  inpin "trn_td_c<60>" SR ,
  inpin "trn_td_c<62>" SR ,
  inpin "trn_td_c<63>" SR ,
  inpin "trn_td_c<6>" SR ,
  inpin "trn_td_c<8>" SR ,
  inpin "trn_td_c<9>" SR ,
  inpin "trn_teof_n_c" SR ,
  inpin "trn_tsof_n_c" SR ,
  inpin "trn_tsrc_dsc_n_c" SR ,
  inpin "trn_tsrc_rdy_n_c" SR ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<0>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<10>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<11>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<12>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<13>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<14>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<15>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" C4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<16>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB16 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<17>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB17 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<18>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB18 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<19>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB19 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<1>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<20>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB20 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<21>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB21 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<22>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB22 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<23>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB23 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<24>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB24 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" C4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<25>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB25 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<26>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB26 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<27>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB27 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<28>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB28 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" C4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<29>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB29 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<2>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<30>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB30 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<31>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB31 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<3>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<4>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<5>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<6>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<7>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<8>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data0<9>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" DOB9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<0>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<10>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<11>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<12>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<13>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<14>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<15>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" C5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<16>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB16 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<17>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB17 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<18>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB18 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<19>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB19 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<1>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<20>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB20 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<21>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB21 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<22>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB22 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<23>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB23 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<24>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB24 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" C5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<25>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB25 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<26>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB26 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<27>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB27 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<28>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB28 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" C5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<29>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB29 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" D5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<2>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<30>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB30 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<31>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB31 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<3>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<4>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<5>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<6>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<7>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<8>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data1<9>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" DOB9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<0>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<10>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<11>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<12>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<13>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<14>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<15>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<16>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB16 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<17>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB17 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<18>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB18 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<19>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB19 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<1>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<20>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB20 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<21>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB21 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<22>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB22 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<23>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB23 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<24>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB24 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<25>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB25 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<26>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB26 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<27>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB27 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<28>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB28 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<29>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB29 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<2>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<30>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB30 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<31>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB31 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<3>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<4>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<5>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<6>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<7>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<8>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data2<9>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" DOB9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<0>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB0 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<10>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<11>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<12>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<13>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<14>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<15>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB15 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" C2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<16>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB16 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<17>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB17 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<18>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB18 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<19>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB19 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<1>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<20>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB20 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<21>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB21 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<22>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB22 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<23>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB23 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<24>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB24 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" C2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<25>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB25 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" D2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<26>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB26 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<27>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB27 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<28>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB28 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" C2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<29>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB29 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" D2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<2>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB2 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<30>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB30 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<31>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB31 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<3>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<4>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<5>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<6>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<7>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<8>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/w_pre_wr_data3<9>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" DOB9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" , 
  outpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" DQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data_cmp_eq0000" A6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_9_1" A6 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd2" , 
  outpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data_cmp_eq0000" A5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" C4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" DX ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_9_1" A5 ,
  ;
net "app/PIO/PIO_EP/EP_MEM/write_en" , 
  outpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/_and0000" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/_and0001" D4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" A4 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" A4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" C4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N01" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_td_o" B ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_td_o" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" B1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N1" , 
  outpin "app/PIO/PIO_EP/EP_RX/N1" D ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<8>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" C5 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N14" , 
  outpin "app/PIO/PIO_EP/EP_RX/state_FFd1" B ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" A6 ,
  inpin "trn_rdst_rdy_n_c" D6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N16" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" D ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" A5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<8>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N18" , 
  outpin "app/PIO/PIO_EP/EP_RX/N18" B ,
  inpin "app/PIO/N2405" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/N18" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_td_o" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<6>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N19" , 
  outpin "app/PIO/PIO_EP/EP_RX/state_FFd1" D ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" B5 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N2" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" D ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N22" , 
  outpin "app/PIO/PIO_EP/EP_RX/N22" C ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<8>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" C3 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N23" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" B ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" A6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N24" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" C ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" B3 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N26" , 
  outpin "app/PIO/PIO_EP/EP_RX/N26" B ,
  inpin "trn_rdst_rdy_n_c" D3 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N27" , 
  outpin "app/PIO/PIO_EP/EP_RX/state_FFd1" C ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" C5 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N3" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" B ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data0_en" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data2_en" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data3_en" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" B6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/N34" , 
  outpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" B ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<6>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/rd_data0_en" , 
  outpin "app/PIO/PIO_EP/EP_RX/rd_data0_en" DQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ENAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ENAU ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data0_en" D4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/rd_data1_en" , 
  outpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" DQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ENAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ENAU ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" D4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/rd_data2_en" , 
  outpin "app/PIO/PIO_EP/EP_RX/rd_data2_en" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ENAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ENAU ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data2_en" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/rd_data3_en" , 
  outpin "app/PIO/PIO_EP/EP_RX/rd_data3_en" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ENAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ENAU ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data3_en" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/region_select<0>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" B ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data0_en" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" D2 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data2_en" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data3_en" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" C1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/region_select<1>" , 
  outpin "app/PIO/PIO_EP/EP_RX/region_select<1>" D ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data0_en" D2 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data2_en" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data3_en" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" A3 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAL14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAU14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAL14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAU14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAL14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAU14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAL14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAU14 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" A4 ,
  inpin "trn_td_c<0>" C1 ,
  inpin "trn_td_c<11>" B1 ,
  inpin "trn_td_c<12>" D1 ,
  inpin "trn_td_c<13>" B1 ,
  inpin "trn_td_c<13>" D1 ,
  inpin "trn_td_c<15>" B1 ,
  inpin "trn_td_c<15>" D1 ,
  inpin "trn_td_c<18>" B1 ,
  inpin "trn_td_c<18>" D1 ,
  inpin "trn_td_c<19>" D1 ,
  inpin "trn_td_c<1>" B1 ,
  inpin "trn_td_c<21>" B1 ,
  inpin "trn_td_c<21>" D1 ,
  inpin "trn_td_c<22>" C1 ,
  inpin "trn_td_c<23>" B1 ,
  inpin "trn_td_c<24>" B1 ,
  inpin "trn_td_c<25>" B1 ,
  inpin "trn_td_c<26>" B1 ,
  inpin "trn_td_c<26>" D1 ,
  inpin "trn_td_c<28>" B1 ,
  inpin "trn_td_c<28>" D1 ,
  inpin "trn_td_c<29>" B1 ,
  inpin "trn_td_c<2>" D1 ,
  inpin "trn_td_c<31>" B1 ,
  inpin "trn_td_c<31>" D1 ,
  inpin "trn_td_c<3>" B1 ,
  inpin "trn_td_c<5>" B1 ,
  inpin "trn_td_c<5>" D1 ,
  inpin "trn_td_c<6>" B1 ,
  inpin "trn_td_c<6>" D1 ,
  inpin "trn_td_c<8>" B1 ,
  inpin "trn_td_c<9>" B1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" A4 ,
  inpin "trn_td_c<0>" C2 ,
  inpin "trn_td_c<11>" B2 ,
  inpin "trn_td_c<12>" D2 ,
  inpin "trn_td_c<13>" B2 ,
  inpin "trn_td_c<13>" D2 ,
  inpin "trn_td_c<15>" B2 ,
  inpin "trn_td_c<15>" D2 ,
  inpin "trn_td_c<18>" B2 ,
  inpin "trn_td_c<18>" D2 ,
  inpin "trn_td_c<19>" D2 ,
  inpin "trn_td_c<1>" B2 ,
  inpin "trn_td_c<21>" B2 ,
  inpin "trn_td_c<21>" D2 ,
  inpin "trn_td_c<22>" C2 ,
  inpin "trn_td_c<23>" B2 ,
  inpin "trn_td_c<24>" B2 ,
  inpin "trn_td_c<25>" B2 ,
  inpin "trn_td_c<26>" B2 ,
  inpin "trn_td_c<26>" D2 ,
  inpin "trn_td_c<28>" B2 ,
  inpin "trn_td_c<28>" D2 ,
  inpin "trn_td_c<29>" B2 ,
  inpin "trn_td_c<2>" D2 ,
  inpin "trn_td_c<31>" B2 ,
  inpin "trn_td_c<31>" D2 ,
  inpin "trn_td_c<3>" B2 ,
  inpin "trn_td_c<5>" B2 ,
  inpin "trn_td_c<5>" D2 ,
  inpin "trn_td_c<6>" B2 ,
  inpin "trn_td_c<6>" D2 ,
  inpin "trn_td_c<8>" B2 ,
  inpin "trn_td_c<9>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_addr_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAU6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAU6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAU6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAU6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" C4 ,
  inpin "trn_td_c<37>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" DQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAU7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAU7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAU7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAU7 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" D4 ,
  inpin "trn_td_c<37>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_addr_o<4>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAL8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAU8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAL8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAU8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAL8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAU8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAL8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAU8 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" A4 ,
  inpin "trn_td_c<37>" C2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_addr_o<5>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAL9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAU9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAL9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAU9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAL9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAU9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAL9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAU9 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" B4 ,
  inpin "trn_td_c<37>" D2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_addr_o<6>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAL10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAU10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAL10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAU10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAL10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAU10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAL10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAU10 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" A4 ,
  inpin "trn_td_c<39>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_addr_o<7>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAL11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAU11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAL11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAU11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAL11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAU11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAL11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAU11 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_addr_o<8>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAL12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAU12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAL12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAU12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAL12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAU12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAL12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAU12 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_addr_o<9>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAL13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRAU13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAL13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRAU13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAL13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRAU13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAL13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRAU13 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_attr_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" A4 ,
  inpin "trn_td_c<45>" A1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" B4 ,
  inpin "trn_td_c<45>" B1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_be_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" AQ ,
  inpin "app/PIO/N2401" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" A4 ,
  inpin "app/PIO/PIO_EP/EP_TX/compl_done_o" A4 ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<24>_map15" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_be_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" BQ ,
  inpin "app/PIO/N2401" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" B4 ,
  inpin "app/PIO/PIO_EP/EP_TX/compl_done_o" A3 ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<16>_map15" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" D3 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_be_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" CQ ,
  inpin "app/PIO/N2401" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" C4 ,
  inpin "app/PIO/PIO_EP/EP_TX/compl_done_o" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" D6 ,
  inpin "trn_td_c<11>" A3 ,
  inpin "trn_td_c<12>" C3 ,
  inpin "trn_td_c<13>" A3 ,
  inpin "trn_td_c<13>" C3 ,
  inpin "trn_td_c<15>" A3 ,
  inpin "trn_td_c<15>" C3 ,
  inpin "trn_td_c<8>" A3 ,
  inpin "trn_td_c<9>" A3 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_be_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" DQ ,
  inpin "app/PIO/N2401" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" D4 ,
  inpin "app/PIO/PIO_EP/EP_TX/compl_done_o" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" D5 ,
  inpin "trn_td_c<2>" A6 ,
  inpin "trn_td_c<3>" A3 ,
  inpin "trn_td_c<5>" A3 ,
  inpin "trn_td_c<5>" C3 ,
  inpin "trn_td_c<6>" A3 ,
  inpin "trn_td_c<6>" C3 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_compl_o" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_compl_o" AQ ,
  inpin "app/PIO/PIO_EP/EP_TX/req_compl_q" DX ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_compl_o_mux0000" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_compl_o_mux0000" A ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data0_en" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data2_en" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data3_en" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_compl_o" AX ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_ep_o" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_ep_o" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" C4 ,
  inpin "trn_td_c<47>" C1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_len_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" A4 ,
  inpin "trn_td_c<33>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_len_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" B4 ,
  inpin "trn_td_c<33>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_len_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" A4 ,
  inpin "trn_td_c<37>" A1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_len_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" B4 ,
  inpin "trn_td_c<37>" B1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_len_o<4>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" A4 ,
  inpin "trn_td_c<37>" C1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_len_o<5>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" B4 ,
  inpin "trn_td_c<37>" D1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_len_o<6>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" A4 ,
  inpin "trn_td_c<39>" A1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_len_o<7>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" B4 ,
  inpin "trn_td_c<39>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_len_o<8>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" A4 ,
  inpin "trn_td_c<47>" A1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_len_o<9>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" B4 ,
  inpin "trn_td_c<47>" B1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_ep_o" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" A4 ,
  inpin "trn_td_c<49>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<10>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" A4 ,
  inpin "trn_td_c<58>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" B4 ,
  inpin "trn_td_c<60>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<12>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" A4 ,
  inpin "trn_td_c<60>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" B4 ,
  inpin "trn_td_c<62>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<14>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" B4 ,
  inpin "trn_td_c<62>" B5 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" C4 ,
  inpin "trn_td_c<63>" D6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_ep_o" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" B4 ,
  inpin "trn_td_c<49>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" A4 ,
  inpin "trn_td_c<51>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" B4 ,
  inpin "trn_td_c<51>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<4>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" A4 ,
  inpin "trn_td_c<53>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" B4 ,
  inpin "trn_td_c<53>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<6>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" C4 ,
  inpin "trn_td_c<54>" C2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" D4 ,
  inpin "trn_td_c<56>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<8>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" A4 ,
  inpin "trn_td_c<56>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" B4 ,
  inpin "trn_td_c<58>" A5 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tag_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" A4 ,
  inpin "trn_td_c<47>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" B4 ,
  inpin "trn_td_c<47>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tag_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" A4 ,
  inpin "trn_td_c<43>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" B4 ,
  inpin "trn_td_c<43>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tag_o<4>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" A4 ,
  inpin "trn_td_c<45>" A2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" B4 ,
  inpin "trn_td_c<45>" B2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tag_o<6>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" A4 ,
  inpin "trn_td_c<47>" C2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" B4 ,
  inpin "trn_td_c<47>" D2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tc_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" C4 ,
  inpin "trn_td_c<53>" A1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" D4 ,
  inpin "trn_td_c<53>" B1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" A4 ,
  inpin "trn_td_c<54>" C1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_tc_o_not0000" , 
  outpin "app/PIO/PIO_EP/EP_RX/state_FFd3" C ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/req_td_o" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<6>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" CE ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" CE ,
  ;
net "app/PIO/PIO_EP/EP_RX/req_td_o" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_td_o" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_td_o" A4 ,
  inpin "trn_td_c<47>" D1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/state_FFd1" , 
  outpin "app/PIO/PIO_EP/EP_RX/state_FFd1" AQ ,
  inpin "app/PIO/N2405" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/N22" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/N22" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/N26" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_compl_o_mux0000" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" A4 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map17" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_en_o" A6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/state_FFd2" , 
  outpin "app/PIO/PIO_EP/EP_RX/state_FFd2" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/N22" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/N22" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_compl_o_mux0000" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" A4 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_en_o" A3 ,
  ;
net "app/PIO/PIO_EP/EP_RX/state_FFd3" , 
  outpin "app/PIO/PIO_EP/EP_RX/state_FFd3" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" D4 ,
  inpin "app/PIO/PIO_EP/EP_RX/N22" A4 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_compl_o_mux0000" A4 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" D4 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" A4 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" C4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" D4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" D4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_en_o" A5 ,
  ;
net "app/PIO/PIO_EP/EP_RX/state_cmp_eq0001" , 
  outpin "app/PIO/PIO_EP/EP_RX/N1" B ,
  inpin "app/PIO/N2405" D4 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" D2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" D2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" D2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_td_o" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_RX/tlp_type<1>" , 
  outpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" AQ ,
  inpin "app/PIO/N2018" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/tlp_type<5>" , 
  outpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" BQ ,
  inpin "app/PIO/N2018" A4 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/tlp_type<6>" , 
  outpin "app/PIO/PIO_EP/EP_RX/tlp_type<6>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<6>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/tlp_type<7>" , 
  outpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" AQ ,
  inpin "app/PIO/N2018" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map14" , 
  outpin "app/PIO/PIO_EP/EP_RX/N22" A ,
  inpin "trn_rdst_rdy_n_c" D4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map17" , 
  outpin "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map17" D ,
  inpin "trn_rdst_rdy_n_c" D5 ,
  ;
net "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map5" , 
  outpin "app/PIO/PIO_EP/EP_RX/N18" A ,
  inpin "trn_rdst_rdy_n_c" D1 ,
  ;
net "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map8" , 
  outpin "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map8" D ,
  inpin "trn_rdst_rdy_n_c" D2 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBU6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBU6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBU6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBL6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBU6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/_and0000" A6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/_and0001" D6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/_cmp_eq0003" A5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" C3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" C3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" D3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" C3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" D3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" B3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" A3 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" A4 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  A5 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBU7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBU7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBU7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBL7 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBU7 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBL8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBU8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBL8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBU8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBL8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBU8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBL8 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBU8 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" C4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" DQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBL9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBU9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBL9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBU9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBL9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBU9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBL9 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBU9 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o<4>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBL10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBU10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBL10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBU10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBL10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBU10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBL10 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBU10 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" C4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" DQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBL11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBU11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBL11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBU11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBL11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBU11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBL11 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBU11 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o<6>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBL12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBU12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBL12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBU12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBL12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBU12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBL12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBU12 ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o<7>" , 
  outpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBL13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBU13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBL13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBU13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBL13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBU13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBL13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBU13 ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o<8>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBL14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" ADDRBU14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBL14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" ADDRBU14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBL14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" ADDRBU14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBL14 ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" ADDRBU14 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o<9>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/_cmp_eq0003" A6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" A6 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" C1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" C1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" D1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" C1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" D1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" B1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" A1 ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  A6 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" C5 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o_9_1" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_9_1" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/_and0000" A5 ,
  inpin "app/PIO/PIO_EP/EP_MEM/_and0001" D5 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<10>" , 
  outpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" A ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" CX ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" CX ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_addr_o_mux0000<9>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" C ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" BX ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_9_1" BX ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_be_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" C4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" C4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" D4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_be_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" B4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" A4 ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<0>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<10>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<12>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<14>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" C4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" DQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" D4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<16>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<18>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<1>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<20>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<22>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<24>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<26>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<28>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<2>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<30>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<4>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<6>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<8>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<8>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<8>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" CQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" C4 ,
  ;
net "app/PIO/PIO_EP/EP_RX/wr_en_o" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_en_o" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" B3 ,
  ;
net "app/PIO/PIO_EP/EP_TX/N5" , 
  outpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" C ,
  inpin "trn_td_c<37>" A3 ,
  inpin "trn_td_c<37>" B3 ,
  inpin "trn_td_c<37>" C3 ,
  inpin "trn_td_c<37>" D3 ,
  inpin "trn_td_c<39>" A3 ,
  inpin "trn_td_c<45>" A3 ,
  inpin "trn_td_c<45>" B3 ,
  inpin "trn_td_c<47>" A3 ,
  inpin "trn_td_c<47>" B3 ,
  inpin "trn_td_c<47>" C3 ,
  inpin "trn_td_c<47>" D3 ,
  inpin "trn_td_c<53>" A3 ,
  inpin "trn_td_c<53>" B3 ,
  inpin "trn_td_c<54>" C3 ,
  ;
net "app/PIO/PIO_EP/EP_TX/N7" , 
  outpin "trn_td_c<54>" D ,
  inpin "trn_td_c<0>" B5 ,
  inpin "trn_td_c<19>" C5 ,
  inpin "trn_td_c<1>" A5 ,
  inpin "trn_td_c<21>" A5 ,
  inpin "trn_td_c<21>" C5 ,
  inpin "trn_td_c<22>" B5 ,
  inpin "trn_td_c<23>" A5 ,
  inpin "trn_td_c<24>" A5 ,
  inpin "trn_td_c<25>" A5 ,
  inpin "trn_td_c<26>" C5 ,
  inpin "trn_td_c<28>" A5 ,
  inpin "trn_td_c<28>" C5 ,
  inpin "trn_td_c<29>" A5 ,
  inpin "trn_td_c<2>" C5 ,
  inpin "trn_td_c<31>" A5 ,
  inpin "trn_td_c<31>" C5 ,
  inpin "trn_td_c<33>" A6 ,
  inpin "trn_td_c<33>" B6 ,
  inpin "trn_td_c<37>" A6 ,
  inpin "trn_td_c<37>" B6 ,
  inpin "trn_td_c<37>" C6 ,
  inpin "trn_td_c<37>" D6 ,
  inpin "trn_td_c<39>" A6 ,
  inpin "trn_td_c<45>" A6 ,
  inpin "trn_td_c<45>" B6 ,
  inpin "trn_td_c<47>" A6 ,
  inpin "trn_td_c<47>" B6 ,
  inpin "trn_td_c<47>" C6 ,
  inpin "trn_td_c<47>" D6 ,
  inpin "trn_td_c<53>" A6 ,
  inpin "trn_td_c<53>" B6 ,
  inpin "trn_td_c<54>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/N9" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" B ,
  inpin "trn_td_c<18>" A5 ,
  inpin "trn_td_c<18>" C5 ,
  inpin "trn_td_c<19>" C3 ,
  inpin "trn_td_c<21>" A3 ,
  inpin "trn_td_c<21>" C3 ,
  inpin "trn_td_c<22>" B3 ,
  inpin "trn_td_c<23>" A3 ,
  inpin "trn_td_c<24>" A3 ,
  inpin "trn_td_c<25>" A3 ,
  inpin "trn_td_c<26>" A5 ,
  inpin "trn_td_c<26>" C3 ,
  inpin "trn_td_c<28>" A3 ,
  inpin "trn_td_c<28>" C3 ,
  inpin "trn_td_c<29>" A3 ,
  inpin "trn_td_c<31>" A3 ,
  inpin "trn_td_c<31>" C3 ,
  inpin "trn_td_c<37>" A5 ,
  inpin "trn_td_c<37>" B5 ,
  inpin "trn_td_c<37>" C5 ,
  inpin "trn_td_c<37>" D5 ,
  inpin "trn_td_c<39>" A5 ,
  inpin "trn_td_c<45>" A5 ,
  inpin "trn_td_c<45>" B5 ,
  inpin "trn_td_c<47>" A5 ,
  inpin "trn_td_c<47>" B5 ,
  inpin "trn_td_c<47>" C5 ,
  inpin "trn_td_c<47>" D5 ,
  inpin "trn_td_c<53>" A5 ,
  inpin "trn_td_c<53>" B5 ,
  inpin "trn_td_c<54>" C5 ,
  ;
net "app/PIO/PIO_EP/EP_TX/compl_done_o" , 
  outpin "app/PIO/PIO_EP/EP_TX/compl_done_o" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" B1 ,
  inpin "app/PIO/PIO_EP/EP_TX/compl_done_o" D4 ,
  ;
net "app/PIO/PIO_EP/EP_TX/req_compl_q" , 
  outpin "app/PIO/PIO_EP/EP_TX/req_compl_q" DQ ,
  inpin "app/PIO/PIO_EP/EP_TX/compl_done_o" D3 ,
  inpin "app/PIO/PIO_EP/EP_TX/state<0>" A6 ,
  inpin "trn_td_c<39>" B5 ,
  inpin "trn_td_c<54>" D5 ,
  inpin "trn_td_c<58>" A6 ,
  inpin "trn_td_c<60>" A6 ,
  inpin "trn_td_c<62>" B6 ,
  inpin "trn_tsof_n_c" A5 ,
  inpin "trn_tsrc_dsc_n_c" A6 ,
  inpin "trn_tsrc_rdy_n_c" D6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/state<0>" , 
  outpin "app/PIO/PIO_EP/EP_TX/state<0>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" C6 ,
  inpin "app/PIO/PIO_EP/EP_TX/compl_done_o" D5 ,
  inpin "app/PIO/PIO_EP/EP_TX/state<0>" A4 ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<16>_map15" A6 ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<24>_map15" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" B6 ,
  inpin "trn_td_c<0>" B1 ,
  inpin "trn_td_c<11>" A5 ,
  inpin "trn_td_c<12>" C5 ,
  inpin "trn_td_c<13>" A5 ,
  inpin "trn_td_c<13>" C5 ,
  inpin "trn_td_c<15>" A5 ,
  inpin "trn_td_c<15>" C5 ,
  inpin "trn_td_c<1>" A1 ,
  inpin "trn_td_c<2>" C1 ,
  inpin "trn_td_c<33>" A3 ,
  inpin "trn_td_c<33>" B3 ,
  inpin "trn_td_c<39>" B2 ,
  inpin "trn_td_c<3>" A5 ,
  inpin "trn_td_c<43>" A3 ,
  inpin "trn_td_c<43>" B3 ,
  inpin "trn_td_c<49>" A3 ,
  inpin "trn_td_c<49>" B3 ,
  inpin "trn_td_c<51>" A3 ,
  inpin "trn_td_c<51>" B3 ,
  inpin "trn_td_c<54>" D6 ,
  inpin "trn_td_c<56>" A3 ,
  inpin "trn_td_c<56>" B3 ,
  inpin "trn_td_c<58>" A2 ,
  inpin "trn_td_c<58>" B3 ,
  inpin "trn_td_c<5>" A5 ,
  inpin "trn_td_c<5>" C5 ,
  inpin "trn_td_c<60>" A2 ,
  inpin "trn_td_c<60>" B3 ,
  inpin "trn_td_c<62>" A3 ,
  inpin "trn_td_c<62>" B2 ,
  inpin "trn_td_c<63>" D3 ,
  inpin "trn_td_c<6>" A5 ,
  inpin "trn_td_c<6>" C5 ,
  inpin "trn_td_c<8>" A5 ,
  inpin "trn_td_c<9>" A5 ,
  inpin "trn_teof_n_c" A6 ,
  inpin "trn_tsof_n_c" A3 ,
  inpin "trn_tsrc_dsc_n_c" A5 ,
  inpin "trn_tsrc_rdy_n_c" D3 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<0>_map14" , 
  outpin "trn_td_c<0>" C ,
  inpin "trn_td_c<0>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<0>_map17" , 
  outpin "trn_td_c<2>" A ,
  inpin "trn_td_c<0>" B2 ,
  inpin "trn_td_c<1>" A2 ,
  inpin "trn_td_c<2>" C2 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<0>_map2" , 
  outpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>_map2" B ,
  inpin "trn_td_c<0>" B3 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<0>_map31" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" C ,
  inpin "trn_td_c<0>" B4 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<10>_map14" , 
  outpin "trn_td_c<13>" B ,
  inpin "trn_td_c<13>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<11>_map14" , 
  outpin "trn_td_c<11>" B ,
  inpin "trn_td_c<11>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<12>_map14" , 
  outpin "trn_td_c<12>" D ,
  inpin "trn_td_c<12>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<13>_map14" , 
  outpin "trn_td_c<13>" D ,
  inpin "trn_td_c<13>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<14>_map14" , 
  outpin "trn_td_c<15>" B ,
  inpin "trn_td_c<15>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<15>_map14" , 
  outpin "trn_td_c<15>" D ,
  inpin "trn_td_c<15>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<16>_map14" , 
  outpin "trn_td_c<26>" B ,
  inpin "trn_td_c<26>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<16>_map15" , 
  outpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<16>_map15" A ,
  inpin "trn_td_c<18>" A3 ,
  inpin "trn_td_c<18>" C3 ,
  inpin "trn_td_c<19>" C2 ,
  inpin "trn_td_c<21>" A2 ,
  inpin "trn_td_c<21>" C2 ,
  inpin "trn_td_c<22>" B2 ,
  inpin "trn_td_c<23>" A2 ,
  inpin "trn_td_c<26>" A3 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<17>_map14" , 
  outpin "trn_td_c<18>" B ,
  inpin "trn_td_c<18>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<18>_map14" , 
  outpin "trn_td_c<18>" D ,
  inpin "trn_td_c<18>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<19>_map14" , 
  outpin "trn_td_c<19>" D ,
  inpin "trn_td_c<19>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>_map14" , 
  outpin "trn_td_c<1>" B ,
  inpin "trn_td_c<1>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>_map2" , 
  outpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>_map2" D ,
  inpin "trn_td_c<1>" A3 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>_map31" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" D ,
  inpin "trn_td_c<1>" A4 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<20>_map14" , 
  outpin "trn_td_c<21>" B ,
  inpin "trn_td_c<21>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<21>_map14" , 
  outpin "trn_td_c<21>" D ,
  inpin "trn_td_c<21>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<22>_map14" , 
  outpin "trn_td_c<22>" C ,
  inpin "trn_td_c<22>" B6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<23>_map14" , 
  outpin "trn_td_c<23>" B ,
  inpin "trn_td_c<23>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<24>_map14" , 
  outpin "trn_td_c<24>" B ,
  inpin "trn_td_c<24>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<24>_map15" , 
  outpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<24>_map15" C ,
  inpin "trn_td_c<24>" A2 ,
  inpin "trn_td_c<25>" A2 ,
  inpin "trn_td_c<26>" C2 ,
  inpin "trn_td_c<28>" A2 ,
  inpin "trn_td_c<28>" C2 ,
  inpin "trn_td_c<29>" A2 ,
  inpin "trn_td_c<31>" A2 ,
  inpin "trn_td_c<31>" C2 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<25>_map14" , 
  outpin "trn_td_c<25>" B ,
  inpin "trn_td_c<25>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<26>_map14" , 
  outpin "trn_td_c<26>" D ,
  inpin "trn_td_c<26>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<27>_map14" , 
  outpin "trn_td_c<28>" B ,
  inpin "trn_td_c<28>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<28>_map14" , 
  outpin "trn_td_c<28>" D ,
  inpin "trn_td_c<28>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<29>_map14" , 
  outpin "trn_td_c<29>" B ,
  inpin "trn_td_c<29>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<2>_map14" , 
  outpin "trn_td_c<2>" D ,
  inpin "trn_td_c<2>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<2>_map2" , 
  outpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<2>_map2" D ,
  inpin "trn_td_c<2>" C3 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<2>_map21" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" B ,
  inpin "trn_td_c<2>" C4 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<30>_map14" , 
  outpin "trn_td_c<31>" B ,
  inpin "trn_td_c<31>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<31>_map14" , 
  outpin "trn_td_c<31>" D ,
  inpin "trn_td_c<31>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<3>_map14" , 
  outpin "trn_td_c<3>" B ,
  inpin "trn_td_c<3>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<4>_map14" , 
  outpin "trn_td_c<5>" B ,
  inpin "trn_td_c<5>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<5>_map14" , 
  outpin "trn_td_c<5>" D ,
  inpin "trn_td_c<5>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<6>_map14" , 
  outpin "trn_td_c<6>" D ,
  inpin "trn_td_c<6>" C6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<7>_map14" , 
  outpin "trn_td_c<6>" B ,
  inpin "trn_td_c<6>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<8>_map14" , 
  outpin "trn_td_c<8>" B ,
  inpin "trn_td_c<8>" A6 ,
  ;
net "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<9>_map14" , 
  outpin "trn_td_c<9>" B ,
  inpin "trn_td_c<9>" A6 ,
  ;
net "cfg_bus_number_c<0>" , 
  outpin "cfg_bus_number_c<3>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" AX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  C5 ,
  inpin "trn_td_c<24>" A1 ,
  ;
net "cfg_bus_number_c<1>" , 
  outpin "cfg_bus_number_c<3>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" BX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  D1 ,
  inpin "trn_td_c<25>" A1 ,
  ;
net "cfg_bus_number_c<2>" , 
  outpin "cfg_bus_number_c<3>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" CX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  D3 ,
  inpin "trn_td_c<26>" C1 ,
  ;
net "cfg_bus_number_c<3>" , 
  outpin "cfg_bus_number_c<3>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  D5 ,
  inpin "trn_td_c<28>" A1 ,
  ;
net "cfg_bus_number_c<4>" , 
  outpin "cfg_bus_number_c<7>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" AX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  D1 ,
  inpin "trn_td_c<28>" C1 ,
  ;
net "cfg_bus_number_c<5>" , 
  outpin "cfg_bus_number_c<7>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" BX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  D3 ,
  inpin "trn_td_c<29>" A1 ,
  ;
net "cfg_bus_number_c<6>" , 
  outpin "cfg_bus_number_c<7>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" CX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  D5 ,
  inpin "trn_td_c<31>" A1 ,
  ;
net "cfg_bus_number_c<7>" , 
  outpin "cfg_bus_number_c<7>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  B4 ,
  inpin "trn_td_c<31>" C1 ,
  ;
net "cfg_device_number_c<0>" , 
  outpin "cfg_device_number_c<3>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" AX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  B1 ,
  inpin "trn_td_c<19>" C1 ,
  ;
net "cfg_device_number_c<1>" , 
  outpin "cfg_device_number_c<3>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" BX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  B3 ,
  inpin "trn_td_c<21>" A1 ,
  ;
net "cfg_device_number_c<2>" , 
  outpin "cfg_device_number_c<3>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" CX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  B5 ,
  inpin "trn_td_c<21>" C1 ,
  ;
net "cfg_device_number_c<3>" , 
  outpin "cfg_device_number_c<3>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  C1 ,
  inpin "trn_td_c<22>" B1 ,
  ;
net "cfg_device_number_c<4>" , 
  outpin "cfg_device_number_c<4>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<7>" AX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  C3 ,
  inpin "trn_td_c<23>" A1 ,
  ;
net "cfg_lstatus_c<6>" , 
  outpin "cfg_lstatus_c<7>" AQ ,
  inpin "LED_4_lane_n_c" D1 ,
  ;
net "cfg_lstatus_c<7>" , 
  outpin "cfg_lstatus_c<7>" BQ ,
  inpin "LED_8_lane_n_c" D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/RESETDONE<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RESETDONE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_0_and0000"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<0>" D5
  ,
  inpin "trn_reset_n_c" A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/app_reset_n" , 
  outpin "ep/BU2/U0/pcie_ep0/app_reset_n" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" CX ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/Mcount_wait_cntr_val"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_not0002_inv"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_masterdataparityerror_not0001_inv"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_not0001_inv"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_not0002_inv"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_not0002_inv"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<11>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<11>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<13>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<13>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<15>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<15>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<17>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<17>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<19>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<19>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<1>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<23>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<23>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<25>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<25>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<33>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<33>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<35>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<35>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<37>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<37>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<39>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<39>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<41>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<41>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<43>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<43>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<45>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<45>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<47>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<47>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<49>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<49>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<51>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<51>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<53>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<53>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<55>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<55>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<57>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<57>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<59>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<59>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<61>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<61>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<63>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<63>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<9>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<9>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_eof_n_d"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_sof_n_d"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_src_rdy_n_d"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o_or0000"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<6>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o_or0000"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_not0001"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/clock_lock" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" LOCKED
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  D4 ,
  inpin "trn_reset_n_c" A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID0 ,
  inpin "cfg_device_number_c<3>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<10>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID10 ,
  inpin "cfg_bus_number_c<7>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<11>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID11 ,
  inpin "cfg_bus_number_c<7>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<12>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID12 ,
  inpin "cfg_bus_number_c<7>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID1 ,
  inpin "cfg_device_number_c<3>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID2 ,
  inpin "cfg_device_number_c<3>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID3 ,
  inpin "cfg_device_number_c<3>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID4 ,
  inpin "cfg_device_number_c<4>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID5 ,
  inpin "cfg_bus_number_c<3>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID6 ,
  inpin "cfg_bus_number_c<3>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID7 ,
  inpin "cfg_bus_number_c<3>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID8 ,
  inpin "cfg_bus_number_c<3>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_completer_id<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0COMPLETERID9 ,
  inpin "cfg_bus_number_c<7>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0LTSSMSTATE0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001" D3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0LTSSMSTATE1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001" D4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0LTSSMSTATE2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001" D5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0LTSSMSTATE3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001" D6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_set_detected_fatal_error" , 
  outpin "ep/BU2/U0/pcie_ep0/fe_l0_set_detected_fatal_error" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETDETECTEDFATALERROR ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_set_unsupported_request_other_error" , 
  outpin "ep/BU2/U0/pcie_ep0/fe_l0_set_unsupported_request_other_error"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETUNSUPPORTEDREQUESTOTHERERROR
  ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_set_user_detected_parity_error" , 
  outpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_detected_parity_error" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETUSERDETECTEDPARITYERROR
  ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_set_user_master_data_parity" , 
  outpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_master_data_parity" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETUSERMASTERDATAPARITY
  ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_set_user_received_master_abort" , 
  outpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_received_master_abort" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETUSERRECEIVEDMASTERABORT
  ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_set_user_received_target_abort" , 
  outpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_received_master_abort" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETUSERRECEIVEDTARGETABORT
  ,
  ;
net "ep/BU2/U0/pcie_ep0/fe_l0_set_user_system_error" , 
  outpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_system_error" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" L0SETUSERSYSTEMERROR ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_completion_available_n<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHCOMPLETIONAVAILABLEN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_completion_available_n<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHCOMPLETIONAVAILABLEN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_completion_available_n<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHCOMPLETIONAVAILABLEN2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_completion_available_n<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHCOMPLETIONAVAILABLEN3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_completion_available_n<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHCOMPLETIONAVAILABLEN4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_completion_available_n<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHCOMPLETIONAVAILABLEN5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_completion_available_n<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHCOMPLETIONAVAILABLEN6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_completion_available_n<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHCOMPLETIONAVAILABLEN7
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHFIFO0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux0000_map12"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHFIFO1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux0000_map12"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_non_posted_available_n<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHNONPOSTEDAVAILABLEN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_non_posted_available_n<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHNONPOSTEDAVAILABLEN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_non_posted_available_n<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHNONPOSTEDAVAILABLEN2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_non_posted_available_n<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHNONPOSTEDAVAILABLEN3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_non_posted_available_n<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHNONPOSTEDAVAILABLEN4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_non_posted_available_n<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHNONPOSTEDAVAILABLEN5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_non_posted_available_n<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHNONPOSTEDAVAILABLEN6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_non_posted_available_n<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHNONPOSTEDAVAILABLEN7
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_posted_available_n<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHPOSTEDAVAILABLEN0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_posted_available_n<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHPOSTEDAVAILABLEN1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_posted_available_n<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHPOSTEDAVAILABLEN2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_posted_available_n<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHPOSTEDAVAILABLEN3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_posted_available_n<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHPOSTEDAVAILABLEN4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_posted_available_n<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHPOSTEDAVAILABLEN5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_posted_available_n<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHPOSTEDAVAILABLEN6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_posted_available_n<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHPOSTEDAVAILABLEN7
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHTC0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHTC1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXCHTC2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<1>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<10>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<11>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<11>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<11>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<12>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<13>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<13>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<13>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<14>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<15>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<15>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<15>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<16>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<17>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<17>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<17>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<18>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<19>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<19>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<19>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<1>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<20>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<21>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<22>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<23>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<23>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<23>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<24>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<25>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<25>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<25>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<26>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<27>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<28>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<29>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<3>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<30>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<31>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<32>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA32 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<33>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<33>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA33 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<33>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<34>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA34 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<35>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<35>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA35 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<35>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<36>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA36 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<37>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<37>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA37 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<37>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<38>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA38 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<39>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<39>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA39 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<39>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<3>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<40>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<41>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<41>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<41>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<42>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA42 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<43>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<43>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA43 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<43>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<44>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA44 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<45>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<45>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA45 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<45>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<46>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA46 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<47>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<47>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA47 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<47>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<48>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA48 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<49>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<49>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA49 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<49>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<5>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<50>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<51>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<51>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<51>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<52>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA52 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<53>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<53>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA53 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<53>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<54>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA54 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<55>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<55>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA55 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<55>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<56>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA56 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<57>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<57>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA57 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<57>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<58>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA58 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<59>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<59>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA59 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<59>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<5>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<60>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<61>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<61>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<61>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<62>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA62 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<63>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<63>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA63 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<63>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<7>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<7>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<9>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_data<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDATA9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<9>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_dst_cont_req_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDSTCONTREQN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_dst_req_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXDSTREQN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_eof_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXEOFN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_eof_n_d"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_sof_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXSOFN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_sof_n_d"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_src_last_req_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXSRCLASTREQN ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_src_rdy_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXSRCRDYN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_src_rdy_n_d"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_rx_valid_n<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKRXVALIDN0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tc_status<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTCSTATUS0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg" AX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXCHFIFO0 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXCHFIFO1 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<2>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXCHTC0 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<2>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXCHTC1 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<2>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXCHTC2 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA0 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<10>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA10 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA11 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA12 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA13 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<14>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA14 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA15 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<16>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA16 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA17 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<18>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA18 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<19>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA19 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA1 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<20>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA20 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA21 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<22>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA22 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA23 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<24>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA24 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA25 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<26>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA26 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA27 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA28 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA29 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA2 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<30>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA30 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<31>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA31 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA32 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA33 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<34>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA34 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<35>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA35 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA36 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<37>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA37 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<38>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA38 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA39 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA3 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<40>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA40 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<41>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA41 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA42 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA43 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA44 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA45 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<46>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA46 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA47 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<48>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA48 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA49 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA4 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA50 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<51>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA51 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<52>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA52 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<53>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA53 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA54 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA55 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<56>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA56 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<57>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA57 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<58>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA58 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA59 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA5 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<60>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA60 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<61>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA61 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<62>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA62 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA63 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA7 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA8 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDATA9 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXDSTRDYN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_enable_n<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXENABLEN0 ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_eof_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXEOFN ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_sof_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXSOFN ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_src_dsc_n" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_src_dsc_n" B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXSRCDSCN ,
  ;
net "ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" LLKTXSRCRDYN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_addr<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTADDR0 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTADDR1 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_addr<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTADDR2 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTADDR3 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_addr<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTADDR4 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_addr<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTADDR5 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTADDR6 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<10>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<11>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<12>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<13>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<14>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<15>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<16>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<17>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<18>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<19>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<20>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<21>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<22>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<23>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<24>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<25>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<26>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<27>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<28>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<29>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<30>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<31>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rdata<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDATA9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_rden" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_rden" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_rden" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTRDEN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_not0002_inv"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_not0002_inv"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDIT0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDIT1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDIT2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDIT3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDIT4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDIT5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDIT6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_stats_credit<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTSTATSCREDIT7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_wdata<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<0>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA0 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_wdata<11>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<24>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA11 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_wdata<24>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<24>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA24 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_wdata<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<0>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA2 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_wdata<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<0>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA4 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_wdata<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<9>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA5 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_wdata<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<9>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWDATA9 ,
  ;
net "ep/BU2/U0/pcie_ep0/mgmt_wren" , 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_wren" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MGMTWREN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/PLLLKDET_OUT<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" PLLLKDET
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" RST ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/REFCLKOUT_bufg" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" CLKIN1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkfbin" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.clkfbin_pll_bufg"
  O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" CLKFBIN
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkfbout" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" CLKFBOUT
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.clkfbin_pll_bufg"
  I0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout0" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" CLKOUT0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg"
  I0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" CLKOUT1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg"
  I0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/core_clk" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg"
  O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMCORECLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMCORECLKDLO ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMCORECLKRXO ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMCORECLKTXO ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXUSRCLK0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXUSRCLK1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXUSRCLK20
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXUSRCLK21
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXUSRCLK0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXUSRCLK1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXUSRCLK20
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXUSRCLK21
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXUSRCLK0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXUSRCLK1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXUSRCLK20
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXUSRCLK21
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXUSRCLK0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXUSRCLK1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXUSRCLK20
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXUSRCLK21
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXUSRCLK0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXUSRCLK1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXUSRCLK20
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXUSRCLK21
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXUSRCLK0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXUSRCLK1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXUSRCLK20
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXUSRCLK21
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXUSRCLK0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXUSRCLK1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXUSRCLK20
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXUSRCLK21
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXUSRCLK0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXUSRCLK1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXUSRCLK20
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXUSRCLK21
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<35>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<59>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<20>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<8>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<24>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<49>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<60>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDCLKL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDCLKU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDRCLKL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDRCLKU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRCLKL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRCLKU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  CLKAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  CLKAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  REGCLKAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  REGCLKAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  CLKAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  CLKAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  REGCLKAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  REGCLKAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  CLKBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  CLKBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  REGCLKBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  REGCLKBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  CLKBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  CLKBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  REGCLKBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  REGCLKBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<1>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.crmpwrsoftresetn_capture"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_dl_down_last_state"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_linkdown_hot_reset_reg_n"
  CLK ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/crm_pwr_soft_reset_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMPWRSOFTRESETN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.crmpwrsoftresetn_capture"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRADD0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRU6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRADD1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRU7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRADD2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRU8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRADD3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRU9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRADD4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRU10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRADD5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRU11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRADD6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRU12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRADD7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRU13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRADD8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDADDRU14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<10>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<11>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<12>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<13>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<14>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<15>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA15 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<16>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA16 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<17>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA17 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<18>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA18 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<19>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA19 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<20>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA20 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<21>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA21 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<22>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA22 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<23>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA23 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<24>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA24 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<25>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA25 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<26>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA26 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<27>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA27 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<28>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA28 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<29>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA29 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<30>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA30 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<31>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA31 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<32>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO32 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA32 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<33>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO33 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA33 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<34>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO34 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA34 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<35>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO35 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA35 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<36>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO36 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA36 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<37>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO37 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA37 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<38>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO38 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA38 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<39>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO39 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA39 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<40>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA40 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<41>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA41 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<42>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO42 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA42 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<43>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO43 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA43 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<44>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO44 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA44 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<45>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO45 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA45 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<46>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO46 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA46 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<47>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO47 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA47 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<48>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO48 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA48 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<49>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO49 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA49 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<50>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA50 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<51>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA51 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<52>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO52 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA52 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<53>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO53 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA53 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<54>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO54 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA54 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<55>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO55 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA55 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<56>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO56 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA56 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<57>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO57 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA57 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<58>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO58 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA58 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<59>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO59 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA59 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<60>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA60 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<61>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA61 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<62>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO62 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA62 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<63>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO63 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA63 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DO9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBRDATA9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bren" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBREN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDENL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  RDENU ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWADD0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRU6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWADD1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRU7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWADD2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRU8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWADD3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRU9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWADD4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRU10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWADD5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRU11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWADD6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRU12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWADD7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRU13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWADD8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRADDRU14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<10>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<11>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<12>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<13>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<14>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<15>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI15 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<16>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI16 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<17>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI17 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<18>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI18 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<19>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI19 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<20>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI20 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<21>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI21 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<22>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI22 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<23>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI23 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<24>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI24 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<25>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI25 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<26>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI26 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<27>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI27 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<28>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI28 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<29>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI29 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<30>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI30 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<31>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI31 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<32>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA32 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI32 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<33>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA33 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI33 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<34>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA34 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI34 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<35>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA35 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI35 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<36>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA36 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI36 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<37>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA37 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI37 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<38>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA38 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI38 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<39>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA39 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI39 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<40>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI40 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<41>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI41 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<42>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA42 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI42 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<43>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA43 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI43 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<44>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA44 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI44 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<45>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA45 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI45 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<46>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA46 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI46 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<47>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA47 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI47 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<48>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA48 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI48 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<49>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA49 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI49 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<50>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI50 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<51>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI51 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<52>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA52 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI52 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<53>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA53 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI53 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<54>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA54 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI54 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<55>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA55 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI55 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<56>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA56 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI56 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<57>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA57 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI57 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<58>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA58 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI58 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<59>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA59 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI59 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<60>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI60 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<61>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI61 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<62>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA62 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI62 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<63>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA63 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI63 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWDATA9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  DI9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMDLLBWEN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEU3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEU4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEU5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEU6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WEU7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRENL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"
  WRENU ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bradd<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRADD0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bradd<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRADD1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bradd<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRADD2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bradd<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRADD3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bradd<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRADD4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bradd<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRADD5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bradd<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRADD6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bradd<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRADD7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bradd<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRADD8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bradd<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRADD9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<10>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<11>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<12>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<13>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<14>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<15>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA15 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<16>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA16 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<17>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA17 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<18>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA18 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<19>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA19 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<20>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA20 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<21>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA21 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<22>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA22 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<23>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA23 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<24>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA24 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<25>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA25 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<26>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA26 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<27>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA27 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<28>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA28 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<29>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA29 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<30>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA30 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<31>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA31 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<32>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA32 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<33>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA33 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<34>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA34 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<35>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA35 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<36>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA36 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<37>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA37 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<38>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA38 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<39>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA39 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<40>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA40 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<41>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA41 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<42>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA42 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<43>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA43 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<44>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA44 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<45>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA45 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<46>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA46 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<47>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA47 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<48>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA48 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<49>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA49 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<50>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA50 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<51>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA51 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<52>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA52 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<53>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA53 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<54>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA54 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<55>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA55 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<56>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA56 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<57>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA57 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<58>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA58 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<59>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA59 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<60>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA60 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<61>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA61 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<62>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA62 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<63>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DOB31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA63 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_brdata<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DOB9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBRDATA9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bren" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBREN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ENBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ENBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ENBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ENBU ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWADD0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWADD1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWADD2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWADD3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWADD4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWADD5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWADD6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWADD7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWADD8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWADD9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<10>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<11>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<12>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<13>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<14>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<15>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA15 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<16>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA16 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<17>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA17 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<18>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA18 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<19>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA19 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<20>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA20 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<21>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA21 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<22>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA22 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<23>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA23 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<24>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA24 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<25>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA25 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<26>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA26 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<27>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA27 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<28>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA28 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<29>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA29 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<30>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA30 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<31>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA31 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<32>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA32 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<33>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA33 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<34>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA34 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<35>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA35 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<36>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA36 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<37>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA37 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<38>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA38 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<39>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA39 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<40>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<41>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<42>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA42 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<43>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA43 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<44>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA44 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<45>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA45 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<46>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA46 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<47>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA47 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA15 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<48>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA48 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA16 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<49>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA49 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA17 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<50>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA18 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<51>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA19 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<52>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA52 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA20 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<53>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA53 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA21 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<54>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA54 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA22 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<55>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA55 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA23 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<56>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA56 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA24 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<57>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA57 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA25 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<58>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA58 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA26 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<59>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA59 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA27 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<60>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA28 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<61>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA29 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<62>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA62 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA30 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<63>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA63 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  DIA31 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWDATA9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  DIA9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMRXBWEN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ENAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  ENAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEAL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEAL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEAL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEAL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEAU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEAU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEAU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  WEAU3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ENAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  ENAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEAL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEAL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEAL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEAL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEAU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEAU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEAU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  WEAU3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRADD0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRADD1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRADD2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRADD3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRADD4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRADD5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRADD6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRADD7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRADD8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRADD9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRBU14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRBU14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<10>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<11>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<12>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<13>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<14>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<15>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA15 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<16>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA16 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<17>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA17 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<18>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA18 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<19>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA19 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<20>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA20 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<21>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA21 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<22>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA22 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<23>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA23 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<24>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA24 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<25>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA25 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<26>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA26 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<27>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA27 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<28>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA28 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<29>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA29 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<30>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA30 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<31>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA31 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<32>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA32 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<33>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA33 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<34>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA34 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<35>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA35 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<36>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA36 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<37>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA37 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<38>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA38 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<39>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA39 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<40>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA40 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<41>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA41 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<42>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA42 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<43>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA43 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<44>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA44 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<45>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA45 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<46>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA46 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<47>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA47 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<48>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA48 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<49>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA49 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<50>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA50 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<51>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA51 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<52>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA52 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<53>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA53 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<54>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA54 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<55>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA55 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<56>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA56 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<57>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA57 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<58>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA58 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<59>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA59 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<60>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA60 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<61>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA61 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<62>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA62 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<63>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DOB31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA63 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DOB9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBRDATA9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bren" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBREN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ENBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ENBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ENBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ENBU ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwadd<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWADD0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwadd<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWADD1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwadd<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWADD2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwadd<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWADD3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwadd<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWADD4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwadd<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWADD5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwadd<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWADD6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwadd<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWADD7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwadd<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWADD8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwadd<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWADD9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ADDRAU14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ADDRAU14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<10>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<11>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<12>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<13>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<14>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<15>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA15 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<16>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA16 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<17>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA17 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<18>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA18 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA18 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<19>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA19 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA19 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<20>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA20 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<21>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA21 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<22>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA22 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<23>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA23 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<24>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA24 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<25>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA25 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<26>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA26 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<27>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA27 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<28>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA28 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA28 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<29>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA29 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA29 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<30>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA30 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<31>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA31 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<32>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA32 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<33>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA33 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<34>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA34 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<35>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA35 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<36>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA36 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<37>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA37 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<38>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA38 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<39>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA39 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<40>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<41>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<42>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA42 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<43>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA43 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<44>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA44 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<45>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA45 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<46>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA46 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<47>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA47 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA15 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<48>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA48 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA16 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<49>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA49 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA17 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<50>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA18 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<51>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA19 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<52>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA52 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA20 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<53>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA53 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA21 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<54>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA54 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA22 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<55>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA55 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA23 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<56>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA56 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA24 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<57>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA57 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA25 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<58>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA58 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA26 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<59>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA59 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA27 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<60>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA28 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<61>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA29 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<62>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA62 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA30 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<63>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA63 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  DIA31 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwdata<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWDATA9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  DIA9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bwen" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" MIMTXBWEN ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ENAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  ENAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEAL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEAL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEAL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEAL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEAU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEAU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEAU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  WEAU3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ENAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  ENAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEAL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEAL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEAL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEAL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEAU0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEAU1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEAU2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  WEAU3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/RESETDONE<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RESETDONE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/RESETDONE<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RESETDONE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<8>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/RESETDONE<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RESETDONE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/RESETDONE<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RESETDONE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/RESETDONE<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RESETDONE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/RESETDONE<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RESETDONE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/RESETDONE<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RESETDONE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<0>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXELECIDLERESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<0>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXELECIDLERESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<0>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<2>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXELECIDLERESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<3>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXELECIDLERESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<4>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXELECIDLERESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<5>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXELECIDLERESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<6>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXELECIDLERESET0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<7>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXELECIDLERESET1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_0_and0000" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_0_and0000"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<0>" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_1_and0000" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_2_and0000" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<2>" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_3_and0000" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<3>" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_4_and0000" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<4>" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_5_and0000" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<5>" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_6_and0000" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<6>" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_7_and0000" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<7>" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<0>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;366a1ce2!-1;72288;-2248;S!0;-683;16!1;9562;-7656!1;1008;-1720!2;5985;-8973!3;8860;-1912!4;1820;-3502!5;7464;-1888!6;381;-1781!7;0;-8!8;806;0!9;416;-608!10;489;-8556;L!11;806;0!13;489;-25420;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXPOWERDOWN00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPOWERDOWN00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;7bc65958!-1;72288;4712;S!0;-683;-272!1;9558;8832!1;9348;-380!2;7793;3013!3;7984;1332!4;-1353;4931!5;143;1065!6;1750;2656!7;273;1687!8;806;0!9;806;0!10;489;8684;L!11;489;23324;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXPOWERDOWN10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPOWERDOWN10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<11>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;8c938f74!-1;72288;1408;S!0;-683;-176!1;9554;8856!1;9356;2804!2;6359;6503!3;6606;4428!4;1442;6086!5;1370;232!6;393;1187!7;0;-8!8;806;0!9;416;-552!10;489;8684;L!11;806;0!13;489;23324;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXPOWERDOWN11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPOWERDOWN11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<12>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;b0f2094d!-1;72288;-135992;S!0;-683;16!1;9562;-7656!1;9364;1576!2;6382;-4272!3;6580;-3904!4;1423;-5003!5;1388;8!6;381;-1781!7;0;-8!8;806;0!9;416;-608!10;489;-8556;L!11;806;0!13;489;-25420;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXPOWERDOWN00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPOWERDOWN00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<13>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;4867c266!-1;72448;-135424;S!0;-843;-584!1;-2165;-6997!1;9368;1596!2;11533;-7407!3;7964;-860!4;7964;-956!5;167;-1235!6;175;-1191!7;249;-2397!8;241;-2121!9;806;0!10;806;0!11;489;-25436;L!12;489;-8572;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXPOWERDOWN01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPOWERDOWN01
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<14>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;4c10f5d4!-1;72448;-171648;S!0;-843;-584!1;9566;-7636!1;9368;1596!2;6384;-4268!3;7964;-932!4;1890;-2504!5;0;-8!6;-92;-1032!7;416;-368!8;806;0!9;806;0!10;489;23324;L!11;489;8684;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXPOWERDOWN10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPOWERDOWN10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXPOWERDOWN11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXPOWERDOWN11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<1>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;5ec31004!-1;72448;-7872;S!0;-843;-776!1;-2189;-7013!1;9348;-340!2;11553;-7395!3;8400;628!4;8384;-1080!5;806;0!6;806;0!7;489;-25436;L!8;489;-8572;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXPOWERDOWN01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPOWERDOWN01
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<2>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;10ff279d!-1;72448;-57104;S!0;-843;-584!1;9368;1596!2;6594;2484!3;1389;4621!3;1786;-3520!4;-1353;4931!5;806;0!6;1750;2656!7;489;23324;L!8;806;0!10;489;8684;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXPOWERDOWN10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPOWERDOWN10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<3>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;5679a6c!-1;72448;-57000;S!0;-843;-680!1;9562;8864!1;9364;1600!2;6400;4808!3;7968;-496!4;1370;3256!5;0;-8!6;0;-8!7;416;-552!8;416;-648!9;806;0!10;806;0!11;489;23324;L!12;489;8684;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXPOWERDOWN11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXPOWERDOWN11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<4>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;4c71b574!-1;72288;-73920;S!0;-683;16!1;9562;-7656!1;9590;1708!2;6382;-4272!3;6414;2284!4;1804;-3584!5;1328;-3264!6;806;0!7;0;-8!8;489;-8556;L!9;416;-456!11;806;0!12;489;-25420;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXPOWERDOWN00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPOWERDOWN00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<5>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;c23abdbc!-1;72288;-73816;S!0;-683;-80!1;9566;-7676!1;9352;-376!2;6384;-4268!3;7980;1296!4;1382;-3232!5;0;-8!6;0;-8!7;416;-648!8;416;-328!9;806;0!10;806;0!11;489;-25436;L!12;489;-8572;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXPOWERDOWN01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPOWERDOWN01
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<6>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;b432ae2b!-1;72448;-122376;S!0;-843;-584!1;9368;1596!2;6594;2484!3;1389;4621!3;1786;-3520!4;-1353;4931!5;806;0!6;1750;2656!7;489;23324;L!8;806;0!10;489;8684;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXPOWERDOWN10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPOWERDOWN10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<7>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;fb84fd0f!-1;72448;-122272;S!0;-843;-680!1;9562;8864!1;9352;-344!2;6400;4808!3;7980;1448!4;1370;3256!5;0;-8!6;0;-8!7;416;-552!8;416;-648!9;806;0!10;806;0!11;489;23324;L!12;489;8684;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXPOWERDOWN11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXPOWERDOWN11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<8>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;cc1eb7fc!-1;72448;41296;S!0;-843;-680!1;9562;8864!1;9364;1600!2;6400;4808!3;7968;-672!4;1389;1421!5;0;-8!6;397;1195!7;416;-408!8;806;0!9;806;0!10;489;-25420;L!11;489;-8556;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXPOWERDOWN00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPOWERDOWN00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<9>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;febb8cd1!-1;72448;41192;S!0;-843;-584!1;9352;-336!2;8396;864!2;6604;4424!3;806;0!4;1391;4621!5;489;-8572;L!6;184;1978!8;-1539;2953!9;1756;2664!10;806;0!11;489;-25436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXPOWERDOWN01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXPOWERDOWN01
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_refclk_out<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" REFCLKOUT
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/bufg2" I0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond0<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDO00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDI10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond0<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDO10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDI00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond0<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDO00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDI10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond0<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDO10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDI00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond0<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDO00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDI10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond0<6>" , cfg "
                                                                            _NET_PROP::ROUTE:{3;1;5vlx50tff1136;5fac497d!-1;90648;33332;S!0;-483;-9596!1;-800;0!2;-2213;-7149!3;-5621;-16839!4;6060;-4364!5;-904;-33564!6;0;-57848!7;585;-37377!8;1696;-9894!9;-1383;-4653!10;1768;-3488!11;806;0!12;489;-10972;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDO10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHBONDI00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond0<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHBONDO00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHBONDI10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond1<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDO01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDI11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond1<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDO11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDI01
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond1<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDO01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDI11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond1<4>" , cfg "
                                                                            _NET_PROP::ROUTE:{3;1;5vlx50tff1136;6059f9b7!-1;90648;-97220;S!0;-483;-9740!1;-800;0!2;-1768;840!3;-910;32492!4;0;58872!5;561;37743!6;-6549;16845!7;6868;4856!8;1786;-304!9;806;0!10;489;-10988;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDO11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDI01
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond1<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDO01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDI11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond1<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDO11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHBONDI01
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond1<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHBONDO01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHBONDI11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond2<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDO02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDI12
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond2<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHBONDO12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDI02
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond2<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDO02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDI12
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond2<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHBONDO12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDI02
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond2<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDO02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDI12
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond2<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHBONDO12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHBONDI02
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_chbond2<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHBONDO02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHBONDI12
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAKL0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAKL1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAKL2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAKL3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<4>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAKL4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<5>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAKL5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAKL6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAKL7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_wire<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHARISK00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<0>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_wire<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHARISK10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<1>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_wire<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHARISK00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<2>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_wire<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHARISK10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_wire<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHARISK00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<4>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_wire<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHARISK10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<5>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_wire<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHARISK00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<6>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_wire<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHARISK10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<0>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL00 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<10>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<12>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<13>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL15 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<14>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL16 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL17 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<16>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL20 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<17>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL21 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<18>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL22 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL23 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<1>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL01 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<20>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL24 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<21>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL25 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<22>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<23>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL26 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<23>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<23>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL27 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<24>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL30 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<25>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL31 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<26>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL32 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL33 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<28>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL34 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<29>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL35 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<2>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL02 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<30>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL36 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL37 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<32>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<35>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL40 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<33>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<35>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL41 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<34>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<35>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL42 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<35>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<35>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL43 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<36>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL44 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<37>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL45 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<38>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL46 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL47 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<3>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL03 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<40>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<43>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL50 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<41>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<43>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL51 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<42>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<43>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL52 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<43>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<43>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL53 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<44>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL54 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<45>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL55 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<46>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL56 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL57 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<48>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL60 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<49>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL61 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<4>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL04 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<50>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL62 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL63 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<52>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL64 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<53>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL65 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<54>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL66 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL67 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<56>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<59>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL70 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<57>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<59>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL71 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<58>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<59>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL72 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<59>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<59>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL73 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<5>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL05 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<60>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL74 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<61>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL75 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<62>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL76 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL77 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<6>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL06 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<7>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL07 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<8>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<9>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXDATAL11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<0>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA14
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA15
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA16
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA17
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA03
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<1>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA04
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<23>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA05
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<23>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA06
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<23>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA07
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<23>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA14
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA15
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<2>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA16
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXDATA17
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<35>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<35>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<35>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA03
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<35>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA04
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA05
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA06
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA07
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<3>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA03
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<43>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<43>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<43>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<43>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA14
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA15
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA16
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXDATA17
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<4>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA04
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<50>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<51>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA03
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<52>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA04
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<53>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA05
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<54>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA06
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<55>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA07
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<56>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<59>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<57>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<59>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<58>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<59>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<59>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA13
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<59>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<5>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA05
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<60>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA14
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<61>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA15
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<62>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA16
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<63>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXDATA17
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<6>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA06
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<7>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<7>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA07
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<8>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_wire<9>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXDATA11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<0>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXELECIDLEL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001" D2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset_and0000" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXELECIDLEL1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXELECIDLEL2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXELECIDLEL3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXELECIDLEL4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<5>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXELECIDLEL5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXELECIDLEL6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXELECIDLEL7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_wire<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXELECIDLE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_0_and0000"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<0>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<0>" D6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_wire<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXELECIDLE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<2>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_wire<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXELECIDLE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<2>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<8>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_wire<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXELECIDLE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_wire<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXELECIDLE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<5>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_wire<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXELECIDLE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<5>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_wire<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXELECIDLE0
  ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_wire<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXELECIDLE1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<0>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXENELECIDLERESETB
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXENELECIDLERESETB
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<39>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXENELECIDLERESETB
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXENELECIDLERESETB
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPHYSTATUSL0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPHYSTATUSL1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPHYSTATUSL2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPHYSTATUSL3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPHYSTATUSL4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPHYSTATUSL5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPHYSTATUSL6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPHYSTATUSL7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_wire<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" PHYSTATUS0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<1>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_wire<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" PHYSTATUS1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<1>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_wire<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" PHYSTATUS0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_wire<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" PHYSTATUS1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_wire<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" PHYSTATUS0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<5>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_wire<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" PHYSTATUS1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<5>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_wire<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" PHYSTATUS0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<7>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_wire<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" PHYSTATUS1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_phy_status_reg<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<0>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;e5639eb1!-1;72288;-5448;S!0;-683;16!1;9562;-7656!2;8274;-372!3;-504;-644!4;0;-8!5;416;-408!6;806;0!7;489;-18164;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXPOLARITY0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;38dff753!-1;72288;-60560;S!0;-683;-272!1;9558;8832!2;8262;384!3;-488;1440!4;0;-8!5;416;-888!6;806;0!7;489;18380;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXPOLARITY1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<2>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;adb54cfc!-1;72448;-76552;S!0;-843;-584!1;9368;1596!2;7964;-860!3;167;-1235!4;249;-2157!5;806;0!6;489;-18164;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXPOLARITY0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<3>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;f9620872!-1;72288;-122944;S!0;-683;16!1;9364;1576!2;6592;2480!3;1376;120!4;143;1065!5;273;1343!6;806;0!7;489;18380;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXPOLARITY1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<4>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;b0f7359a!-1;72288;30000;S!0;-683;16!1;-1946;8396!2;11298;8260!3;6604;4424!4;1792;-344!5;806;0!6;489;-18164;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXPOLARITY0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<5>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;9ef6625!-1;72288;7600;S!0;-683;16!1;9364;1576!2;6592;2480!3;1376;120!4;143;1065!5;273;1343!6;806;0!7;489;18380;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXPOLARITY1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<6>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;b71b2851!-1;72448;-135320;S!0;-843;-680!1;9586;-640!2;130;-7276!3;7616;-932!4;0;-8!5;416;-208!6;806;0!7;489;-18164;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXPOLARITY0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<7>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;2576438a!-1;72448;-181248;S!0;-843;-584!1;9352;-336!2;7980;1448!3;0;-8!4;416;-888!5;806;0!6;489;18380;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXPOLARITY1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL00 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL31 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL32 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL40 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL41 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL42 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL50 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL51 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL52 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<20>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL60 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<20>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL61 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL01 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<20>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL62 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL70 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL71 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<23>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL72 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL02 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<6>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<6>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<6>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL20 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<8>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL21 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<8>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL22 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXSTATUSL30 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXSTATUS00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<2>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXSTATUS11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXSTATUS12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXSTATUS00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXSTATUS01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXSTATUS02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXSTATUS10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<5>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXSTATUS11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<5>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXSTATUS12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<5>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXSTATUS00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<20>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXSTATUS01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<20>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXSTATUS01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<2>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXSTATUS02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<20>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXSTATUS10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<23>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXSTATUS11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<23>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXSTATUS12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<23>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXSTATUS02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<2>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXSTATUS10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<6>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXSTATUS11
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<6>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXSTATUS12
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<6>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXSTATUS00
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<6>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXSTATUS01
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<8>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXSTATUS02
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<8>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_wire<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXSTATUS10
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<0>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXVALIDL0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<1>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<1>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXVALIDL1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<2>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXVALIDL2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<3>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXVALIDL3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<4>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXVALIDL4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<5>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXVALIDL5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<6>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXVALIDL6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<7>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXVALIDL7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_wire<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXVALID0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset_0_and0000"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<1>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_wire<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXVALID1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<1>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_wire<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXVALID0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<19>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_wire<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXVALID1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<31>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_wire<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXVALID0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<5>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_wire<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXVALID1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<5>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_wire<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXVALID0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_wire<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXVALID1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXCHANISALIGNEDL0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXCHANISALIGNEDL1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXCHANISALIGNEDL2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXCHANISALIGNEDL3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXCHANISALIGNEDL4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXCHANISALIGNEDL5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXCHANISALIGNEDL6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXCHANISALIGNEDL7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_wire<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHANISALIGNED0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<1>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_wire<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCHANISALIGNED1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<1>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_wire<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHANISALIGNED0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_wire<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCHANISALIGNED1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_valid_reg<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_wire<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHANISALIGNED0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<5>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_wire<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCHANISALIGNED1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<5>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_wire<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHANISALIGNED0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_wire<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCHANISALIGNED1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rxchanisaligned_reg<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<0>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;d971cca5!-1;72448;-4672;S!0;-843;-776!1;9590;1748!2;6408;2268!3;1750;-3600!4;806;0!5;489;-28132;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARDISPMODE00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<1>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;8ed69199!-1;72288;-57568;S!0;-683;-80!1;9352;-376!2;6592;-1960!3;1804;-624!4;806;0!5;489;27428;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARDISPMODE10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;dd746eec!-1;72288;-73608;S!0;-683;-272!1;9590;1708!2;6408;2268!3;1750;-400!4;806;0!5;489;-28132;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARDISPMODE00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<3>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;ffcc5b67!-1;72288;-122840;S!0;-683;-80!1;1008;-444!2;8980;-1204!3;7344;-928!4;0;-8!5;416;-376!6;806;0!7;489;27428;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARDISPMODE10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<4>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;2eb76648!-1;72448;41400;S!0;-843;-776!1;9586;1908!2;-492;13300!3;6868;4856!4;1786;-448!5;806;0!6;489;-28132;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARDISPMODE00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<5>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;81c81696!-1;72288;4400;S!0;-683;16!1;9364;1576!2;7968;-672!3;0;-8!4;416;-648!5;806;0!6;489;27428;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARDISPMODE10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<6>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;92d931db!-1;72288;-135888;S!0;-683;-80!1;9352;-376!2;8396;768!3;806;0!4;489;-28132;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARDISPMODE00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<7>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;7001ea83!-1;72448;-184448;S!0;-843;-584!1;9586;-632!2;6337;-6881!3;1409;1977!4;0;-8!5;416;-576!6;806;0!7;489;27428;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARDISPMODE10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;cd2caa04!-1;72448;-7768;S!0;-843;-872!1;9356;2828!2;7976;1108!3;0;-8!4;416;-168!5;806;0!6;489;-28348;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARISK00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;5e8759ce!-1;72448;-56792;S!0;-843;-872!1;9356;2828!2;6594;-1956!3;1890;-2504!4;-92;-1368!5;806;0!6;489;27420;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXCHARISK10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<2>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;41532ec4!-1;72448;-70152;S!0;-843;-584!1;9368;1596!2;7964;-836!3;0;-8!4;416;-168!5;806;0!6;489;-28348;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARISK00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<3>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;f79959ac!-1;72448;-122168;S!0;-843;-776!1;1008;-1696!2;8868;-3200!3;7456;-512!4;143;1065!5;273;1351!6;806;0!7;489;27420;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXCHARISK10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<4>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;6f504ec3!-1;72288;40832;S!0;-683;-176!1;9586;1892!2;6177;13463!3;1588;2898!4;397;1483!5;806;0!6;489;-28348;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARISK00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<5>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;6a13563b!-1;72288;4504;S!0;-683;-80!1;9368;1556!2;8380;-1372!3;806;0!4;489;27420;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXCHARISK10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<6>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;f5b8470a!-1;72448;-135216;S!0;-843;-776!1;9590;1748!2;6390;-4108!3;1768;2928!4;806;0!5;489;-28348;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARISK00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<7>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;5c2b5bde!-1;72448;-184344;S!0;-843;-680!1;9364;1600!2;6580;-3904!3;1388;-3216!4;0;-8!5;416;-656!6;806;0!7;489;27420;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXCHARISK10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<0>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;bacd0a4e!-1;72448;-4880;S!0;-843;-584!1;9368;1596!2;6594;2484!3;1786;-304!4;806;0!5;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<10>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;ef5945c1!-1;72448;-56896;S!0;-843;-776!1;1008;-1696!2;8852;-1916!3;7888;-2316!4;806;0!5;489;30188;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA12
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<11>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;bb1f81df!-1;72448;-60096;S!0;-843;-776!1;1008;-1696!2;8852;-1916!3;7888;892!4;806;0!5;489;30164;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA13
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<12>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;ea5187b!-1;72288;-60872;S!0;-683;16!1;9364;1576!2;7968;-672!3;0;-8!4;416;-456!5;806;0!6;489;26980;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA14
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;b8e4b3a!-1;72448;-59992;S!0;-843;-872!1;9356;2828!2;7976;988!3;175;-1191!4;241;-2169!5;806;0!6;489;26948;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA15
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<14>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;7f491e8e!-1;72448;-60304;S!0;-843;-584!1;9368;1596!2;7964;-836!3;0;-8!4;416;-264!5;806;0!6;489;26932;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA16
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<15>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;85cc0575!-1;72448;-60200;S!0;-843;-680!1;9352;-344!2;7980;1296!3;0;-8!4;416;-456!5;806;0!6;489;26916;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA17
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<16>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;cdd26448!-1;72288;-70720;S!0;-683;16!1;9364;1576!2;6592;2480!3;1376;96!4;0;-8!5;416;-400!6;806;0!7;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;47d66c41!-1;72448;-69840;S!0;-843;-872!1;9356;2828!2;7976;1012!3;0;-8!4;416;-88!5;806;0!6;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA01
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<18>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;25a18650!-1;72448;-76448;S!0;-843;-680!1;9562;8864!2;8262;388!3;-76;900!4;806;0!5;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA02
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<19>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;bffb5d3f!-1;72288;-73712;S!0;-683;-176!1;9356;2804!2;6606;4428!3;1370;232!4;0;-8!5;416;-552!6;806;0!7;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA03
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;9b60ae7c!-1;72288;-1936;S!0;-683;-272!1;9348;-380!2;7984;1308!3;0;-8!4;416;-408!5;806;0!6;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA01
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<20>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;ccecb991!-1;72448;-70048;S!0;-843;-680!1;1008;-412!2;8964;64!3;7776;916!4;806;0!5;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA04
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<21>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;c438d05e!-1;72448;-76344;S!0;-843;-776!1;9360;1604!2;6553;4187!3;1419;1257!4;0;-8!5;416;-88!6;806;0!7;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA05
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;a4aa28bb!-1;72448;-76240;S!0;-843;-872!1;9356;2828!2;6606;4428!3;1370;56!4;0;-8!5;416;-368!6;806;0!7;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA06
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<23>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;9f5e2ccd!-1;72288;-70512;S!0;-683;-176!1;1016;1624!2;8860;-3352!3;7456;-512!4;143;1065!5;273;1679!6;806;0!7;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA07
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<24>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;a1156dd!-1;72288;-126040;S!0;-683;-80!1;9368;1556!2;6582;-3900!3;1382;-32!4;0;-8!5;416;-384!6;806;0!7;489;30236;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<24>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;e72a96f4!-1;72288;-129136;S!0;-683;-176!1;9360;1572!2;7972;-636!3;0;-8!4;416;-496!5;806;0!6;489;30212;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<26>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;57f7d79!-1;72288;-129344;S!0;-683;16!1;9352;-368!2;7980;1296!3;0;-8!4;416;-464!5;806;0!6;489;30188;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA12
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<27>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;66d1d507!-1;72448;-128568;S!0;-843;-776!1;9348;-340!2;8400;820!3;806;0!4;489;30164;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA13
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;4d1313bf!-1;72448;-122064;S!0;-843;-872!1;9590;-484!2;6390;-1884!3;1768;-384!4;806;0!5;489;26980;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA14
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;377cd5f4!-1;72448;-125264;S!0;-843;-872!1;9360;1596!2;7972;-636!3;0;-8!4;416;-496!5;806;0!6;489;26948;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA15
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<2>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;3117749c!-1;72288;-5344;S!0;-683;-80!1;9352;-376!2;7980;1472!3;227;1005!4;189;1619!5;806;0!6;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA02
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<30>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;17cd35d6!-1;72288;-129240;S!0;-683;-80!1;9368;1556!2;6594;2484!3;1370;80!4;0;-8!5;416;-464!6;806;0!7;489;26932;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA16
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<31>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;7a6a04c8!-1;72288;-126144;S!0;-683;16!1;9364;1576!2;7968;-672!3;0;-8!4;0;160!5;0;-8!6;416;-584!7;806;0!8;489;26916;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<24>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDATA17
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;8ff804e6!-1;72288;40936;S!0;-683;-272!1;9558;8832!2;368;9548!3;6072;4796!4;1750;-256!5;806;0!6;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<33>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;1d586730!-1;72448;44496;S!0;-843;-680!1;-1949;8995!2;2957;10045!3;8964;-188!4;7864;-36!5;-88;944!6;806;0!7;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA01
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<34>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;ab831c17!-1;72288;37424;S!0;-683;16!1;9562;8840!2;6081;9731!3;2181;6657!4;-76;900!5;806;0!6;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA02
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<35>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;70ca6f6a!-1;72288;37632;S!0;-683;-176!1;-2141;8955!2;-1169;9773!3;4318;3488!4;9102;2984!5;7730;-36!6;-92;940!7;806;0!8;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA03
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<36>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;3b950a45!-1;72448;44392;S!0;-843;-584!1;-2093;9003!2;11445;6661!3;8396;912!4;806;0!5;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA04
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;c77cff1d!-1;72448;44704;S!0;-843;-872!1;9554;8880!2;6359;6503!3;1419;1257!4;0;-8!5;416;-88!6;806;0!7;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA05
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;dd301903!-1;72288;37736;S!0;-683;-272!1;9558;8832!2;7793;3013!3;-1353;4931!4;1334;3504!5;227;1005!6;189;1619!7;806;0!8;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA06
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<39>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;1304ec9!-1;72448;44600;S!0;-843;-776!1;9558;8872!2;6398;4800!3;1376;120!4;143;1065!5;273;1679!6;806;0!7;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA07
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<3>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;5ed48693!-1;72288;-2040;S!0;-683;-176!1;9356;3052!2;6594;-2204!3;1798;-344!4;806;0!5;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA03
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<40>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;719af203!-1;72288;7704;S!0;-683;-80!1;9352;-376!2;6592;-1960!3;1804;-3632!4;806;0!5;489;30236;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<41>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;4411ee94!-1;72448;1768;S!0;-843;-584!1;1008;-404!2;8964;64!3;7776;820!4;806;0!5;489;30212;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<42>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;ee562116!-1;72448;1872;S!0;-843;-680!1;9590;1732!2;6414;2284!3;1328;-3264!4;0;-8!5;416;-264!6;806;0!7;489;30188;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA12
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<43>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;66955aea!-1;72448;5072;S!0;-843;-680!1;9352;-344!2;6592;-1960!3;1388;184!4;0;-8!5;416;-584!6;806;0!7;489;30164;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<43>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA13
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<44>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;20f048a4!-1;72448;1976;S!0;-843;-776!1;9360;1604!2;7972;-612!3;143;1065!4;-143;1791!5;0;-8!6;416;-184!7;806;0!8;489;26980;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA14
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<45>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;5bf5735a!-1;72288;4608;S!0;-683;-176!1;9360;1572!2;7972;-636!3;0;-8!4;416;-496!5;806;0!6;489;26948;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA15
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<46>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;349a5bcc!-1;72288;1304;S!0;-683;-80!1;9368;1556!2;6594;2484!3;1370;80!4;0;-8!5;416;-464!6;806;0!7;489;26932;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA16
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;b313d784!-1;72448;2080;S!0;-843;-872!1;1008;3040!2;8876;1808!3;7948;-56!4;-84;-1120!5;806;0!6;489;26916;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDATA17
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<48>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;dc6e0e21!-1;72448;-132224;S!0;-843;-584!1;9368;1596!2;7964;-932!3;0;-8!4;416;-80!5;806;0!6;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA00
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<49>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;fe593677!-1;72288;-132480;S!0;-683;-272!1;9348;-380!2;7984;1308!3;0;-8!4;416;-408!5;806;0!6;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<49>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA01
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<4>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;a98f5aa0!-1;72448;-7976;S!0;-843;-680!1;9364;1600!2;6592;2480!3;1376;96!4;0;-8!5;416;-400!6;806;0!7;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA04
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<50>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;1d9154a8!-1;72448;-132120;S!0;-843;-680!1;9364;1600!2;7968;-672!3;0;-8!4;416;-368!5;806;0!6;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA02
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<51>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;ba51250!-1;72288;-132584;S!0;-683;-176!1;9356;3052!2;6594;-2204!3;1798;-344!4;806;0!5;489;-31604;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<49>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA03
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<52>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;4af6b52a!-1;72448;-132016;S!0;-843;-776!1;9360;1604!2;6578;-3908!3;1394;-128!4;0;-8!5;416;-200!6;806;0!7;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA04
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<53>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;1f0e058b!-1;72288;-132792;S!0;-683;16!1;9352;-368!2;6592;-1960!3;1804;-336!4;806;0!5;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<49>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA05
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;3d082cda!-1;72288;-135680;S!0;-683;-272!1;9348;-380!2;6590;-1964!3;1394;2976!4;0;-8!5;416;-120!6;806;0!7;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA06
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;f3138182!-1;72448;-131912;S!0;-843;-872!1;1008;-1704!2;8852;-1916!3;7472;-2092!4;135;1209!5;281;1831!6;806;0!7;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA07
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<56>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;1ad94f37!-1;72448;-184240;S!0;-843;-776!1;9558;-7628!2;8274;-372!3;-500;-632!4;0;-8!5;416;-504!6;806;0!7;489;30236;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<57>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;f9f74d4d!-1;72448;-187544;S!0;-843;-680!1;9352;-344!2;6592;-1960!3;1388;-3192!4;0;-8!5;416;-424!6;806;0!7;489;30212;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<58>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;f453ad37!-1;72448;-187440;S!0;-843;-776!1;9348;-340!2;6590;-1964!3;1810;-3624!4;806;0!5;489;30188;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA12
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;d784cde1!-1;72448;-187336;S!0;-843;-872!1;9356;2828!2;6594;-1956!3;1382;-3256!4;183;-1295!5;233;-2249!6;806;0!7;489;30164;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA13
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<5>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;7a9f0057!-1;72288;-5240;S!0;-683;-176!1;9360;1572!2;500;-2016!3;7472;-1996!4;127;1157!5;289;1803!6;806;0!7;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA05
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<60>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;57571124!-1;72288;-172008;S!0;-683;-176!1;9558;-7660!2;7805;-2879!3;-1383;-4653!4;1768;-3584!5;806;0!6;489;26980;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<60>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA14
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<61>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;7674c707!-1;72448;-181144;S!0;-843;-680!1;9562;-7632!2;8274;-372!3;-88;-1124!4;806;0!5;489;26948;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA15
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<62>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;79c58c95!-1;72448;-181040;S!0;-843;-776!1;9348;-340!2;6590;-1964!3;1425;-5003!4;385;-1821!5;806;0!6;489;26932;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA16
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;c81b1d5!-1;72448;-180936;S!0;-843;-872!1;9558;-7636!2;8274;-372!3;-84;-1120!4;806;0!5;489;26916;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDATA17
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;32efeda7!-1;72448;-4568;S!0;-843;-872!1;9356;2828!2;6594;-1956!3;1890;696!4;-92;-1032!5;806;0!6;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA06
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;5f947a3d!-1;72288;-5136;S!0;-683;-272!1;9348;-380!2;6590;-1964!3;1394;2976!4;0;-8!5;416;-128!6;806;0!7;489;-28436;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA07
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<8>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;8185eff2!-1;72288;-60768;S!0;-683;-80!1;1008;-1736!2;8980;88!3;7344;-928!4;0;-8!5;416;-184!6;806;0!7;489;30236;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA10
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<9>" ,
cfg "
     _NET_PROP::ROUTE:{3;1;5vlx50tff1136;b9292d2e!-1;72288;-57464;S!0;-683;-176!1;9360;1572!2;6578;-3908!3;1394;-3328!4;0;-8!5;416;-296!6;806;0!7;489;30212;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDATA11
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<0>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;72bd757!-1;72448;-4776;S!0;-843;-680!1;9590;1732!2;6414;2284!3;1744;-456!4;806;0!5;489;-31668;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDETECTRX0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;1fd6a7cc!-1;72288;-57360;S!0;-683;-272!1;9586;-672!2;6400;-8384!3;1346;3688!4;0;-8!5;416;-488!6;806;0!7;489;29924;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXDETECTRX1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<2>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;9ef68e76!-1;72288;-70616;S!0;-683;-80!1;9352;-376!2;7980;1472!3;227;1005!4;189;1427!5;806;0!6;489;-31668;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDETECTRX0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;b68f8e7a!-1;72288;-122632;S!0;-683;-272!1;9586;-672!2;6400;-8384!3;1346;3688!4;0;-8!5;416;-488!6;806;0!7;489;29924;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXDETECTRX1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;2b1c6343!-1;72448;41504;S!0;-843;-872!1;-2141;8979!2;-1169;9773!3;12666;3276!4;8392;716!5;806;0!6;489;-31668;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDETECTRX0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;94bb3765!-1;72288;1512;S!0;-683;-272!1;9348;-380!2;8400;916!3;806;0!4;489;29924;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXDETECTRX1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<6>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;77b00d59!-1;72288;-135784;S!0;-683;-176!1;9356;2804!2;8392;716!3;806;0!4;489;-31668;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDETECTRX0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;e98e7ac8!-1;72448;-184136;S!0;-843;-872!1;9586;-624!2;6352;-7992!3;1394;80!4;0;-8!5;416;-488!6;806;0!7;489;29924;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXDETECTRX1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<0>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;de8ae2b4!-1;72448;-8080;S!0;-843;-584!1;9368;1596!2;6594;2484!3;1370;3432!4;0;-8!5;416;-744!6;806;0!7;489;-31724;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXELECIDLE0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<1>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;5d011b8a!-1;72288;-60664;S!0;-683;-176!1;9360;1572!2;6578;-3908!3;1810;-664!4;806;0!5;489;30204;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXELECIDLE1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;45901a8c!-1;72288;-70408;S!0;-683;-272!1;9360;1564!2;7972;-612!3;143;1065!4;273;1487!5;806;0!6;489;-31724;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXELECIDLE0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<3>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;6233fa8c!-1;72288;-122736;S!0;-683;-176!1;9360;1572!2;6578;-3908!3;1810;-3864!4;806;0!5;489;30204;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXELECIDLE1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXELECIDLE0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<5>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;5b71d4ab!-1;72288;1200;S!0;-683;16!1;9352;-368!2;7980;1296!3;0;-8!4;416;-704!5;806;0!6;489;30204;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXELECIDLE1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;b54b25f!-1;72448;-135112;S!0;-843;-872!1;9360;1596!2;7972;-612!3;143;1065!4;273;1487!5;806;0!6;489;-31724;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXELECIDLE0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<7>"
, cfg "
       _NET_PROP::ROUTE:{3;1;5vlx50tff1136;2c19f0f6!-1;72448;-187648;S!0;-843;-584!1;9590;-508!2;6335;-3285!3;1823;-2359!4;806;0!5;489;30204;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXELECIDLE1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<0>" D
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<0>" CLK
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" CLK
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<8>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<2>" CLK
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<3>" CLK
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_status_reg<14>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<4>" CLK
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<47>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<5>" CLK
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<6>" CLK
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/icdrreset<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<7>" CLK
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l0<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL00 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l0<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL01 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l1<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l1<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l2<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l2<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l3<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l3<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l4<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l4<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l5<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l5<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l6<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l6<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l7<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL70 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_power_down_l7<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPEPOWERDOWNL71 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<15>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_reset_l0" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERESETL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCDRRESET0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_reset_l1" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERESETL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXCDRRESET1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_reset_l2" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERESETL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCDRRESET0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_reset_l3" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERESETL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXCDRRESET1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_reset_l4" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERESETL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCDRRESET0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_reset_l5" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERESETL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXCDRRESET1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_reset_l6" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERESETL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCDRRESET0
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_reset_l7" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERESETL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXCDRRESET1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_rx_polarity_l0" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXPOLARITYL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_rx_polarity_l1" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXPOLARITYL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_rx_polarity_l2" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXPOLARITYL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_rx_polarity_l3" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXPOLARITYL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_rx_polarity_l4" , cfg "
                                                             _NET_PROP::ROUTE:{3;1;5vlx50tff1136;e8a4aac6!-1;77040;-67224;S!0;-807;39544!1;-452;0!2;-1973;8819!3;-388;12804!4;-8304;9848!5;244;12796!6;-1205;9765!7;4306;3480!8;2740;816!9;404;8!10;683;-728;L!}",
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXPOLARITYL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_k_reg<4>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_rx_polarity_l5" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXPOLARITYL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<5>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_rx_polarity_l6" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXPOLARITYL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_rx_polarity_l7" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPERXPOLARITYL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_compliance_l0" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXCOMPLIANCEL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_compliance_l1" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXCOMPLIANCEL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_compliance_l2" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXCOMPLIANCEL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_compliance_l3" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXCOMPLIANCEL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_compliance_l4" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXCOMPLIANCEL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_compliance_l5" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXCOMPLIANCEL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_compliance_l6" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXCOMPLIANCEL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_compliance_l7" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXCOMPLIANCEL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_k_l0" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAKL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_k_l1" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAKL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_k_l2" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAKL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_k_l3" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAKL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_k_l4" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAKL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_k_l5" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAKL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_k_l6" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAKL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_k_l7" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAKL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l0<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL00 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l0<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL01 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l0<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL02 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l0<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL03 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<1>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l0<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL04 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l0<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL05 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l0<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL06 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l0<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL07 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l1<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l1<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l1<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<1>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l1<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l1<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l1<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL15 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l1<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL16 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l1<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL17 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<13>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l2<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL20 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l2<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL21 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l2<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL22 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l2<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL23 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_compliance_reg<2>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l2<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL24 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<17>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l2<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL25 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l2<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL26 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l2<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL27 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l3<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL30 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<24>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l3<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL31 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l3<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL32 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l3<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL33 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<27>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l3<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL34 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<28>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l3<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL35 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l3<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL36 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<25>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l3<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL37 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<24>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL40 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL41 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL42 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL43 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL44 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL45 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL46 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<38>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l4<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL47 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<37>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l5<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL50 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_elec_idle_reg<5>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l5<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL51 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l5<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL52 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l5<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL53 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<43>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l5<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL54 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l5<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL55 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_power_down_reg<10>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l5<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL56 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l5<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL57 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<47>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l6<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL60 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l6<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL61 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<49>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l6<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL62 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l6<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL63 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<49>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l6<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL64 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l6<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL65 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<49>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l6<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL66 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l6<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL67 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<55>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l7<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL70 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l7<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL71 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l7<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL72 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l7<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL73 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l7<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL74 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<60>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l7<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL75 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l7<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL76 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_data_l7<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDATAL77 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_detect_rx_loopback_l0" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDETECTRXLOOPBACKL0
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<6>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_detect_rx_loopback_l1" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDETECTRXLOOPBACKL1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<1>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_detect_rx_loopback_l2" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDETECTRXLOOPBACKL2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_detect_rx_loopback_l3" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDETECTRXLOOPBACKL3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_detect_rx_loopback_l4" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDETECTRXLOOPBACKL4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<4>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_detect_rx_loopback_l5" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDETECTRXLOOPBACKL5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_detect_rx_loopback_l6" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDETECTRXLOOPBACKL6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_detect_rx_loopback_l7" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXDETECTRXLOOPBACKL7
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_elec_idle_l0" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXELECIDLEL0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_k_reg<0>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_elec_idle_l1" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXELECIDLEL1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_polarity_reg<1>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_elec_idle_l2" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXELECIDLEL2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_elec_idle_l3" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXELECIDLEL3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_elec_idle_l4" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXELECIDLEL4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<32>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_elec_idle_l5" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXELECIDLEL5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<5>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_elec_idle_l6" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXELECIDLEL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<6>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/pipe_tx_elec_idle_l7" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" PIPETXELECIDLEL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/rb_crm_mgmt_rst_n" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMMGMTRSTN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset_and0000" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001" D
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset" CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<1>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<1>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<1>" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<1>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<1>" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset_not0001" D1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset_and0000" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset_and0000" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset_and0000" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<1>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.crmpwrsoftresetn_capture"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.crmpwrsoftresetn_capture"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMUSERCFGRSTN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_0"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_dl_down_last_state"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_dl_down_last_state"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false_ltssm_linkdown_hot_reset_n_and0000"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_dl_down_last_state"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false_ltssm_linkdown_hot_reset_n_and0000"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_capture_3"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_dl_down_last_state"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false_ltssm_linkdown_hot_reset_n_and0000"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_dl_down_last_state"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_dl_down_last_state"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false_ltssm_linkdown_hot_reset_n_and0000"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_linkdown_hot_reset_reg_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_linkdown_hot_reset_reg_n"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMURSTN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false_ltssm_linkdown_hot_reset_n_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false_ltssm_linkdown_hot_reset_n_and0000"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_linkdown_hot_reset_reg_n"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/use_reset_logic.reset_i/resetmode_false.ltssm_dl_down_last_state"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk/user_reset_n_inv" , 
  outpin "sys_reset_n" I ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_enable_ltssm_reset" SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<1>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/reg_ltssm_reset<3>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  D3 ,
  inpin "trn_reset_n_c" A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1137" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1138" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1140" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1141" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1143" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1147" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" A1
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1425" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1427" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1427" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<4>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1429" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2218" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" D
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" C6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2220" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" B
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2222" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2224" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2226" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2226" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<5>" D5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2228" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2228" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" A5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2232" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2236" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2236" D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2238" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2238" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2240" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2240" D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2242" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2244" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2246" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2246" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2248" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2248" D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2250" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2250" D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2252" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2252" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2254" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2254" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2256" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2256" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2260" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262" B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2266" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2266" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2268" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2268" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2270" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2272" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2274" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276" D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280" D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284" D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2286" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288" C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2572" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3638" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3639" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3639" B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4007" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4008" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4021" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4022" , 
  outpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4023" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4110" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4114" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4120" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N413" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4130" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4137" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4141" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4143" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N419" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N421" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N423" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N427" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N429" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N431" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N432" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4349" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4349" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<2>" D4
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4351" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4353" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4354" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4358" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4362" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4364" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4368" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4370" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4384" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4386" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4398" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4400" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4402" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4404" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4406" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4407" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4412" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4422" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4432" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4434" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/N942" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/Mcount_wait_cntr_val"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/Mcount_wait_cntr_val"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<0>"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N27" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N27" C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" B3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<6>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" C3
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N31" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" B
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" B6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<6>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" C6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<0>" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<4>" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<4>" D4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<5>" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<5>" D4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" C4
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<6>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<6>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n<0>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" C3
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00_or0000" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" B
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<0>" CE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" B1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<6>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" C1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" CE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" CE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" CE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<7>" CE
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" B1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<2>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" C1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" C1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<1>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<4>" B6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<5>" D6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" B1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<7>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<31>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/reg_req_pkt_tx"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<6>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<6>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" CQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" C4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03<0>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03<0>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" CQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" CQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" CQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<7>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<2>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<2>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" CQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" C4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" CQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" C4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<0>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<29>_map9"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<1>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<1>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<2>" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4349" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<4>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<4>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<5>" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<5>" D4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<29>_map9"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<29>_map9"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<0>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>_map10"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>_map10"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<1>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>_map9"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<7>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<31>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" CQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" C4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<63>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<55>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" D4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" BQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" CQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" C4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" D4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" D4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<7>" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<7>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<31>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<31>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<10>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<12>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<14>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<16>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<18>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<20>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<22>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<24>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<26>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<28>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<2>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<30>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<32>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<34>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<36>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<38>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<40>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<42>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<44>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<46>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<48>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<4>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<50>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<55>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<55>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<55>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<63>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<63>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<63>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<6>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<8>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsrc_rdy_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1427" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2226" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2228" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4349" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N27" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" B2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<4>" D6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<5>" D5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<6>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" B3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03<0>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" D5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" B3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" D3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<0>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" B3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<29>_map9"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>_map10"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" B1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" C1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" B1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" D1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" B1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" B1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" C1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" D1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" D1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1-In_map9"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3-In_map11"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In_map11"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0003"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1-In_map9"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1-In_map9"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1427" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2226" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2228" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4349" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N27" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<0>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<4>" D2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<5>" D6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<6>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" B2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03<0>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" D4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" B2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" D2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<0>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" B6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<29>_map9"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>_map10"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" B3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" C3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" B3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" D3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" B3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" B3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" C3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" D3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" D3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1-In_map9"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3-In_map11"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In_map11"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0003"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0005"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_nfl" D4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1427" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2226" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2228" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4349" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N27" C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<0>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" B3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<4>" D5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<5>" D3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<6>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03<0>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" D6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" D5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<0>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<29>_map9"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>_map10"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" C5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" D5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" C5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" D5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" D5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1-In_map9"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3-In_map11"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In_map11"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0003"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0005"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_nfl" D5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3-In_map11"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3-In_map11"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1427" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2226" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2228" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N4349" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N27" C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<0>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" B6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<4>" D3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<5>" D2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<6>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" B1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03<0>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" D3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" B6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" D6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<0>" A4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<29>_map9"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>_map10"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" B2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" C2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" B2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" D2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" B2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" B2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" C2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" D2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" D2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1-In_map9"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" A1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3-In_map11"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In_map11"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0003"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0005"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_nfl" D6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In_map11"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In_map11"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In_map18"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" A3
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_Rst_inv"
  D ,
  inpin "cfg_lstatus_c<7>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_detected_fatal_error" SR ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_unsupported_request_other_error" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_detected_parity_error" SR ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_received_master_abort" SR ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<2>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<0>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<24>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<9>" SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<0>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<4>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<5>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<6>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<6>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03<0>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<7>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<2>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<0>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<1>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<2>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<4>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<5>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<7>" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<55>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<63>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cor" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplt" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplu" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_ftl" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_nfl" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/grant" SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/reg_req_pkt_tx"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<49>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd1" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" SR
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_inc_dec_b"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_inc_dec_b"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_inc_dec_b"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_incr_cplt"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cor"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplt"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplu"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_ftl"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_nfl"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_decr_cor"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_cpl_num<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_inc_dec_b"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_inc_dec_b"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_ftl_num<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_inc_dec_b"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_decr_cor"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_data_en_d"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<4>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<4>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<4>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_en"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<6>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_check"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld_d"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_np_ok"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_pcpl_ok"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2_seen"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<6>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<8>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_pre"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl_pre"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<8>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rsof"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ep"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_malformed_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_p_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_ur_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q4"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q2"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode_q"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/hp_msg_detect_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/load_aperture_q"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_rem"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/sof_q1"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_filt_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/uc_format"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_format"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/preeof_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/eval_pwr_mgmt_q1"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/pm_msg_detect_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_fifo"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_sof"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<1>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  SR ,
  inpin "ep/cfg_command<8>" SR ,
  inpin "ep/cfg_dcommand<3>" SR ,
  inpin "trn_rd_c<11>" SR ,
  inpin "trn_rd_c<15>" SR ,
  inpin "trn_rd_c<19>" SR ,
  inpin "trn_rd_c<23>" SR ,
  inpin "trn_rd_c<27>" SR ,
  inpin "trn_rd_c<31>" SR ,
  inpin "trn_rd_c<35>" SR ,
  inpin "trn_rd_c<39>" SR ,
  inpin "trn_rd_c<3>" SR ,
  inpin "trn_rd_c<43>" SR ,
  inpin "trn_rd_c<47>" SR ,
  inpin "trn_rd_c<51>" SR ,
  inpin "trn_rd_c<55>" SR ,
  inpin "trn_rd_c<59>" SR ,
  inpin "trn_rd_c<63>" SR ,
  inpin "trn_rd_c<7>" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" D
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2236" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2238" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2240" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2246" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2248" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2250" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2252" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2254" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2256" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2266" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2268" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" B6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<2>" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" C6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<1>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<2>" D6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<4>" B2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" B2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplu" AX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<49>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0002"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2236" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2238" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2240" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2246" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2248" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2250" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2252" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2254" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2256" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2266" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2268" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" B3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<2>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" C3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" C2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<2>" D3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<5>" D3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplt" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<49>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0003"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0003"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<4>" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<4>" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_ftl" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0005"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0005"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<5>" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cor" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0006"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<0>" A
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<0>" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<5>" DX
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_cmp_eq0007"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2236" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2238" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2240" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2246" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2248" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2250" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2252" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2254" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2256" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2266" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2268" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<6>" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03<0>" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<2>" DX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<7>" A2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<31>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cor" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cor" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_decr_cor"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplt" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplt" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplt"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_cpl_num<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_inc_dec_b"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplu" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplu" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplu"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_or0000"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_inc_dec_b"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_inc_dec_b"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_ftl" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_ftl" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_or0000"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_inc_dec_b"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_nfl" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_nfl" DQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_or0000"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_decr_cor"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/grant" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/grant" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1-In_map9"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" A6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3-In_map11"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4-In_map11"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplt"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplu"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_not0001_inv"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_decr_cor"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_cpl_num<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_inc_dec_b"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_inc_dec_b"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_inc_dec_b"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_inc_dec_b"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_decr_cor"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/reg_req_pkt_tx" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/reg_req_pkt_tx"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" D3
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_or0000"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<49>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_or0000"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd1" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd1" CQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/Mcount_wait_cntr_val"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<55>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<63>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n<0>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/grant" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd1" C4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" C5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" D4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" CQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/Mcount_wait_cntr_val"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<55>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<63>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/grant" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd1" C6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" CX
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<0>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<0>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" D5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" D6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr_cst" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<0>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  BMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  BMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  BMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  BMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  BMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  BMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/_varindex0000<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2256" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2268" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2266" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262" B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288" C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284" D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2254" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280" D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276" D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" C5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" A5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" A5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" B5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<6>" A5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<0>" A5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2252" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<1>" A3
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<2>" D5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2228" A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<4>" B3
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2226" A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" A3
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" B3
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" A5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" B5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<2>" A5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2250" D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" C5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2240" D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2238" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2236" D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" B1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" D4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" B6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" D1
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<49>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2248" D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2246" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/_varindex0000<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2256" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2268" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2266" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262" B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288" C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284" D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2254" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280" D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276" D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" C2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" A2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" A2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" B2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<6>" A2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<29>_map9"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2252" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07_mux0000<30>_map10"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<2>" D2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" A2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N1427" A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<5>" D2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" B6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" A2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" B2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<2>" A2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2250" D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" C2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N32" A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2240" D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2238" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2236" D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N27" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" C3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/N27" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" C5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<49>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2248" D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2246" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/Madd_AUX_107_addsub00006"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num<0>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/Madd_AUX_107_addsub0000_cy<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/Msub__AUX_108_cy<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num<0>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cor"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cor"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cor"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cor"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_extra"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num<0>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num<0>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num<0>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/Madd_AUX_107_addsub00006"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/Madd_AUX_107_addsub0000_cy<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/Msub__AUX_108_cy<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplt"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplt"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplt"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplt"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_inc_dec_b"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_inc_dec_b"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/Madd_AUX_107_addsub00006"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/Madd_AUX_107_addsub00006"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/Madd_AUX_107_addsub0000_cy<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/Msub__AUX_108_cy<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<2>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<2>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/Madd_AUX_107_addsub00006"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplu"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplu"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplu"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplu"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_extra"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/Madd_AUX_107_addsub00006"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<2>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_inc_dec_b"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_inc_dec_b"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/Madd_AUX_107_addsub00006"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<2>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/Madd_AUX_107_addsub00006"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/cnt<2>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplt" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplt"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp<1>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplu" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_cplu"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp<1>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/decr_ftl" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_inc_dec_b"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_ftl_num<0>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_inc_dec_b"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/err_ftl_en"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/err_ftl_en"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/Madd_AUX_107_addsub00006"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/Madd_AUX_107_addsub0000_cy<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/Msub__AUX_108_cy<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_ftl"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_ftl"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_ftl"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_ftl"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_extra"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/Madd_AUX_107_addsub00006"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num<0>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num<0>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_nfl"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_nfl"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_nfl"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_nfl"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num<0>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_inc_dec_b"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_inc_dec_b"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num<0>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num<0>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp<1>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp<1>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp<1>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp<1>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp<1>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp<1>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<48>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<48>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_not0002_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_not0002_inv"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<48>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_incr_cplt"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_incr_cplt"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp<1>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_masterdataparityerror_not0001_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_masterdataparityerror_not0001_inv"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_master_data_parity" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_not0001_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_not0001_inv"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_system_error" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_or0000"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_system_error" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cor" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cor"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" B4
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplt" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplt"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" B6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" B6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" B3
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplu" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplu"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" B3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" A5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" B6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_ftl" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_ftl"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" B2
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" B2
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_nfl" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_nfl"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" B4
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" B5
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_decr_cor"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_decr_cor"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_cpl_num<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_cpl_num<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_inc_dec_b"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_inc_dec_b"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_inc_dec_b"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_cpl_num<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_inc_dec_b"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_inc_dec_b"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_inc_dec_b"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_inc_dec_b"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_ftl_num<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_ftl_num<0>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_inc_dec_b"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_inc_dec_b"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_decr_cor"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_decr_cor"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_inc_dec_b"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg" AQ
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0_split_0"
  D1 ,
  inpin "trn_lnk_up_n_c" B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<5>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<6>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<6>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<7>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<6>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<7>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<2>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dstatus_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  D ,
  inpin "ep/cfg_dcommand<3>" CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_lstatus_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  A ,
  inpin "cfg_lstatus_c<7>" CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<55>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<31>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<63>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2252" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2250" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2248" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2246" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2268" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2266" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2264" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2262" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2288" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2284" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2282" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2280" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2278" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2240" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2276" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<31>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2238" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2236" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2234" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<7>" A3
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2256" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2254" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" B6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" C6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" D6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" B6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" B6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" D6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" C6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<7>" A6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" D6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" B6
  ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map73"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr<1>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map73"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map73"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map73"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_not0001"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map47"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map47"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map47"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map47"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map47"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map47"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map36"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map36"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map47"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map47"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map36"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map36"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map36"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map36"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map60"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map60"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map60"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map60"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map60"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map60"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map47"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map47"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map47"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map47"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<31>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_status_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  A ,
  inpin "ep/cfg_command<8>" CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/enable_mgmt_op"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_en"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<2>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr<1>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
  AX ,
  inpin "ep/cfg_command<8>" AX ,
  inpin "ep/cfg_dcommand<3>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<2>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr<1>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
  BX ,
  inpin "ep/cfg_command<8>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
  CQ ,
  inpin "cfg_lstatus_c<7>" AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
  DQ ,
  inpin "cfg_lstatus_c<7>" BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<31>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<2>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
  CX ,
  inpin "ep/cfg_dcommand<3>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<31>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<31>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<31>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<31>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<31>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<31>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
  DX ,
  inpin "ep/cfg_dcommand<3>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
  CX ,
  inpin "ep/cfg_command<8>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  AX ,
  inpin "ep/cfg_command<8>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_not0002_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_not0002_inv"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_rden" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata_not0002"
, 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_rden" A ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<0>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<24>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<9>" CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wren_not0001_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_not0002_inv"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wren" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_data_en_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_data_en_d"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_not0001"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<0>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<0>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<24>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<24>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<9>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<9>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<4>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_rden" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<4>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_rden" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<4>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_rden" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<4>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_rden" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<4>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<4>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<4>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_not0001"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_not0001"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_not0001"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_not0001"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<4>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata_not0001"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1_not0001"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_not0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<1>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<4>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<4>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_en"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_en"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_data_en_d"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_en_mux0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/mgmt_rden" B ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_rden" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_rden" DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_not0002_inv"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_en"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_rden" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_not0002_inv"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden_not0002_inv"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_data_en_d"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0_split_0"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/trn_lnk_up_n1_INV_0_split_0"
  OQ ,
  inpin "LED_link_up_n" O ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/_and0000" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DIP7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_p1_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Mcount_cpl_tlp_rcntr_p2_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/N22" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/N3" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/N32" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/N341" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/N43" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Result<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/Result<0>1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_100"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_101"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_102"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_103"
, 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_104"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_96"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_97"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_98"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_cmp_eq0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_cmp_eq0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_cmp_eq0001_INV"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux0000_map12"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/final_xfer_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/is_same_queueavail"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux0000_map12"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux0000_map12"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux0000_map47"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d_not0001_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" B ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_tc_or0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_is_same_lock"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_is_same_lock_mux0000_map35"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" C1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" C3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high_pre_and0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<0>_map0"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<59>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<0>_map8"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<63>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<1>_map11"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high_pre<1>_map9"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<7>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/_COND_99"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_first_mux0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_init_cpl"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_init_cpl1"
, 
  outpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" B ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/transaction_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<51>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<55>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<63>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/N29"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/N39"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/N45"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or0000_map2"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  DMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or0000_map2"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  DMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map13"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map24"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map36"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map60"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map63"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map65"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  DMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  DMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map13"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map24"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map36"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map47"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map60"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map63"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc_and0000_map47"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map73"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map73"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map13"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map24"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map36"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map47"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map47"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map60"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map63"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2258" B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map13"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map24"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map36"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map36"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map47"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map47"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map60"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map60"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map63"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<6>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<6>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<6>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_check"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_check"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or0000_map2"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or0000_map2"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<6>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or0000_map13"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or0000_map2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or0000_map2"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit_or0000_map8"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_np_words_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Maccum_remain_pcpl_words_cy<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<8>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd__add0001_cy<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Madd_pcpl_addto_add0000_cy<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_np_vld_cntr_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_pcpl_vld_cntr_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Mcount_wr_word_cnt_cy<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/N12" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/N13" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/N30" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/N31" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/N46" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Result<0>2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/Result<0>3"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/_and0005"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_np"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO0 ,
  inpin "trn_rd_c<3>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO10 ,
  inpin "trn_rd_c<11>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO11 ,
  inpin "trn_rd_c<11>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO12 ,
  inpin "trn_rd_c<15>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO13 ,
  inpin "trn_rd_c<15>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO14 ,
  inpin "trn_rd_c<15>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO15 ,
  inpin "trn_rd_c<15>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO16 ,
  inpin "trn_rd_c<19>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO17 ,
  inpin "trn_rd_c<19>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO18 ,
  inpin "trn_rd_c<19>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO19 ,
  inpin "trn_rd_c<19>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO1 ,
  inpin "trn_rd_c<3>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO20 ,
  inpin "trn_rd_c<23>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO21 ,
  inpin "trn_rd_c<23>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO22 ,
  inpin "trn_rd_c<23>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO23 ,
  inpin "trn_rd_c<23>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO24 ,
  inpin "trn_rd_c<27>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO25 ,
  inpin "trn_rd_c<27>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO26 ,
  inpin "trn_rd_c<27>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO27 ,
  inpin "trn_rd_c<27>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO28 ,
  inpin "trn_rd_c<31>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO29 ,
  inpin "trn_rd_c<31>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO2 ,
  inpin "trn_rd_c<3>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO30 ,
  inpin "trn_rd_c<31>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO31 ,
  inpin "trn_rd_c<31>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO32 ,
  inpin "trn_rd_c<35>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO33 ,
  inpin "trn_rd_c<35>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO34 ,
  inpin "trn_rd_c<35>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO35 ,
  inpin "trn_rd_c<35>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO36 ,
  inpin "trn_rd_c<39>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO37 ,
  inpin "trn_rd_c<39>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO38 ,
  inpin "trn_rd_c<39>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO39 ,
  inpin "trn_rd_c<39>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO3 ,
  inpin "trn_rd_c<3>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO40 ,
  inpin "trn_rd_c<43>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO41 ,
  inpin "trn_rd_c<43>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO42 ,
  inpin "trn_rd_c<43>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO43 ,
  inpin "trn_rd_c<43>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO44 ,
  inpin "trn_rd_c<47>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO45 ,
  inpin "trn_rd_c<47>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO46 ,
  inpin "trn_rd_c<47>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO47 ,
  inpin "trn_rd_c<47>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO48 ,
  inpin "trn_rd_c<51>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO49 ,
  inpin "trn_rd_c<51>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO4 ,
  inpin "trn_rd_c<7>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<50>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO50 ,
  inpin "trn_rd_c<51>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<51>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO51 ,
  inpin "trn_rd_c<51>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<52>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO52 ,
  inpin "trn_rd_c<55>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<53>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO53 ,
  inpin "trn_rd_c<55>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<54>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO54 ,
  inpin "trn_rd_c<55>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<55>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO55 ,
  inpin "trn_rd_c<55>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<56>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO56 ,
  inpin "trn_rd_c<59>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<57>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO57 ,
  inpin "trn_rd_c<59>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<58>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO58 ,
  inpin "trn_rd_c<59>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<59>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO59 ,
  inpin "trn_rd_c<59>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO5 ,
  inpin "trn_rd_c<7>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<60>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO60 ,
  inpin "trn_rd_c<63>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<61>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO61 ,
  inpin "trn_rd_c<63>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<62>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO62 ,
  inpin "trn_rd_c<63>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<63>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO63 ,
  inpin "trn_rd_c<63>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO6 ,
  inpin "trn_rd_c<7>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO7 ,
  inpin "trn_rd_c<7>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO8 ,
  inpin "trn_rd_c<11>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_dout<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DO9 ,
  inpin "trn_rd_c<11>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_pout<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DOP0 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_pout<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DOP1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_pout<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DOP2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_pout<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DOP3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_pout<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DOP6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_pout<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DOP7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rsof"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRU6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRU7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRU8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRU9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<6>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRU10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<6>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRU11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<6>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRU12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRU13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<8>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDADDRU14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_6_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_8_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_8_and0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr_8_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDENL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDENU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld_d"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rsof"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld_d"
  DQ ,
  inpin "app/PIO/N2405" C4 ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/N22" C4 ,
  inpin "app/PIO/PIO_EP/EP_RX/N26" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_compl_o_mux0000" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map8" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" C4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_en_o" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_or0000"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRL6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRU6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRL7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRU7 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRL8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRU8 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRL9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRU9 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRL10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRU10 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRL11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRU11 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRL12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRU12 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRL13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRU13 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_waddr<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRL14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRADDRU14 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<8>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_np_ok"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_np_ok"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_pcpl_ok"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_pcpl_ok"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<54>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2_seen"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2_seen"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2_seen"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto_mux0000<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto_mux0000<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto_mux0000<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_eq1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<8>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_sub0000<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto_sub0000<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_eq1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DIP4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_pre"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl_pre"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<6>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<6>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<6>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<8>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<8>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdstart_np"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_pre"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdstart_pcpl"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl_pre"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_pre"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_pre"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl_pre"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl_pre"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_np_ok"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_np_ok"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_pcpl_ok"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_pcpl_ok"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_pcpl_ok"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<8>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_pcpl_ok"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<8>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_np"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_np"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_np_not0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_np_not0000_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_np"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_pcpl"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_pcpl"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_pcpl"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/set_buf_np"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/set_buf_pcpl"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/region_select<1>" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/region_select<1>" D4 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/region_select<1>" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/region_select<1>" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_or0000"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld_d"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rsof"
  CE ,
  inpin "trn_rd_c<11>" CE ,
  inpin "trn_rd_c<15>" CE ,
  inpin "trn_rd_c<19>" CE ,
  inpin "trn_rd_c<23>" CE ,
  inpin "trn_rd_c<27>" CE ,
  inpin "trn_rd_c<31>" CE ,
  inpin "trn_rd_c<35>" CE ,
  inpin "trn_rd_c<39>" CE ,
  inpin "trn_rd_c<3>" CE ,
  inpin "trn_rd_c<43>" CE ,
  inpin "trn_rd_c<47>" CE ,
  inpin "trn_rd_c<51>" CE ,
  inpin "trn_rd_c<55>" CE ,
  inpin "trn_rd_c<59>" CE ,
  inpin "trn_rd_c<63>" CE ,
  inpin "trn_rd_c<7>" CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rsof"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rsof"
  BQ ,
  inpin "app/PIO/N2405" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/N26" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2_seen"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl_5_mux0000_bdd0"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<8>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<8>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wrtrans_np_aftersof"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wrtrans_np_aftersof_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wrtrans_pcpl"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_pcpl"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wrtrans_pcpl_aftersof"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  CI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<13>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<13>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  CI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<17>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<17>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<19>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<19>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<21>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<21>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<23>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<23>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<25>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<25>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  CI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<25>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<25>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<27>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<27>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<29>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<29>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<5>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<31>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<31>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<33>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<33>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<33>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<33>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<35>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<35>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<5>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<35>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<35>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<5>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<37>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<37>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<5>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<37>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<37>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<5>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<39>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<6>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<39>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<5>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<41>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<41>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<43>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<43>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<43>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<43>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<45>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<45>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<45>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<45>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<47>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<47>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_td"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<49>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<49>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<5>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<50>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<51>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<51>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<51>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<52>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<53>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<53>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<53>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<54>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<55>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<2>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  CI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<55>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<55>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<56>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<57>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or0003"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/routing_vendef"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<57>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<57>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or0003"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/routing_vendef"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<58>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<59>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or0003"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/routing_vendef"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<59>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<59>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or0003"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<5>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<60>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<61>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or0003"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<6>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<61>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<61>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_64"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or0003"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<6>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<62>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<63>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<6>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<63>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<63>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<6>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>"
  AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<9>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<9>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_eof_n_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_eof_n_d"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q2"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_sof_n_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_sof_n_d"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<2>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_td"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/sof_q1"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<1>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_src_rdy_n_d"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_src_rdy_n_d"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<2>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_td"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q2"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/sof_q1"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<1>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_rem"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<1>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion_mux0000_map12"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/cdrreset<1>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<11>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<15>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<0>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DIP0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<1>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DIP1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<2>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DIP2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DIP3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  COUT ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  CIN ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/N3" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o_or0000"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/N5" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<11>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<11>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<4>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<4>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<9>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<9>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<21>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<21>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_high_cmp_eq0000_cy<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_high_cmp_eq0000_cy<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_high_cmp_eq0000_cy<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<25>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<25>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<29>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<29>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high_cmp_eq0000"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high_cmp_eq0000"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high_cmp_eq0000"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<33>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<33>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<35>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<35>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<37>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<37>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<43>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<43>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<45>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<45>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<3>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<50>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar01_64_hit_low_cmp_eq0000_cy<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<52>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar12_64_hit_low_cmp_eq0000_cy<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar0_eq_raddr_cmp_eq0000_cy<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar1_eq_raddr_cmp_eq0000_cy<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<54>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar23_64_hit_low_cmp_eq0000_cy<7>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar2_eq_raddr_cmp_eq0000_cy<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<56>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<58>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar6_eq_raddr_cmp_eq0000_cy<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bar3_eq_raddr_cmp_eq0000_cy<7>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/Mcompar_bdf_hit_cmp_eq0000_cy<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<60>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<62>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low_cmp_eq0000"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr_cmp_eq0000"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low_cmp_eq0000"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr_cmp_eq0000"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low_cmp_eq0000"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rfun_id_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rfun_id_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_check"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q2"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rio_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rio_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q2"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map73"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q2"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o_or0000"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rfun_id_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rio_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem64_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q2"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q1"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q1_inv"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q1_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q1_inv"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q2"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<6>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_filt_o"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/sof_q<5>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q2"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q3"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q3"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q3"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<6>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_src_rdy_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_src_rdy_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_np_reg"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_src_rdy_o_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_src_rdy_o"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cfg_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cfg_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cpl_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cpl_o"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<4>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<9>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<9>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  AMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<11>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  DMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<11>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  BMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  DMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<4>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  AMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<4>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  BMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<7>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  DMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<7>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  AMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<9>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  BMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<9>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cpl_o"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_abort_o"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ep"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ep"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<28>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_ur_o"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_o"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ep"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep_q"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep_q"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep_q"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<1>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<1>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rfun_id_o"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rfun_id_o"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rfun_id_o"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_64"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_64"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mem"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mem"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mem_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_64"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mem"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rfun_id_o"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ep"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_np"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rio_o"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_np"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<17>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<17>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<19>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<19>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<21>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<21>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<23>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<23>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<25>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<25>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<27>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<27>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<29>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<29>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<31>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<31>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<33>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<33>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<35>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<35>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<37>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<37>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<39>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<39>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<43>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<43>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<45>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<45>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<47>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<47>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or0003"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh_or0003"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1_mux0000_map19"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1_mux0000_map8"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_rem"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3639" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/Msub_cur_byte_ct_addsub0000_cy<7>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3639" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3639" B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_addsub0000<11>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked_q"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked_q"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked_q"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/locked_o"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_np"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_np"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/np_o"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<28>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<2>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_td"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_td"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_td"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_rem"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/vend_msg_o"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI0 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI10 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI11 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI12 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI13 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI14 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI15 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI16 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI17 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI18 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI19 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI20 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI21 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI22 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI23 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI24 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI25 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI26 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI27 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI28 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI29 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI30 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI31 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI32 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI33 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI34 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI35 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI36 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI37 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI38 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI39 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI40 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI41 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI42 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI43 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI44 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI45 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI46 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI47 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI48 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI49 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI50 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI51 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<52>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI52 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<53>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI53 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI54 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI55 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<56>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI56 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI57 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<58>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI58 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI59 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<60>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI60 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<61>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI61 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI62 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI63 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI7 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI8 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DI9 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_o"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<4>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<4>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_q<5>"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_malformed_o"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_ur_o"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/preeof_o"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o_or0000"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_q<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_q<5>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_o"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_malformed_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_malformed_o"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_detected_fatal_error" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_p_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_p_o"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_unsupported_request_other_error" B6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_not0002_inv"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_incr_cplt"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_cpl_num<0>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_inc_dec_b"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_ur_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_ur_o"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_unsupported_request_other_error" B5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<48>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<48>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr_not0002_inv"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_incr_cplt"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_cpl_num<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_inc_dec_b"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/first_be_missing<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj<1>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/first_be_missing<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj<1>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj<1>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_64"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mem"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q4"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<6>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/routing_vendef"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q4"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/eval_pwr_mgmt_q1"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q3"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q4"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q4"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q4"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q4"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cfg_o"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cpl_o"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/locked_o"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/np_o"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/vend_msg_o"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/locked_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/locked_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<5>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<6>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  DI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<5>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/N14"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/N21"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/N25"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg_o"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cfg_o"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cpl_ip"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q2"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>"
  AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q2"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q2"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_o"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode_q"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode_q"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode_q"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_filt_o"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<6>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_rem"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<6>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_rem"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/hp_msg_detect_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/hp_msg_detect_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rfun_id_o"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_np"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/hp_msg_detect_o"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/load_aperture_q"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/load_aperture_q"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<1>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg_o"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_o"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_o"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize_and0000_bdd10"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  C3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_malformed_o"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_ur_o"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_over"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_rem"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_rem"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3639" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3639" B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N3639" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch_mux0000_map4"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_hotplug"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/hp_msg_detect_o"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_hotplug_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/N2570" A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_legacy"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_sigdef"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/routing_vendef"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/routing_vendef"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/sof_q1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/sof_q1"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<17>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<19>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<21>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<23>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<25>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<29>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<33>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<35>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<37>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<39>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<43>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<45>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<47>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o_or0000"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q1"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/load_aperture_q"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  A3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_filt_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_filt_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_uc_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_ur_o"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/type_1dw"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/uc_cpl_lk"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/uc_format"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/uc_format"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/uc_format"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_format"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_format"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_format"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg_o"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_format"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_sub0000<4>_bdd0"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct_sub0000<4>_bdd1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/np_o" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/np_o"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_p_o"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_np_reg"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q2"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/sof_q1"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<1>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/preeof_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/preeof_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DIP6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/N01"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/pm_msg_detect_o"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/pm_msg_detect_o"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/pm_msg_detect_o"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/eval_pwr_mgmt_q1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/eval_pwr_mgmt_q1"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<4>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<9>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ep"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<28>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep_q"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked_q"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_np"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q4"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode_q"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/hp_msg_detect_o"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/uc_format"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_format"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/pm_msg_detect_o"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/pm_msg_detect_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/pm_msg_detect_o"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_o"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  DIP5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_o"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q_1_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<1>"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rid_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<6>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/sof_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/sof_q<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/sof_q<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_o"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRENL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRENU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  C5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_abort_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_abort_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_received_master_abort" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_ep_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_master_data_parity" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_ur_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_ur_o"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_received_master_abort" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_detected_parity_error" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o_or0000"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_abort_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_ur_o"
  SR ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/vend_msg_o"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/vend_msg_o"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst_not0004"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_np_reg" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_np_reg"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/N6" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_not0001"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or0001"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_not0001"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/_and0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_dsc_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rd" ,

  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<50>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<52>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<54>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<56>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<58>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<60>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<62>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_not0001"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or0001"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_done"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_start"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_tx_dst_rdy_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_tx_dst_rdy_n"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<55>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<63>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/grant" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd1" C5
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" C6
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_tx_dst_rdy_n_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_tx_dst_rdy_n"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  C ,
  inpin "trn_tdst_rdy_n_c" SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or0001"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_tx_dst_rdy_n"
  DX ,
  inpin "trn_tdst_rdy_n_c" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_buf"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_buf"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_buf"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_err_wr_ep_n"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_buf"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_not0001"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or0001"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_err_wr_ep_n"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_not0001"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_err_wr_ep_n"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  B2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_done"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_not0001"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_start"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt_0_not0001_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_fifo"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_fifo"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" C6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_fifo_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  C ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_fifo"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_sof"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_sof"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_sof_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_sof"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/buf_divert"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_buf"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_buf"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  BI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_src_dsc_n" B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_buf"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_buf"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  D6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q3"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_fifo"
  DX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  B6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<1>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3<1>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<1>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3<1>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<1>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3<1>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" A2 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" BX ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" C2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" A4 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" C5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_tc_not0001_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" A ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<2>" CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_ch_tc_not0001_inv_bdd4"
, 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" B ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" A6 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/only_eof"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  D3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_buf"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_buf"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q2_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3"
  AI ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<29>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<1>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<54>"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  CE ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_buf"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_buf"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_buf_not0002_inv"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
  A ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_buf"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_buf"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_buf"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_buf"
  CE ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  B3 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_not0001"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  B ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  D5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_rx_data_reg<27>"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_fifo_change"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_fifo_change"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_sof"
  A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_fifo_change_or0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" CMUX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_fifo_change"
  SR ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" A2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" B1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<2>" AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" B3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<2>" BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<2>" CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  C1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  D1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<50>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<52>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<54>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<56>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<58>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<60>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<62>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  A1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  B1 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<0>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<10>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<12>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<14>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<16>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<18>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<20>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<22>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<24>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<26>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<28>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<2>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<30>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<32>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<34>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<36>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<38>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<40>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<42>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<44>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<46>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  C4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<48>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<49>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<4>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<50>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<51>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<52>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<54>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<54>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<54>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<54>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<56>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<58>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<1>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<60>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<62>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" CI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<6>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" DI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<8>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" AI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  A4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" BI ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  B4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_and0000"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  D ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  B5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<52>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<54>"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" A3 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  AX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>"
  AX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<53>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<54>"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  BX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>"
  BX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<54>"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<54>"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" A1 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_not0001"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or0001"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_not0001"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_err_wr_ep_n"
  A5 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  D4 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  D2 ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q2"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  DX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/gt_tx_data_reg<22>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  CX ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  CX ,
  ;
net "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_err_wr_ep_n"
, 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_err_wr_ep_n"
  AQ ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_master_data_parity" A6 ,
  ;
net "ep/BU2/U0/pcie_ep0/trn_lnk_up_n_reg" , 
  outpin "ep/BU2/U0/pcie_ep0/trn_lnk_up_n_reg" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/app_reset_n" SR ,
  ;
net "ep/cfg_command<0>" , 
  outpin "ep/cfg_command<8>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc_and0000_map73"
  D4 ,
  ;
net "ep/cfg_command<1>" , 
  outpin "ep/cfg_command<8>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc_and0000_map73"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc_and0000_map73"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc"
  A2 ,
  ;
net "ep/cfg_command<6>" , 
  outpin "ep/cfg_command<8>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_masterdataparityerror_not0001_inv"
  D6 ,
  ;
net "ep/cfg_command<8>" , 
  outpin "ep/cfg_command<8>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/err_ftl_en"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_not0001_inv"
  A6 ,
  ;
net "ep/cfg_dcommand<0>" , 
  outpin "ep/cfg_dcommand<3>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  C1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  A2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  B2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  C2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  A3 ,
  ;
net "ep/cfg_dcommand<2>" , 
  outpin "ep/cfg_dcommand<3>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/err_ftl_en"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  A1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  C3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  B3 ,
  ;
net "ep/cfg_dcommand<3>" , 
  outpin "ep/cfg_dcommand<3>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_signaledsystemerror_or0000"
  D2 ,
  ;
net "pci_exp_rxn<0>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxn<0>:pci_exp_rxn<0>",
  ;
net "pci_exp_rxn<1>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxn<1>:pci_exp_rxn<1>",
  ;
net "pci_exp_rxn<2>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxn<2>:pci_exp_rxn<2>",
  ;
net "pci_exp_rxn<3>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxn<3>:pci_exp_rxn<3>",
  ;
net "pci_exp_rxn<4>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxn<4>:pci_exp_rxn<4>",
  ;
net "pci_exp_rxn<5>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxn<5>:pci_exp_rxn<5>",
  ;
net "pci_exp_rxn<6>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxn<6>:pci_exp_rxn<6>",
  ;
net "pci_exp_rxn<7>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxn<7>:pci_exp_rxn<7>",
  ;
net "pci_exp_rxn_0_IBUF" , 
  outpin "pci_exp_rxn<0>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXN0
  ,
  ;
net "pci_exp_rxn_1_IBUF" , 
  outpin "pci_exp_rxn<1>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXN1
  ,
  ;
net "pci_exp_rxn_2_IBUF" , 
  outpin "pci_exp_rxn<2>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXN0
  ,
  ;
net "pci_exp_rxn_3_IBUF" , 
  outpin "pci_exp_rxn<3>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXN1
  ,
  ;
net "pci_exp_rxn_4_IBUF" , 
  outpin "pci_exp_rxn<4>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXN0
  ,
  ;
net "pci_exp_rxn_5_IBUF" , 
  outpin "pci_exp_rxn<5>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXN1
  ,
  ;
net "pci_exp_rxn_6_IBUF" , 
  outpin "pci_exp_rxn<6>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXN0
  ,
  ;
net "pci_exp_rxn_7_IBUF" , 
  outpin "pci_exp_rxn<7>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXN1
  ,
  ;
net "pci_exp_rxp<0>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxp<0>:pci_exp_rxp<0>",
  ;
net "pci_exp_rxp<1>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxp<1>:pci_exp_rxp<1>",
  ;
net "pci_exp_rxp<2>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxp<2>:pci_exp_rxp<2>",
  ;
net "pci_exp_rxp<3>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxp<3>:pci_exp_rxp<3>",
  ;
net "pci_exp_rxp<4>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxp<4>:pci_exp_rxp<4>",
  ;
net "pci_exp_rxp<5>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxp<5>:pci_exp_rxp<5>",
  ;
net "pci_exp_rxp<6>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxp<6>:pci_exp_rxp<6>",
  ;
net "pci_exp_rxp<7>" , cfg " _BELSIG:PAD,PAD,pci_exp_rxp<7>:pci_exp_rxp<7>",
  ;
net "pci_exp_rxp_0_IBUF" , 
  outpin "pci_exp_rxp<0>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXP0
  ,
  ;
net "pci_exp_rxp_1_IBUF" , 
  outpin "pci_exp_rxp<1>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" RXP1
  ,
  ;
net "pci_exp_rxp_2_IBUF" , 
  outpin "pci_exp_rxp<2>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXP0
  ,
  ;
net "pci_exp_rxp_3_IBUF" , 
  outpin "pci_exp_rxp<3>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" RXP1
  ,
  ;
net "pci_exp_rxp_4_IBUF" , 
  outpin "pci_exp_rxp<4>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXP0
  ,
  ;
net "pci_exp_rxp_5_IBUF" , 
  outpin "pci_exp_rxp<5>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" RXP1
  ,
  ;
net "pci_exp_rxp_6_IBUF" , 
  outpin "pci_exp_rxp<6>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXP0
  ,
  ;
net "pci_exp_rxp_7_IBUF" , 
  outpin "pci_exp_rxp<7>" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" RXP1
  ,
  ;
net "pci_exp_txn<0>" , cfg " _BELSIG:PAD,PAD,pci_exp_txn<0>:pci_exp_txn<0>",
  ;
net "pci_exp_txn<1>" , cfg " _BELSIG:PAD,PAD,pci_exp_txn<1>:pci_exp_txn<1>",
  ;
net "pci_exp_txn<2>" , cfg " _BELSIG:PAD,PAD,pci_exp_txn<2>:pci_exp_txn<2>",
  ;
net "pci_exp_txn<3>" , cfg " _BELSIG:PAD,PAD,pci_exp_txn<3>:pci_exp_txn<3>",
  ;
net "pci_exp_txn<4>" , cfg " _BELSIG:PAD,PAD,pci_exp_txn<4>:pci_exp_txn<4>",
  ;
net "pci_exp_txn<5>" , cfg " _BELSIG:PAD,PAD,pci_exp_txn<5>:pci_exp_txn<5>",
  ;
net "pci_exp_txn<6>" , cfg " _BELSIG:PAD,PAD,pci_exp_txn<6>:pci_exp_txn<6>",
  ;
net "pci_exp_txn<7>" , cfg " _BELSIG:PAD,PAD,pci_exp_txn<7>:pci_exp_txn<7>",
  ;
net "pci_exp_txn_0_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXN0
  ,
  inpin "pci_exp_txn<0>" I ,
  ;
net "pci_exp_txn_1_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXN1
  ,
  inpin "pci_exp_txn<1>" I ,
  ;
net "pci_exp_txn_2_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXN0
  ,
  inpin "pci_exp_txn<2>" I ,
  ;
net "pci_exp_txn_3_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXN1
  ,
  inpin "pci_exp_txn<3>" I ,
  ;
net "pci_exp_txn_4_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXN0
  ,
  inpin "pci_exp_txn<4>" I ,
  ;
net "pci_exp_txn_5_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXN1
  ,
  inpin "pci_exp_txn<5>" I ,
  ;
net "pci_exp_txn_6_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXN0
  ,
  inpin "pci_exp_txn<6>" I ,
  ;
net "pci_exp_txn_7_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXN1
  ,
  inpin "pci_exp_txn<7>" I ,
  ;
net "pci_exp_txp<0>" , cfg " _BELSIG:PAD,PAD,pci_exp_txp<0>:pci_exp_txp<0>",
  ;
net "pci_exp_txp<1>" , cfg " _BELSIG:PAD,PAD,pci_exp_txp<1>:pci_exp_txp<1>",
  ;
net "pci_exp_txp<2>" , cfg " _BELSIG:PAD,PAD,pci_exp_txp<2>:pci_exp_txp<2>",
  ;
net "pci_exp_txp<3>" , cfg " _BELSIG:PAD,PAD,pci_exp_txp<3>:pci_exp_txp<3>",
  ;
net "pci_exp_txp<4>" , cfg " _BELSIG:PAD,PAD,pci_exp_txp<4>:pci_exp_txp<4>",
  ;
net "pci_exp_txp<5>" , cfg " _BELSIG:PAD,PAD,pci_exp_txp<5>:pci_exp_txp<5>",
  ;
net "pci_exp_txp<6>" , cfg " _BELSIG:PAD,PAD,pci_exp_txp<6>:pci_exp_txp<6>",
  ;
net "pci_exp_txp<7>" , cfg " _BELSIG:PAD,PAD,pci_exp_txp<7>:pci_exp_txp<7>",
  ;
net "pci_exp_txp_0_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXP0
  ,
  inpin "pci_exp_txp<0>" I ,
  ;
net "pci_exp_txp_1_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" TXP1
  ,
  inpin "pci_exp_txp<1>" I ,
  ;
net "pci_exp_txp_2_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXP0
  ,
  inpin "pci_exp_txp<2>" I ,
  ;
net "pci_exp_txp_3_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" TXP1
  ,
  inpin "pci_exp_txp<3>" I ,
  ;
net "pci_exp_txp_4_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXP0
  ,
  inpin "pci_exp_txp<4>" I ,
  ;
net "pci_exp_txp_5_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" TXP1
  ,
  inpin "pci_exp_txp<5>" I ,
  ;
net "pci_exp_txp_6_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXP0
  ,
  inpin "pci_exp_txp<6>" I ,
  ;
net "pci_exp_txp_7_OBUF" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" TXP1
  ,
  inpin "pci_exp_txp<7>" I ,
  ;
net "sys_clk_c" , 
  outpin "refclk_ibuf" O ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[0].GTP_i" CLKIN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[2].GTP_i" CLKIN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[4].GTP_i" CLKIN
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_gt_wrapper_i/GTPD[6].GTP_i" CLKIN
  ,
  ;
net "sys_clk_n" , cfg " _BELSIG:PAD,PAD,sys_clk_n:sys_clk_n",
  ;
net "sys_clk_p" , cfg " _BELSIG:PAD,PAD,sys_clk_p:sys_clk_p",
  ;
net "sys_reset_n" , cfg " _BELSIG:PAD,PAD,sys_reset_n:sys_reset_n",
  ;
net "trn_clk_c" , 
  outpin "ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg"
  O ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" CLKAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" CLKAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" CLKBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" CLKBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" REGCLKAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" REGCLKAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" REGCLKBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem" REGCLKBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" CLKAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" CLKAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" CLKBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" CLKBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" REGCLKAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" REGCLKAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" REGCLKBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem32" REGCLKBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" CLKAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" CLKAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" CLKBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" CLKBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" REGCLKAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" REGCLKAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" REGCLKBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem64" REGCLKBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" CLKAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" CLKAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" CLKBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" CLKBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" REGCLKAL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" REGCLKAU ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" REGCLKBL ,
  inpin "app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom" REGCLKBU ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<11>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<13>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<15>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<17>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<19>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<1>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<21>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<23>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<25>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<27>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<29>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<31>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<3>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<5>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/post_wr_data<7>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<11>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<15>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<19>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<1>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<21>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<23>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<25>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<27>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<29>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<31>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<3>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<5>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<7>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/pre_wr_data<9>" CLK ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data0_en" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data1_en" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data2_en" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/rd_data3_en" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<11>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<12>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_compl_o" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/req_td_o" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd1" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<6>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_9_1" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<8>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" CLK ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_en_o" CLK ,
  inpin "app/PIO/PIO_EP/EP_TX/compl_done_o" CLK ,
  inpin "app/PIO/PIO_EP/EP_TX/req_compl_q" CLK ,
  inpin "app/PIO/PIO_EP/EP_TX/state<0>" CLK ,
  inpin "cfg_bus_number_c<3>" CLK ,
  inpin "cfg_bus_number_c<7>" CLK ,
  inpin "cfg_device_number_c<3>" CLK ,
  inpin "cfg_device_number_c<4>" CLK ,
  inpin "cfg_lstatus_c<7>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/app_reset_n" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_detected_fatal_error" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_unsupported_request_other_error" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_detected_parity_error" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_master_data_parity" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_received_master_abort" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/fe_l0_set_user_system_error" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<0>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_fifo<1>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_rx_ch_tc<2>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_fifo<1>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_ch_tc<2>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<11>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<12>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<13>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<15>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<17>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<1>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<21>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<23>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<25>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<27>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<28>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<29>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<32>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<33>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<36>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<39>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<3>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<42>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<44>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<45>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<47>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<49>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<4>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<50>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<54>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<55>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<59>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<63>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<6>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<7>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<9>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<1>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<3>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_addr<6>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_rden" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<0>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<24>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wdata<9>" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/mgmt_wren" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMUSERCLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMUSERCLKRXO ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep" CRMUSERCLKTXO ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  CLKBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  CLKBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  REGCLKBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst"
  REGCLKBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  CLKBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  CLKBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  REGCLKBL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst"
  REGCLKBU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  CLKAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  CLKAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  REGCLKAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst"
  REGCLKAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  CLKAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  CLKAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  REGCLKAL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst"
  REGCLKAU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<0>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<3>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<4>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<5>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_00<6>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<5>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_01<6>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_02<4>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_03<0>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<3>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_04<7>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<6>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_05<7>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<1>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<2>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<3>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<5>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_06<7>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<0>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<1>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<2>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<3>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<4>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<5>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_07<7>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<0>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<1>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<2>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<3>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<4>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<5>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<6>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_08<7>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<0>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<1>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<2>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<3>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<4>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<5>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<6>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_09<7>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<0>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<1>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<2>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<3>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<4>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<5>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<6>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_10<7>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<0>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<1>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<2>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<3>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<4>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<5>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<6>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/byte_11<7>" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<13>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<21>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<22>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<24>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<26>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<30>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/bytes_12_to_15<9>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<13>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<21>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<25>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<29>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<33>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<35>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<37>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<41>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<45>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<49>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<51>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<52>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<53>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<54>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<55>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<56>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<57>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<58>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<59>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<60>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<61>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<62>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<63>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_td<9>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_teof_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_trem_n<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cfg_arb_tsof_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd1" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd2" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd3" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FFd4" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cor" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplt" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_cplu" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_ftl" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_is_nfl" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/grant" CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/reg_req_pkt_tx"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<48>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/request_data<49>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd1" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/state_FFd2" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/wait_cntr<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<14>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<22>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<25>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<28>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<30>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<33>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<36>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<41>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<44>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata<8>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<14>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<22>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<25>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<28>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<30>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<33>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<36>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<41>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<44>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cmt_hdr_buf/reg_rdata<8>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_cnt<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_count<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_inc_dec_b"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cor_cntr/reg_uflow"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_cnt<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_count<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_extra"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_inc_dec_b"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplt_cntr/reg_uflow"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_cnt<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_count<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_inc_dec_b"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cplu_cntr/reg_uflow"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_cnt<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_count<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_inc_dec_b"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/ftl_cntr/reg_uflow"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_cnt<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_count<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_extra"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_inc_dec_b"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/nfl_cntr/reg_uflow"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cfg_rp<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_rp<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wp<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<35>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<48>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_cmt_wr_hdr<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/reg_incr_cplt"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cor"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplt"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_cplu"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_ftl"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/send_nfl"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_cor_num<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cor/reg_decr_cor"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_cpl_num<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplt/reg_inc_dec_b"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_cplu/reg_inc_dec_b"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_ftl_num<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_ftl/reg_inc_dec_b"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_cor_num<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/wtd_nfl/reg_decr_cor"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/llk_tc_status_reg" CLK
  ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_dcap<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgdata<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<13>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<21>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<25>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<29>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msgladdr<9>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_msguaddr<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_pmcsr<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<12>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<16>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<20>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<24>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<28>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar0<8>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar1<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar2<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar3<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_bar4<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<13>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<21>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<25>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<29>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/cfg_rx_xrom<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rdata_d1<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_data_en_d"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d1<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_dwaddr_cntr_d2<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/poll_en"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/wait_stg2"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_available_d"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/any_queue_available<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/completion_available"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p1<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/cpl_tlp_rcntr_p2<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_completion_available_n_d"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/current_non_posted_available_n_d"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/fifo_pcpl_ok_final"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/high_mask<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/last_completion"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_completion_available_n_d<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_non_posted_available_n_d<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_ch_posted_available_n_d<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_dst_req_n_q2"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/llk_rx_src_last_req_n_q"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_fifo<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_avail_high"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_high<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/next_tc_low<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/trn_rcpl_streaming_n_reg"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_high"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar01_64_hit_low"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_32_hit_nc"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar0_eq_raddr"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_high"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar12_64_hit_low"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_32_hit_nc"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar1_eq_raddr"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_high"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar23_64_hit_low"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_32_hit_nc"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar2_eq_raddr"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_32_hit_nc"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar3_eq_raddr"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_32_hit_nc"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar6_eq_raddr"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bar_hit<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_check"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/bdf_hit"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/bar_decoder/rhit"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_preeofout_d"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_raddr<8>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_rden_d"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld_d"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_np_ok"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_pcpl_ok"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/fifo_sof_p2_seen"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_addto<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_cntr<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/np_vld_pre"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_addto<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_cntr<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/pcpl_vld_pre"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/poisoned_reg"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_in_pkt_pre"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rd_rollover_pcpl"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_np<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdbuf_pcpl<8>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_d"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_np_pre"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rdtrans_pcpl_pre"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_np_words<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<8>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_cnt<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_np"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rewind_en_pcpl"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDCLKL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDCLKU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDRCLKL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  RDRCLKU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRCLKL ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/rx_fifo"
  WRCLKU ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rbar_hit<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rsof"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_rollover_pcpl"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wr_word_cnt<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_np<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_pcpl<8>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/wraddr_rewind<8>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<13>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<21>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<25>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<29>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<33>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<35>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<37>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<41>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<45>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<49>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<51>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<53>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<55>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<57>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<59>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<61>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<63>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_data_d<9>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_eof_n_d"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_sof_n_d"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_src_rdy_n_d"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/llk_rx_valid_n_d<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/rx_credit/cpl_tlp_cntr<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_bar_ok"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_barenc<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<21>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<25>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<29>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<33>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<35>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<37>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<45>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<49>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<51>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<53>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<55>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<57>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<59>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<61>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_raddr_o<63>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rfun_id_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rio_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/check_rmem32_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q1"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/eval_check_q3"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q2"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_hit/sent_check_q3"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_o<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/bar_src_rdy_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cfg_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cpl_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_attr<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct<9>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_byte_ct_1dw<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_bytes_missing<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_abort"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ep"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<28>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_header_fmt<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_cpl_ur"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_drop"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_ep_q"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_first_be_adj<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_64"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_mem"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_fulltype_oh<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length1"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_length<9>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_locked_q"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_lower_addr<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_msgcode<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_np"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_req_id<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tag<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc0"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_tc<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_td"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/cur_vend_msg"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<10>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<14>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<16>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<20>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<21>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<24>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<28>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<30>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<34>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<36>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<37>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<38>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<40>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<42>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<44>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<45>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<46>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<48>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<49>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<50>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<51>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<54>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<55>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<57>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<59>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<62>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<63>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/d_o<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/dsc_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_nd_q<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/eof_q<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<35>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_cpl_header_o<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_malformed_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_p_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/err_tlp_ur_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/latch_1st_dword_q4"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/locked_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr32_in_q<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/lower_addr64_in_q<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg0_ip"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/cfg_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/delay_ct"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/eof_q2"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/filter_msgcode_q"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_in<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/fulltype_tc0"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/hp_msg_detect_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ismsgany"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/load_aperture_q"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_eof"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fmt"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_fulltype"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_len"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_maxsize"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_message"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_min"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_rem"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/malformed_tc"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/max_length<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_dmatch"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_routing<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/msgcode_vendef"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/routing_vendef"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/sof_q1"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_filt_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/tlp_ur_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/uc_format"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_format"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_mem_lk"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/ur_type1_cfg"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/malformed_checks/word_ct<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/np_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/packet_ip"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/preeof_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_as_nak_l1"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_set_slot_pwr"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/cur_pm_turn_off"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/eval_pwr_mgmt_q1"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/pwr_mgmt/pm_msg_detect_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/rem_q<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/sof_q<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/src_rdy_q<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_abort_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_cpl_ur_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/stat_tlp_ep_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_inst/vend_msg_o"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/snk_np_reg"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_vld"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_in_pkt"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/cfg_tx_dst_rdy_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_rem_n_bit"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_cnt<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_fifo"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/block_sof"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_buf"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q1"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/dsc_q3"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_buf"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q1"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/eof_q2"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_buf"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q1"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/rem_q3"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_buf"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q1"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_q3"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_fifo_change"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_last<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<13>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<21>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<25>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<33>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<35>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<37>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<45>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<49>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<51>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<53>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<55>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<57>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<59>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<61>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<63>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_buf<9>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<11>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<13>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<15>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<17>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<19>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<1>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<21>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<23>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<25>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<27>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<29>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<31>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<33>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<35>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<37>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<3>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<41>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<43>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<45>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<47>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<53>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<55>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<57>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<59>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<5>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<61>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<63>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<7>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<9>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<54>"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/trn_tdst_rdy_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_buf"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q1"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/vld_q3"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_err_wr_ep_n"
  CLK ,
  inpin "ep/BU2/U0/pcie_ep0/trn_lnk_up_n_reg" CLK ,
  inpin "ep/cfg_command<8>" CLK ,
  inpin "ep/cfg_dcommand<3>" CLK ,
  inpin "trn_rd_c<11>" CLK ,
  inpin "trn_rd_c<15>" CLK ,
  inpin "trn_rd_c<19>" CLK ,
  inpin "trn_rd_c<23>" CLK ,
  inpin "trn_rd_c<27>" CLK ,
  inpin "trn_rd_c<31>" CLK ,
  inpin "trn_rd_c<35>" CLK ,
  inpin "trn_rd_c<39>" CLK ,
  inpin "trn_rd_c<3>" CLK ,
  inpin "trn_rd_c<43>" CLK ,
  inpin "trn_rd_c<47>" CLK ,
  inpin "trn_rd_c<51>" CLK ,
  inpin "trn_rd_c<55>" CLK ,
  inpin "trn_rd_c<59>" CLK ,
  inpin "trn_rd_c<63>" CLK ,
  inpin "trn_rd_c<7>" CLK ,
  inpin "trn_rdst_rdy_n_c" CLK ,
  inpin "trn_td_c<0>" CLK ,
  inpin "trn_td_c<11>" CLK ,
  inpin "trn_td_c<12>" CLK ,
  inpin "trn_td_c<13>" CLK ,
  inpin "trn_td_c<15>" CLK ,
  inpin "trn_td_c<18>" CLK ,
  inpin "trn_td_c<19>" CLK ,
  inpin "trn_td_c<1>" CLK ,
  inpin "trn_td_c<21>" CLK ,
  inpin "trn_td_c<22>" CLK ,
  inpin "trn_td_c<23>" CLK ,
  inpin "trn_td_c<24>" CLK ,
  inpin "trn_td_c<25>" CLK ,
  inpin "trn_td_c<26>" CLK ,
  inpin "trn_td_c<28>" CLK ,
  inpin "trn_td_c<29>" CLK ,
  inpin "trn_td_c<2>" CLK ,
  inpin "trn_td_c<31>" CLK ,
  inpin "trn_td_c<33>" CLK ,
  inpin "trn_td_c<37>" CLK ,
  inpin "trn_td_c<39>" CLK ,
  inpin "trn_td_c<3>" CLK ,
  inpin "trn_td_c<43>" CLK ,
  inpin "trn_td_c<45>" CLK ,
  inpin "trn_td_c<47>" CLK ,
  inpin "trn_td_c<49>" CLK ,
  inpin "trn_td_c<51>" CLK ,
  inpin "trn_td_c<53>" CLK ,
  inpin "trn_td_c<54>" CLK ,
  inpin "trn_td_c<56>" CLK ,
  inpin "trn_td_c<58>" CLK ,
  inpin "trn_td_c<5>" CLK ,
  inpin "trn_td_c<60>" CLK ,
  inpin "trn_td_c<62>" CLK ,
  inpin "trn_td_c<63>" CLK ,
  inpin "trn_td_c<6>" CLK ,
  inpin "trn_td_c<8>" CLK ,
  inpin "trn_td_c<9>" CLK ,
  inpin "trn_tdst_rdy_n_c" CLK ,
  inpin "trn_teof_n_c" CLK ,
  inpin "trn_tsof_n_c" CLK ,
  inpin "trn_tsrc_dsc_n_c" CLK ,
  inpin "trn_tsrc_rdy_n_c" CLK ,
  ;
net "trn_lnk_up_n_c" , 
  outpin "trn_lnk_up_n_c" B ,
  inpin "ep/BU2/U0/pcie_ep0/trn_lnk_up_n_reg" AX ,
  inpin "trn_lnk_up_n_c" A6 ,
  ;
net "trn_rd_c<0>" , 
  outpin "trn_rd_c<3>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" A2 ,
  ;
net "trn_rd_c<10>" , 
  outpin "trn_rd_c<11>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" A2 ,
  ;
net "trn_rd_c<11>" , 
  outpin "trn_rd_c<11>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" B2 ,
  ;
net "trn_rd_c<12>" , 
  outpin "trn_rd_c<15>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" A2 ,
  ;
net "trn_rd_c<13>" , 
  outpin "trn_rd_c<15>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" B2 ,
  ;
net "trn_rd_c<14>" , 
  outpin "trn_rd_c<15>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" C2 ,
  ;
net "trn_rd_c<15>" , 
  outpin "trn_rd_c<15>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" D2 ,
  ;
net "trn_rd_c<16>" , 
  outpin "trn_rd_c<19>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" A2 ,
  ;
net "trn_rd_c<17>" , 
  outpin "trn_rd_c<19>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" B2 ,
  ;
net "trn_rd_c<18>" , 
  outpin "trn_rd_c<19>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" A2 ,
  ;
net "trn_rd_c<19>" , 
  outpin "trn_rd_c<19>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" B2 ,
  ;
net "trn_rd_c<1>" , 
  outpin "trn_rd_c<3>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" B2 ,
  ;
net "trn_rd_c<20>" , 
  outpin "trn_rd_c<23>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" A2 ,
  ;
net "trn_rd_c<21>" , 
  outpin "trn_rd_c<23>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" B2 ,
  ;
net "trn_rd_c<22>" , 
  outpin "trn_rd_c<23>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" A2 ,
  ;
net "trn_rd_c<23>" , 
  outpin "trn_rd_c<23>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" B2 ,
  ;
net "trn_rd_c<24>" , 
  outpin "trn_rd_c<27>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" A2 ,
  ;
net "trn_rd_c<25>" , 
  outpin "trn_rd_c<27>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" B2 ,
  ;
net "trn_rd_c<26>" , 
  outpin "trn_rd_c<27>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" A2 ,
  ;
net "trn_rd_c<27>" , 
  outpin "trn_rd_c<27>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" B2 ,
  ;
net "trn_rd_c<28>" , 
  outpin "trn_rd_c<31>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" A2 ,
  ;
net "trn_rd_c<29>" , 
  outpin "trn_rd_c<31>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" B2 ,
  ;
net "trn_rd_c<2>" , 
  outpin "trn_rd_c<3>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" C1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" A2 ,
  ;
net "trn_rd_c<30>" , 
  outpin "trn_rd_c<31>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" A2 ,
  ;
net "trn_rd_c<31>" , 
  outpin "trn_rd_c<31>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" B2 ,
  ;
net "trn_rd_c<32>" , 
  outpin "trn_rd_c<35>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" A1 ,
  ;
net "trn_rd_c<33>" , 
  outpin "trn_rd_c<35>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" B1 ,
  ;
net "trn_rd_c<34>" , 
  outpin "trn_rd_c<35>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" C4 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" A1 ,
  ;
net "trn_rd_c<35>" , 
  outpin "trn_rd_c<35>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" D2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" B1 ,
  ;
net "trn_rd_c<36>" , 
  outpin "trn_rd_c<39>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" A1 ,
  ;
net "trn_rd_c<37>" , 
  outpin "trn_rd_c<39>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" D2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" B1 ,
  ;
net "trn_rd_c<38>" , 
  outpin "trn_rd_c<39>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" A1 ,
  ;
net "trn_rd_c<39>" , 
  outpin "trn_rd_c<39>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" D2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" B1 ,
  ;
net "trn_rd_c<3>" , 
  outpin "trn_rd_c<3>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" D1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<3>" B2 ,
  ;
net "trn_rd_c<40>" , 
  outpin "trn_rd_c<43>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<8>" A1 ,
  ;
net "trn_rd_c<41>" , 
  outpin "trn_rd_c<43>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/N1" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" C1 ,
  ;
net "trn_rd_c<42>" , 
  outpin "trn_rd_c<43>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<10>" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" A1 ,
  ;
net "trn_rd_c<43>" , 
  outpin "trn_rd_c<43>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<11>" B1 ,
  ;
net "trn_rd_c<44>" , 
  outpin "trn_rd_c<47>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" A1 ,
  ;
net "trn_rd_c<45>" , 
  outpin "trn_rd_c<47>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<13>" B1 ,
  ;
net "trn_rd_c<46>" , 
  outpin "trn_rd_c<47>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" C1 ,
  ;
net "trn_rd_c<47>" , 
  outpin "trn_rd_c<47>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_td_o" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<15>" D1 ,
  ;
net "trn_rd_c<48>" , 
  outpin "trn_rd_c<51>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" A1 ,
  ;
net "trn_rd_c<49>" , 
  outpin "trn_rd_c<51>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<17>" B1 ,
  ;
net "trn_rd_c<4>" , 
  outpin "trn_rd_c<7>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" C1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" A2 ,
  ;
net "trn_rd_c<50>" , 
  outpin "trn_rd_c<51>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" A1 ,
  ;
net "trn_rd_c<51>" , 
  outpin "trn_rd_c<51>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<19>" B1 ,
  ;
net "trn_rd_c<52>" , 
  outpin "trn_rd_c<55>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" C6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" A1 ,
  ;
net "trn_rd_c<53>" , 
  outpin "trn_rd_c<55>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<21>" B1 ,
  ;
net "trn_rd_c<54>" , 
  outpin "trn_rd_c<55>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" A1 ,
  ;
net "trn_rd_c<55>" , 
  outpin "trn_rd_c<55>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<23>" B1 ,
  ;
net "trn_rd_c<56>" , 
  outpin "trn_rd_c<59>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N18" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" A1 ,
  ;
net "trn_rd_c<57>" , 
  outpin "trn_rd_c<59>" BQ ,
  inpin "app/PIO/N2405" D6 ,
  inpin "app/PIO/PIO_EP/EP_RX/N18" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_td_o" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" A3 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<6>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<25>" B1 ,
  ;
net "trn_rd_c<58>" , 
  outpin "trn_rd_c<59>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N18" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" A1 ,
  ;
net "trn_rd_c<59>" , 
  outpin "trn_rd_c<59>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N18" B4 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<27>" B1 ,
  ;
net "trn_rd_c<5>" , 
  outpin "trn_rd_c<7>" BQ ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<3>" D1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o_10_1" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<5>" B2 ,
  ;
net "trn_rd_c<60>" , 
  outpin "trn_rd_c<63>" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/N18" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" A1 ,
  ;
net "trn_rd_c<61>" , 
  outpin "trn_rd_c<63>" BQ ,
  inpin "app/PIO/N2405" D3 ,
  inpin "app/PIO/PIO_EP/EP_RX/N18" A4 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<1>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<3>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<5>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<7>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_len_o<9>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_td_o" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<5>" B3 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<6>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<29>" B1 ,
  ;
net "trn_rd_c<62>" , 
  outpin "trn_rd_c<63>" CQ ,
  inpin "app/PIO/N2405" C2 ,
  inpin "app/PIO/PIO_EP/EP_RX/N18" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_attr_o<1>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<1>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" C1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_be_o<3>" D1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_ep_o" C1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<11>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<13>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<15>" C1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<3>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<5>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" C1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<7>" D1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_rid_o<9>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<3>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<5>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<7>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" C1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<1>" D1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tc_o<2>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_td_o" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" B2 ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<6>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<1>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_be_o<3>" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" A1 ,
  ;
net "trn_rd_c<63>" , 
  outpin "trn_rd_c<63>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/tlp_type<7>" A2 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<31>" B1 ,
  ;
net "trn_rd_c<6>" , 
  outpin "trn_rd_c<7>" CQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" C1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" A2 ,
  ;
net "trn_rd_c<7>" , 
  outpin "trn_rd_c<7>" DQ ,
  inpin "app/PIO/PIO_EP/EP_RX/req_addr_o<3>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" D1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<7>" B2 ,
  ;
net "trn_rd_c<8>" , 
  outpin "trn_rd_c<11>" AQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" A6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" A1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<8>" A2 ,
  ;
net "trn_rd_c<9>" , 
  outpin "trn_rd_c<11>" BQ ,
  inpin "app/PIO/PIO_EP/EP_MEM/wr_mem_state_FFd1" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/req_tag_o<1>" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<5>" B1 ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_data_o<9>" C2 ,
  ;
net "trn_rdst_rdy_n_c" , 
  outpin "trn_rdst_rdy_n_c" DQ ,
  inpin "app/PIO/N2405" C5 ,
  inpin "app/PIO/PIO_EP/EP_RX/N26" B5 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd2" A5 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" B6 ,
  inpin "app/PIO/PIO_EP/EP_RX/state_FFd3" C3 ,
  inpin "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map17" D5 ,
  inpin "app/PIO/PIO_EP/EP_RX/trn_rdst_rdy_n_mux0000_map8" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/bram_vld"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/remain_pcpl_words<0>"
  B1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/trn_rd_or0000"
  A6 ,
  ;
net "trn_reset_n_c" , 
  outpin "trn_reset_n_c" A ,
  inpin "ep/BU2/U0/pcie_ep0/app_reset_n" AX ,
  inpin "trn_lnk_up_n_c" A5 ,
  ;
net "trn_td_c<0>" , 
  outpin "trn_td_c<0>" BQ ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>_map2" B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<0>"
  D4 ,
  ;
net "trn_td_c<10>" , 
  outpin "trn_td_c<13>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<10>"
  D4 ,
  inpin "trn_td_c<13>" A4 ,
  ;
net "trn_td_c<11>" , 
  outpin "trn_td_c<11>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<11>"
  D4 ,
  inpin "trn_td_c<11>" A4 ,
  ;
net "trn_td_c<12>" , 
  outpin "trn_td_c<12>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<12>"
  D4 ,
  inpin "trn_td_c<12>" C4 ,
  ;
net "trn_td_c<13>" , 
  outpin "trn_td_c<13>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<13>"
  D4 ,
  inpin "trn_td_c<13>" C4 ,
  ;
net "trn_td_c<14>" , 
  outpin "trn_td_c<15>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<14>"
  D4 ,
  inpin "trn_td_c<15>" A4 ,
  ;
net "trn_td_c<15>" , 
  outpin "trn_td_c<15>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<15>"
  D4 ,
  inpin "trn_td_c<15>" C4 ,
  ;
net "trn_td_c<16>" , 
  outpin "trn_td_c<26>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<16>"
  D4 ,
  inpin "trn_td_c<26>" A4 ,
  ;
net "trn_td_c<17>" , 
  outpin "trn_td_c<18>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<17>"
  D4 ,
  inpin "trn_td_c<18>" A4 ,
  ;
net "trn_td_c<18>" , 
  outpin "trn_td_c<18>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<18>"
  D4 ,
  inpin "trn_td_c<18>" C4 ,
  ;
net "trn_td_c<19>" , 
  outpin "trn_td_c<19>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<19>"
  D4 ,
  inpin "trn_td_c<19>" C4 ,
  ;
net "trn_td_c<1>" , 
  outpin "trn_td_c<1>" AQ ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>_map2" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<1>"
  D4 ,
  ;
net "trn_td_c<20>" , 
  outpin "trn_td_c<21>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<20>"
  D4 ,
  inpin "trn_td_c<21>" A4 ,
  ;
net "trn_td_c<21>" , 
  outpin "trn_td_c<21>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<21>"
  D4 ,
  inpin "trn_td_c<21>" C4 ,
  ;
net "trn_td_c<22>" , 
  outpin "trn_td_c<22>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<22>"
  D4 ,
  inpin "trn_td_c<22>" B4 ,
  ;
net "trn_td_c<23>" , 
  outpin "trn_td_c<23>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<23>"
  D4 ,
  inpin "trn_td_c<23>" A4 ,
  ;
net "trn_td_c<24>" , 
  outpin "trn_td_c<24>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<24>"
  D4 ,
  inpin "trn_td_c<24>" A4 ,
  ;
net "trn_td_c<25>" , 
  outpin "trn_td_c<25>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<25>"
  D4 ,
  inpin "trn_td_c<25>" A4 ,
  ;
net "trn_td_c<26>" , 
  outpin "trn_td_c<26>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<26>"
  D4 ,
  inpin "trn_td_c<26>" C4 ,
  ;
net "trn_td_c<27>" , 
  outpin "trn_td_c<28>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<27>"
  D4 ,
  inpin "trn_td_c<28>" A4 ,
  ;
net "trn_td_c<28>" , 
  outpin "trn_td_c<28>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<28>"
  D4 ,
  inpin "trn_td_c<28>" C4 ,
  ;
net "trn_td_c<29>" , 
  outpin "trn_td_c<29>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<29>"
  D4 ,
  inpin "trn_td_c<29>" A4 ,
  ;
net "trn_td_c<2>" , 
  outpin "trn_td_c<2>" CQ ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<2>_map2" D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<2>"
  D4 ,
  ;
net "trn_td_c<30>" , 
  outpin "trn_td_c<31>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<30>"
  D4 ,
  inpin "trn_td_c<31>" A4 ,
  ;
net "trn_td_c<31>" , 
  outpin "trn_td_c<31>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<31>"
  D4 ,
  inpin "trn_td_c<31>" C4 ,
  ;
net "trn_td_c<32>" , 
  outpin "trn_td_c<33>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<32>"
  D4 ,
  inpin "trn_td_c<33>" A4 ,
  ;
net "trn_td_c<33>" , 
  outpin "trn_td_c<33>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<33>"
  D4 ,
  inpin "trn_td_c<33>" B4 ,
  ;
net "trn_td_c<34>" , 
  outpin "trn_td_c<37>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<34>"
  D4 ,
  inpin "trn_td_c<37>" A4 ,
  ;
net "trn_td_c<35>" , 
  outpin "trn_td_c<37>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<35>"
  D4 ,
  inpin "trn_td_c<37>" B4 ,
  ;
net "trn_td_c<36>" , 
  outpin "trn_td_c<37>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<36>"
  D4 ,
  inpin "trn_td_c<37>" C4 ,
  ;
net "trn_td_c<37>" , 
  outpin "trn_td_c<37>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  D6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<37>"
  D4 ,
  inpin "trn_td_c<37>" D4 ,
  ;
net "trn_td_c<38>" , 
  outpin "trn_td_c<39>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<38>"
  D4 ,
  inpin "trn_td_c<39>" A4 ,
  ;
net "trn_td_c<39>" , 
  outpin "trn_td_c<39>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<39>"
  D4 ,
  inpin "trn_td_c<39>" B4 ,
  ;
net "trn_td_c<3>" , 
  outpin "trn_td_c<3>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<3>"
  D4 ,
  inpin "trn_td_c<3>" A4 ,
  ;
net "trn_td_c<40>" , 
  outpin "trn_td_c<47>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<40>"
  D4 ,
  inpin "trn_td_c<47>" A4 ,
  ;
net "trn_td_c<41>" , 
  outpin "trn_td_c<47>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<41>"
  D4 ,
  inpin "trn_td_c<47>" B4 ,
  ;
net "trn_td_c<42>" , 
  outpin "trn_td_c<43>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<42>"
  D4 ,
  inpin "trn_td_c<43>" A4 ,
  ;
net "trn_td_c<43>" , 
  outpin "trn_td_c<43>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<43>"
  D4 ,
  inpin "trn_td_c<43>" B4 ,
  ;
net "trn_td_c<44>" , 
  outpin "trn_td_c<45>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<44>"
  D4 ,
  inpin "trn_td_c<45>" A4 ,
  ;
net "trn_td_c<45>" , 
  outpin "trn_td_c<45>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<45>"
  D4 ,
  inpin "trn_td_c<45>" B4 ,
  ;
net "trn_td_c<46>" , 
  outpin "trn_td_c<47>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<46>"
  D4 ,
  inpin "trn_td_c<47>" C4 ,
  ;
net "trn_td_c<47>" , 
  outpin "trn_td_c<47>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<47>"
  D4 ,
  inpin "trn_td_c<47>" D4 ,
  ;
net "trn_td_c<48>" , 
  outpin "trn_td_c<49>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<48>"
  D4 ,
  inpin "trn_td_c<49>" A4 ,
  ;
net "trn_td_c<49>" , 
  outpin "trn_td_c<49>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<49>"
  D4 ,
  inpin "trn_td_c<49>" B4 ,
  ;
net "trn_td_c<4>" , 
  outpin "trn_td_c<5>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<4>"
  D4 ,
  inpin "trn_td_c<5>" A4 ,
  ;
net "trn_td_c<50>" , 
  outpin "trn_td_c<51>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<50>"
  D4 ,
  inpin "trn_td_c<51>" A4 ,
  ;
net "trn_td_c<51>" , 
  outpin "trn_td_c<51>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<51>"
  D4 ,
  inpin "trn_td_c<51>" B4 ,
  ;
net "trn_td_c<52>" , 
  outpin "trn_td_c<53>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<52>"
  D4 ,
  inpin "trn_td_c<53>" A4 ,
  ;
net "trn_td_c<53>" , 
  outpin "trn_td_c<53>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<53>"
  D4 ,
  inpin "trn_td_c<53>" B4 ,
  ;
net "trn_td_c<54>" , 
  outpin "trn_td_c<54>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<54>"
  D4 ,
  inpin "trn_td_c<54>" C4 ,
  ;
net "trn_td_c<55>" , 
  outpin "trn_td_c<56>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<55>"
  D4 ,
  inpin "trn_td_c<56>" A4 ,
  ;
net "trn_td_c<56>" , 
  outpin "trn_td_c<56>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<56>"
  D4 ,
  inpin "trn_td_c<56>" B4 ,
  ;
net "trn_td_c<57>" , 
  outpin "trn_td_c<58>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<57>"
  D4 ,
  inpin "trn_td_c<58>" A4 ,
  ;
net "trn_td_c<58>" , 
  outpin "trn_td_c<58>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<58>"
  D4 ,
  inpin "trn_td_c<58>" B4 ,
  ;
net "trn_td_c<59>" , 
  outpin "trn_td_c<60>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<59>"
  D4 ,
  inpin "trn_td_c<60>" A4 ,
  ;
net "trn_td_c<5>" , 
  outpin "trn_td_c<5>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<5>"
  D4 ,
  inpin "trn_td_c<5>" C4 ,
  ;
net "trn_td_c<60>" , 
  outpin "trn_td_c<60>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<60>"
  D4 ,
  inpin "trn_td_c<60>" B4 ,
  ;
net "trn_td_c<61>" , 
  outpin "trn_td_c<62>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<61>"
  D4 ,
  inpin "trn_td_c<62>" A4 ,
  ;
net "trn_td_c<62>" , 
  outpin "trn_td_c<62>" BQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<62>"
  D4 ,
  inpin "trn_td_c<62>" B4 ,
  ;
net "trn_td_c<63>" , 
  outpin "trn_td_c<63>" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<63>"
  D4 ,
  inpin "trn_td_c<63>" D4 ,
  ;
net "trn_td_c<6>" , 
  outpin "trn_td_c<6>" CQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<6>"
  D4 ,
  inpin "trn_td_c<6>" C4 ,
  ;
net "trn_td_c<7>" , 
  outpin "trn_td_c<6>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<7>"
  D4 ,
  inpin "trn_td_c<6>" A4 ,
  ;
net "trn_td_c<8>" , 
  outpin "trn_td_c<8>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<8>"
  D4 ,
  inpin "trn_td_c<8>" A4 ,
  ;
net "trn_td_c<9>" , 
  outpin "trn_td_c<9>" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_td<9>"
  D4 ,
  inpin "trn_td_c<9>" A4 ,
  ;
net "trn_tdst_rdy_n_c" , 
  outpin "trn_tdst_rdy_n_c" AQ ,
  inpin "app/PIO/PIO_EP/EP_RX/wr_addr_o<10>" C5 ,
  inpin "app/PIO/PIO_EP/EP_TX/compl_done_o" D6 ,
  inpin "app/PIO/PIO_EP/EP_TX/state<0>" A5 ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<16>_map15" A4 ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>_map2" B5 ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<1>_map2" D5 ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<24>_map15" C4 ,
  inpin "app/PIO/PIO_EP/EP_TX/trn_td_mux0000<2>_map2" D5 ,
  inpin "ep/BU2/U0/pcie_ep0/llk_tx_data<43>" B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_not0001"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or0001"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  B4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_not0001"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  D6 ,
  inpin "trn_td_c<11>" A2 ,
  inpin "trn_td_c<12>" C2 ,
  inpin "trn_td_c<13>" A2 ,
  inpin "trn_td_c<13>" C2 ,
  inpin "trn_td_c<15>" A2 ,
  inpin "trn_td_c<15>" C2 ,
  inpin "trn_td_c<2>" A5 ,
  inpin "trn_td_c<33>" A1 ,
  inpin "trn_td_c<33>" B1 ,
  inpin "trn_td_c<39>" B3 ,
  inpin "trn_td_c<3>" A2 ,
  inpin "trn_td_c<43>" A5 ,
  inpin "trn_td_c<43>" B5 ,
  inpin "trn_td_c<49>" A5 ,
  inpin "trn_td_c<49>" B5 ,
  inpin "trn_td_c<51>" A5 ,
  inpin "trn_td_c<51>" B5 ,
  inpin "trn_td_c<56>" A5 ,
  inpin "trn_td_c<56>" B5 ,
  inpin "trn_td_c<58>" A3 ,
  inpin "trn_td_c<58>" B5 ,
  inpin "trn_td_c<5>" A2 ,
  inpin "trn_td_c<5>" C2 ,
  inpin "trn_td_c<60>" A3 ,
  inpin "trn_td_c<60>" B5 ,
  inpin "trn_td_c<62>" A5 ,
  inpin "trn_td_c<62>" B3 ,
  inpin "trn_td_c<63>" D5 ,
  inpin "trn_td_c<6>" A2 ,
  inpin "trn_td_c<6>" C2 ,
  inpin "trn_td_c<8>" A2 ,
  inpin "trn_td_c<9>" A2 ,
  inpin "trn_teof_n_c" A5 ,
  inpin "trn_tsof_n_c" A6 ,
  inpin "trn_tsrc_rdy_n_c" D5 ,
  ;
net "trn_teof_n_c" , 
  outpin "trn_teof_n_c" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  D4 ,
  inpin "trn_teof_n_c" A4 ,
  ;
net "trn_tsof_n_c" , 
  outpin "trn_tsof_n_c" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_sof_n"
  D4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  C4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n"
  A4 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_not0001"
  D4 ,
  inpin "trn_tsof_n_c" A4 ,
  ;
net "trn_tsrc_dsc_n_c" , 
  outpin "trn_tsrc_dsc_n_c" AQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  A3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  D3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  D3 ,
  inpin "trn_tsrc_dsc_n_c" A4 ,
  ;
net "trn_tsrc_rdy_n_c" , 
  outpin "trn_tsrc_rdy_n_c" DQ ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_eof_n"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_rem_n"
  B6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_sof_n"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<11>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<13>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<15>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<17>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<19>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<1>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<21>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<23>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<27>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<29>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<31>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<33>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<37>"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<39>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<3>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<41>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<43>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<45>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<47>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<49>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<51>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<53>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<55>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<57>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<59>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<5>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<61>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<63>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<7>"
  C5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  A5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td<9>"
  B5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/buf_td_not0001"
  D5 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/trn_tdst_rdy_n_or0001"
  D2 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_eof_n"
  B3 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_dsc_n"
  C6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n"
  A6 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n_not0001"
  D1 ,
  inpin "ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/usr_in_pkt"
  D5 ,
  inpin "trn_tsrc_rdy_n_c" D4 ,
  ;

# =======================================================
# SUMMARY
# Number of Module Defs: 0
# Number of Module Insts: 0
# Number of Primitive Insts: 1374
# Number of Nets: 4357
# =======================================================

