;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 211, 31
	DJN -1, @-20
	DJN -1, @-20
	ADD <270, <8
	SPL 0, <332
	SUB @121, @103
	SUB 12, @10
	DJN 12, <10
	CMP 20, @12
	SUB 20, @12
	SLT @-127, 100
	JMP @72, #200
	JMP 12, <10
	JMP @270, @0
	SUB 20, @12
	SUB 20, @12
	CMP 12, @10
	CMP 12, @10
	CMP 20, @12
	JMP 20, <12
	SUB @121, @103
	JMP -7, @-420
	JMP @72, #200
	CMP @127, 106
	SUB #79, @930
	ADD #270, <0
	SUB @127, 106
	SUB 1, @-3
	SUB 12, @10
	SUB -207, <-128
	SUB <0, @2
	SLT 721, 31
	CMP -702, -6
	JMP @270, @0
	DJN -1, @-20
	JMP @72, #200
	DJN -1, @-20
	DAT #20, <12
	SUB @127, 100
	SLT #270, <0
	CMP -207, <-120
	SPL 0, <332
	MOV -7, <-20
	SPL 0, <332
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
