
013_Timer_Register_bluepill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001034  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001140  08001140  00002140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001164  08001164  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001164  08001164  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001164  08001164  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001164  08001164  00002164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001168  08001168  00002168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800116c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  2000000c  08001178  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000034  08001178  00003034  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002382  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c71  00000000  00000000  000053b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000388  00000000  00000000  00006028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000286  00000000  00000000  000063b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015729  00000000  00000000  00006636  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004014  00000000  00000000  0001bd5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b891  00000000  00000000  0001fd73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009b604  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c24  00000000  00000000  0009b648  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0009c26c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001128 	.word	0x08001128

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001128 	.word	0x08001128

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fa00 	bl	8000554 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f8a4 	bl	80002a0 <SystemClock_Config>
  Rcc_Config();
 8000158:	f000 f864 	bl	8000224 <Rcc_Config>
  TIM_Config();
 800015c:	f000 f81c 	bl	8000198 <TIM_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000160:	f000 f8e0 	bl	8000324 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

	systemclock = SystemCoreClock;
 8000164:	4b09      	ldr	r3, [pc, #36]	@ (800018c <main+0x40>)
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	4a09      	ldr	r2, [pc, #36]	@ (8000190 <main+0x44>)
 800016a:	6013      	str	r3, [r2, #0]
	HAL_RCC_DeInit();
 800016c:	f000 fb38 	bl	80007e0 <HAL_RCC_DeInit>
	SystemCoreClockUpdate();
 8000170:	f000 f958 	bl	8000424 <SystemCoreClockUpdate>
	systemclock = SystemCoreClock;
 8000174:	4b05      	ldr	r3, [pc, #20]	@ (800018c <main+0x40>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a05      	ldr	r2, [pc, #20]	@ (8000190 <main+0x44>)
 800017a:	6013      	str	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  count = TIM2->CNT;
 800017c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000182:	b29a      	uxth	r2, r3
 8000184:	4b03      	ldr	r3, [pc, #12]	@ (8000194 <main+0x48>)
 8000186:	801a      	strh	r2, [r3, #0]
 8000188:	e7f8      	b.n	800017c <main+0x30>
 800018a:	bf00      	nop
 800018c:	20000000 	.word	0x20000000
 8000190:	20000028 	.word	0x20000028
 8000194:	2000002c 	.word	0x2000002c

08000198 <TIM_Config>:
}
// <0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0><0>
/**
 *
 */
void TIM_Config(void){
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0

	RCC->APB1ENR |= (1 <<0);            // TIM2 Enable
 800019c:	4b20      	ldr	r3, [pc, #128]	@ (8000220 <TIM_Config+0x88>)
 800019e:	69db      	ldr	r3, [r3, #28]
 80001a0:	4a1f      	ldr	r2, [pc, #124]	@ (8000220 <TIM_Config+0x88>)
 80001a2:	f043 0301 	orr.w	r3, r3, #1
 80001a6:	61d3      	str	r3, [r2, #28]

	TIM2->CR1 &= ~(0 << 4); 			// counter: upcount
 80001a8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	6013      	str	r3, [r2, #0]
	TIM2->CR1 &= ~(0x060);				// edge-alligned mode
 80001b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001be:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 80001c2:	6013      	str	r3, [r2, #0]
	TIM2->CR1 &= ~(0x0300);				// clock division x1
 80001c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001c8:	681b      	ldr	r3, [r3, #0]
 80001ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80001d2:	6013      	str	r3, [r2, #0]

	TIM2->EGR |= (1 << 1);				// Reinitialize counter
 80001d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001d8:	695b      	ldr	r3, [r3, #20]
 80001da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001de:	f043 0302 	orr.w	r3, r3, #2
 80001e2:	6153      	str	r3, [r2, #20]
	TIM2->SMCR &= ~(0x07);        		// DİSABLE SLAVE MODE
 80001e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001e8:	689b      	ldr	r3, [r3, #8]
 80001ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001ee:	f023 0307 	bic.w	r3, r3, #7
 80001f2:	6093      	str	r3, [r2, #8]
	TIM2->PSC = 15999;                  // PRESCALER CK_CNT =  Fck_PSC / PSC +1
 80001f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001f8:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80001fc:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->ARR = 4000;					// auto-reload value: count up to 4000
 80001fe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000202:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000206:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM2->CR1 |= (1<<0);                // COUNTER Enable
 8000208:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000212:	f043 0301 	orr.w	r3, r3, #1
 8000216:	6013      	str	r3, [r2, #0]

}
 8000218:	bf00      	nop
 800021a:	46bd      	mov	sp, r7
 800021c:	bc80      	pop	{r7}
 800021e:	4770      	bx	lr
 8000220:	40021000 	.word	0x40021000

08000224 <Rcc_Config>:
/**
 * @brief RCC CONFİG
 * @retval None
 * @param None
 */
void Rcc_Config(void){
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0

	RCC->CR |= (1<<0); 						// HSI ON
 8000228:	4b1c      	ldr	r3, [pc, #112]	@ (800029c <Rcc_Config+0x78>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a1b      	ldr	r2, [pc, #108]	@ (800029c <Rcc_Config+0x78>)
 800022e:	f043 0301 	orr.w	r3, r3, #1
 8000232:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & (1<<1))); 			//WAİT HSI
 8000234:	bf00      	nop
 8000236:	4b19      	ldr	r3, [pc, #100]	@ (800029c <Rcc_Config+0x78>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	f003 0302 	and.w	r3, r3, #2
 800023e:	2b00      	cmp	r3, #0
 8000240:	d0f9      	beq.n	8000236 <Rcc_Config+0x12>
	RCC->CR |= (1<<19);    					// CSS ON
 8000242:	4b16      	ldr	r3, [pc, #88]	@ (800029c <Rcc_Config+0x78>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	4a15      	ldr	r2, [pc, #84]	@ (800029c <Rcc_Config+0x78>)
 8000248:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800024c:	6013      	str	r3, [r2, #0]

	RCC->CFGR &= (0 << 16);                  // PLLSOURCE
 800024e:	4b13      	ldr	r3, [pc, #76]	@ (800029c <Rcc_Config+0x78>)
 8000250:	685b      	ldr	r3, [r3, #4]
 8000252:	4b12      	ldr	r3, [pc, #72]	@ (800029c <Rcc_Config+0x78>)
 8000254:	2200      	movs	r2, #0
 8000256:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= (0x0180000);				// PLL multiplication x8
 8000258:	4b10      	ldr	r3, [pc, #64]	@ (800029c <Rcc_Config+0x78>)
 800025a:	685b      	ldr	r3, [r3, #4]
 800025c:	4a0f      	ldr	r2, [pc, #60]	@ (800029c <Rcc_Config+0x78>)
 800025e:	f443 13c0 	orr.w	r3, r3, #1572864	@ 0x180000
 8000262:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= (1 << 1);              	// PLL İS SYS CLOCK
 8000264:	4b0d      	ldr	r3, [pc, #52]	@ (800029c <Rcc_Config+0x78>)
 8000266:	685b      	ldr	r3, [r3, #4]
 8000268:	4a0c      	ldr	r2, [pc, #48]	@ (800029c <Rcc_Config+0x78>)
 800026a:	f043 0302 	orr.w	r3, r3, #2
 800026e:	6053      	str	r3, [r2, #4]
	RCC->CR |= (1 << 24);  					// PLL ON
 8000270:	4b0a      	ldr	r3, [pc, #40]	@ (800029c <Rcc_Config+0x78>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a09      	ldr	r2, [pc, #36]	@ (800029c <Rcc_Config+0x78>)
 8000276:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800027a:	6013      	str	r3, [r2, #0]

	RCC->CFGR &= (0 << 10);                 // ABP1 prescaler not divided
 800027c:	4b07      	ldr	r3, [pc, #28]	@ (800029c <Rcc_Config+0x78>)
 800027e:	685b      	ldr	r3, [r3, #4]
 8000280:	4b06      	ldr	r3, [pc, #24]	@ (800029c <Rcc_Config+0x78>)
 8000282:	2200      	movs	r2, #0
 8000284:	605a      	str	r2, [r3, #4]


	RCC->CIR |= (0x0840000);                   // css, hsı flags reset
 8000286:	4b05      	ldr	r3, [pc, #20]	@ (800029c <Rcc_Config+0x78>)
 8000288:	689b      	ldr	r3, [r3, #8]
 800028a:	4a04      	ldr	r2, [pc, #16]	@ (800029c <Rcc_Config+0x78>)
 800028c:	f443 0304 	orr.w	r3, r3, #8650752	@ 0x840000
 8000290:	6093      	str	r3, [r2, #8]

}
 8000292:	bf00      	nop
 8000294:	46bd      	mov	sp, r7
 8000296:	bc80      	pop	{r7}
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	40021000 	.word	0x40021000

080002a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b090      	sub	sp, #64	@ 0x40
 80002a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a6:	f107 0318 	add.w	r3, r7, #24
 80002aa:	2228      	movs	r2, #40	@ 0x28
 80002ac:	2100      	movs	r1, #0
 80002ae:	4618      	mov	r0, r3
 80002b0:	f000 ff0e 	bl	80010d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]
 80002ba:	605a      	str	r2, [r3, #4]
 80002bc:	609a      	str	r2, [r3, #8]
 80002be:	60da      	str	r2, [r3, #12]
 80002c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c2:	2302      	movs	r3, #2
 80002c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c6:	2301      	movs	r3, #1
 80002c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ca:	2310      	movs	r3, #16
 80002cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ce:	2302      	movs	r3, #2
 80002d0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002d2:	2300      	movs	r3, #0
 80002d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002d6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80002da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002dc:	f107 0318 	add.w	r3, r7, #24
 80002e0:	4618      	mov	r0, r3
 80002e2:	f000 fb17 	bl	8000914 <HAL_RCC_OscConfig>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d001      	beq.n	80002f0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002ec:	f000 f830 	bl	8000350 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f0:	230f      	movs	r3, #15
 80002f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f4:	2302      	movs	r3, #2
 80002f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f8:	2300      	movs	r3, #0
 80002fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000300:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000302:	2300      	movs	r3, #0
 8000304:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000306:	1d3b      	adds	r3, r7, #4
 8000308:	2102      	movs	r1, #2
 800030a:	4618      	mov	r0, r3
 800030c:	f000 fd84 	bl	8000e18 <HAL_RCC_ClockConfig>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d001      	beq.n	800031a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000316:	f000 f81b 	bl	8000350 <Error_Handler>
  }
}
 800031a:	bf00      	nop
 800031c:	3740      	adds	r7, #64	@ 0x40
 800031e:	46bd      	mov	sp, r7
 8000320:	bd80      	pop	{r7, pc}
	...

08000324 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000324:	b480      	push	{r7}
 8000326:	b083      	sub	sp, #12
 8000328:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800032a:	4b08      	ldr	r3, [pc, #32]	@ (800034c <MX_GPIO_Init+0x28>)
 800032c:	699b      	ldr	r3, [r3, #24]
 800032e:	4a07      	ldr	r2, [pc, #28]	@ (800034c <MX_GPIO_Init+0x28>)
 8000330:	f043 0304 	orr.w	r3, r3, #4
 8000334:	6193      	str	r3, [r2, #24]
 8000336:	4b05      	ldr	r3, [pc, #20]	@ (800034c <MX_GPIO_Init+0x28>)
 8000338:	699b      	ldr	r3, [r3, #24]
 800033a:	f003 0304 	and.w	r3, r3, #4
 800033e:	607b      	str	r3, [r7, #4]
 8000340:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000342:	bf00      	nop
 8000344:	370c      	adds	r7, #12
 8000346:	46bd      	mov	sp, r7
 8000348:	bc80      	pop	{r7}
 800034a:	4770      	bx	lr
 800034c:	40021000 	.word	0x40021000

08000350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000354:	b672      	cpsid	i
}
 8000356:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000358:	bf00      	nop
 800035a:	e7fd      	b.n	8000358 <Error_Handler+0x8>

0800035c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800035c:	b480      	push	{r7}
 800035e:	b085      	sub	sp, #20
 8000360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000362:	4b15      	ldr	r3, [pc, #84]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000364:	699b      	ldr	r3, [r3, #24]
 8000366:	4a14      	ldr	r2, [pc, #80]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000368:	f043 0301 	orr.w	r3, r3, #1
 800036c:	6193      	str	r3, [r2, #24]
 800036e:	4b12      	ldr	r3, [pc, #72]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000370:	699b      	ldr	r3, [r3, #24]
 8000372:	f003 0301 	and.w	r3, r3, #1
 8000376:	60bb      	str	r3, [r7, #8]
 8000378:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800037a:	4b0f      	ldr	r3, [pc, #60]	@ (80003b8 <HAL_MspInit+0x5c>)
 800037c:	69db      	ldr	r3, [r3, #28]
 800037e:	4a0e      	ldr	r2, [pc, #56]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000380:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000384:	61d3      	str	r3, [r2, #28]
 8000386:	4b0c      	ldr	r3, [pc, #48]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000388:	69db      	ldr	r3, [r3, #28]
 800038a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800038e:	607b      	str	r3, [r7, #4]
 8000390:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000392:	4b0a      	ldr	r3, [pc, #40]	@ (80003bc <HAL_MspInit+0x60>)
 8000394:	685b      	ldr	r3, [r3, #4]
 8000396:	60fb      	str	r3, [r7, #12]
 8000398:	68fb      	ldr	r3, [r7, #12]
 800039a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800039e:	60fb      	str	r3, [r7, #12]
 80003a0:	68fb      	ldr	r3, [r7, #12]
 80003a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80003a6:	60fb      	str	r3, [r7, #12]
 80003a8:	4a04      	ldr	r2, [pc, #16]	@ (80003bc <HAL_MspInit+0x60>)
 80003aa:	68fb      	ldr	r3, [r7, #12]
 80003ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ae:	bf00      	nop
 80003b0:	3714      	adds	r7, #20
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bc80      	pop	{r7}
 80003b6:	4770      	bx	lr
 80003b8:	40021000 	.word	0x40021000
 80003bc:	40010000 	.word	0x40010000

080003c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003c4:	bf00      	nop
 80003c6:	e7fd      	b.n	80003c4 <NMI_Handler+0x4>

080003c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003cc:	bf00      	nop
 80003ce:	e7fd      	b.n	80003cc <HardFault_Handler+0x4>

080003d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003d4:	bf00      	nop
 80003d6:	e7fd      	b.n	80003d4 <MemManage_Handler+0x4>

080003d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003dc:	bf00      	nop
 80003de:	e7fd      	b.n	80003dc <BusFault_Handler+0x4>

080003e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003e4:	bf00      	nop
 80003e6:	e7fd      	b.n	80003e4 <UsageFault_Handler+0x4>

080003e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003ec:	bf00      	nop
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr

080003f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bc80      	pop	{r7}
 80003fe:	4770      	bx	lr

08000400 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	bc80      	pop	{r7}
 800040a:	4770      	bx	lr

0800040c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000410:	f000 f8e6 	bl	80005e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000414:	bf00      	nop
 8000416:	bd80      	pop	{r7, pc}

08000418 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800041c:	bf00      	nop
 800041e:	46bd      	mov	sp, r7
 8000420:	bc80      	pop	{r7}
 8000422:	4770      	bx	lr

08000424 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8000424:	b480      	push	{r7}
 8000426:	b085      	sub	sp, #20
 8000428:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 800042a:	2300      	movs	r3, #0
 800042c:	60fb      	str	r3, [r7, #12]
 800042e:	2300      	movs	r3, #0
 8000430:	60bb      	str	r3, [r7, #8]
 8000432:	2300      	movs	r3, #0
 8000434:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000436:	4b2f      	ldr	r3, [pc, #188]	@ (80004f4 <SystemCoreClockUpdate+0xd0>)
 8000438:	685b      	ldr	r3, [r3, #4]
 800043a:	f003 030c 	and.w	r3, r3, #12
 800043e:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8000440:	68fb      	ldr	r3, [r7, #12]
 8000442:	2b08      	cmp	r3, #8
 8000444:	d011      	beq.n	800046a <SystemCoreClockUpdate+0x46>
 8000446:	68fb      	ldr	r3, [r7, #12]
 8000448:	2b08      	cmp	r3, #8
 800044a:	d83a      	bhi.n	80004c2 <SystemCoreClockUpdate+0x9e>
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	2b00      	cmp	r3, #0
 8000450:	d003      	beq.n	800045a <SystemCoreClockUpdate+0x36>
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	2b04      	cmp	r3, #4
 8000456:	d004      	beq.n	8000462 <SystemCoreClockUpdate+0x3e>
 8000458:	e033      	b.n	80004c2 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00U:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800045a:	4b27      	ldr	r3, [pc, #156]	@ (80004f8 <SystemCoreClockUpdate+0xd4>)
 800045c:	4a27      	ldr	r2, [pc, #156]	@ (80004fc <SystemCoreClockUpdate+0xd8>)
 800045e:	601a      	str	r2, [r3, #0]
      break;
 8000460:	e033      	b.n	80004ca <SystemCoreClockUpdate+0xa6>
    case 0x04U:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000462:	4b25      	ldr	r3, [pc, #148]	@ (80004f8 <SystemCoreClockUpdate+0xd4>)
 8000464:	4a25      	ldr	r2, [pc, #148]	@ (80004fc <SystemCoreClockUpdate+0xd8>)
 8000466:	601a      	str	r2, [r3, #0]
      break;
 8000468:	e02f      	b.n	80004ca <SystemCoreClockUpdate+0xa6>
    case 0x08U:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800046a:	4b22      	ldr	r3, [pc, #136]	@ (80004f4 <SystemCoreClockUpdate+0xd0>)
 800046c:	685b      	ldr	r3, [r3, #4]
 800046e:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8000472:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000474:	4b1f      	ldr	r3, [pc, #124]	@ (80004f4 <SystemCoreClockUpdate+0xd0>)
 8000476:	685b      	ldr	r3, [r3, #4]
 8000478:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800047c:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18U) + 2U;
 800047e:	68bb      	ldr	r3, [r7, #8]
 8000480:	0c9b      	lsrs	r3, r3, #18
 8000482:	3302      	adds	r3, #2
 8000484:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00U)
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d106      	bne.n	800049a <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	4a1c      	ldr	r2, [pc, #112]	@ (8000500 <SystemCoreClockUpdate+0xdc>)
 8000490:	fb02 f303 	mul.w	r3, r2, r3
 8000494:	4a18      	ldr	r2, [pc, #96]	@ (80004f8 <SystemCoreClockUpdate+0xd4>)
 8000496:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8000498:	e017      	b.n	80004ca <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800049a:	4b16      	ldr	r3, [pc, #88]	@ (80004f4 <SystemCoreClockUpdate+0xd0>)
 800049c:	685b      	ldr	r3, [r3, #4]
 800049e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d006      	beq.n	80004b4 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 80004a6:	68bb      	ldr	r3, [r7, #8]
 80004a8:	4a15      	ldr	r2, [pc, #84]	@ (8000500 <SystemCoreClockUpdate+0xdc>)
 80004aa:	fb02 f303 	mul.w	r3, r2, r3
 80004ae:	4a12      	ldr	r2, [pc, #72]	@ (80004f8 <SystemCoreClockUpdate+0xd4>)
 80004b0:	6013      	str	r3, [r2, #0]
      break;
 80004b2:	e00a      	b.n	80004ca <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80004b4:	68bb      	ldr	r3, [r7, #8]
 80004b6:	4a11      	ldr	r2, [pc, #68]	@ (80004fc <SystemCoreClockUpdate+0xd8>)
 80004b8:	fb02 f303 	mul.w	r3, r2, r3
 80004bc:	4a0e      	ldr	r2, [pc, #56]	@ (80004f8 <SystemCoreClockUpdate+0xd4>)
 80004be:	6013      	str	r3, [r2, #0]
      break;
 80004c0:	e003      	b.n	80004ca <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 80004c2:	4b0d      	ldr	r3, [pc, #52]	@ (80004f8 <SystemCoreClockUpdate+0xd4>)
 80004c4:	4a0d      	ldr	r2, [pc, #52]	@ (80004fc <SystemCoreClockUpdate+0xd8>)
 80004c6:	601a      	str	r2, [r3, #0]
      break;
 80004c8:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 80004ca:	4b0a      	ldr	r3, [pc, #40]	@ (80004f4 <SystemCoreClockUpdate+0xd0>)
 80004cc:	685b      	ldr	r3, [r3, #4]
 80004ce:	091b      	lsrs	r3, r3, #4
 80004d0:	f003 030f 	and.w	r3, r3, #15
 80004d4:	4a0b      	ldr	r2, [pc, #44]	@ (8000504 <SystemCoreClockUpdate+0xe0>)
 80004d6:	5cd3      	ldrb	r3, [r2, r3]
 80004d8:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80004da:	4b07      	ldr	r3, [pc, #28]	@ (80004f8 <SystemCoreClockUpdate+0xd4>)
 80004dc:	681a      	ldr	r2, [r3, #0]
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	fa22 f303 	lsr.w	r3, r2, r3
 80004e4:	4a04      	ldr	r2, [pc, #16]	@ (80004f8 <SystemCoreClockUpdate+0xd4>)
 80004e6:	6013      	str	r3, [r2, #0]
}
 80004e8:	bf00      	nop
 80004ea:	3714      	adds	r7, #20
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bc80      	pop	{r7}
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	40021000 	.word	0x40021000
 80004f8:	20000000 	.word	0x20000000
 80004fc:	007a1200 	.word	0x007a1200
 8000500:	003d0900 	.word	0x003d0900
 8000504:	08001140 	.word	0x08001140

08000508 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000508:	f7ff ff86 	bl	8000418 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800050c:	480b      	ldr	r0, [pc, #44]	@ (800053c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800050e:	490c      	ldr	r1, [pc, #48]	@ (8000540 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000510:	4a0c      	ldr	r2, [pc, #48]	@ (8000544 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000512:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000514:	e002      	b.n	800051c <LoopCopyDataInit>

08000516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800051a:	3304      	adds	r3, #4

0800051c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800051c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800051e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000520:	d3f9      	bcc.n	8000516 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000522:	4a09      	ldr	r2, [pc, #36]	@ (8000548 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000524:	4c09      	ldr	r4, [pc, #36]	@ (800054c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000528:	e001      	b.n	800052e <LoopFillZerobss>

0800052a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800052a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800052c:	3204      	adds	r2, #4

0800052e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800052e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000530:	d3fb      	bcc.n	800052a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000532:	f000 fdd5 	bl	80010e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000536:	f7ff fe09 	bl	800014c <main>
  bx lr
 800053a:	4770      	bx	lr
  ldr r0, =_sdata
 800053c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000540:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000544:	0800116c 	.word	0x0800116c
  ldr r2, =_sbss
 8000548:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800054c:	20000034 	.word	0x20000034

08000550 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000550:	e7fe      	b.n	8000550 <ADC1_2_IRQHandler>
	...

08000554 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000558:	4b08      	ldr	r3, [pc, #32]	@ (800057c <HAL_Init+0x28>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a07      	ldr	r2, [pc, #28]	@ (800057c <HAL_Init+0x28>)
 800055e:	f043 0310 	orr.w	r3, r3, #16
 8000562:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000564:	2003      	movs	r0, #3
 8000566:	f000 f907 	bl	8000778 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800056a:	200f      	movs	r0, #15
 800056c:	f000 f808 	bl	8000580 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000570:	f7ff fef4 	bl	800035c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000574:	2300      	movs	r3, #0
}
 8000576:	4618      	mov	r0, r3
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	40022000 	.word	0x40022000

08000580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000588:	4b12      	ldr	r3, [pc, #72]	@ (80005d4 <HAL_InitTick+0x54>)
 800058a:	681a      	ldr	r2, [r3, #0]
 800058c:	4b12      	ldr	r3, [pc, #72]	@ (80005d8 <HAL_InitTick+0x58>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	4619      	mov	r1, r3
 8000592:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000596:	fbb3 f3f1 	udiv	r3, r3, r1
 800059a:	fbb2 f3f3 	udiv	r3, r2, r3
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 f911 	bl	80007c6 <HAL_SYSTICK_Config>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005aa:	2301      	movs	r3, #1
 80005ac:	e00e      	b.n	80005cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2b0f      	cmp	r3, #15
 80005b2:	d80a      	bhi.n	80005ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005b4:	2200      	movs	r2, #0
 80005b6:	6879      	ldr	r1, [r7, #4]
 80005b8:	f04f 30ff 	mov.w	r0, #4294967295
 80005bc:	f000 f8e7 	bl	800078e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <HAL_InitTick+0x5c>)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005c6:	2300      	movs	r3, #0
 80005c8:	e000      	b.n	80005cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ca:	2301      	movs	r3, #1
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	20000000 	.word	0x20000000
 80005d8:	20000008 	.word	0x20000008
 80005dc:	20000004 	.word	0x20000004

080005e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005e4:	4b05      	ldr	r3, [pc, #20]	@ (80005fc <HAL_IncTick+0x1c>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	461a      	mov	r2, r3
 80005ea:	4b05      	ldr	r3, [pc, #20]	@ (8000600 <HAL_IncTick+0x20>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4413      	add	r3, r2
 80005f0:	4a03      	ldr	r2, [pc, #12]	@ (8000600 <HAL_IncTick+0x20>)
 80005f2:	6013      	str	r3, [r2, #0]
}
 80005f4:	bf00      	nop
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bc80      	pop	{r7}
 80005fa:	4770      	bx	lr
 80005fc:	20000008 	.word	0x20000008
 8000600:	20000030 	.word	0x20000030

08000604 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  return uwTick;
 8000608:	4b02      	ldr	r3, [pc, #8]	@ (8000614 <HAL_GetTick+0x10>)
 800060a:	681b      	ldr	r3, [r3, #0]
}
 800060c:	4618      	mov	r0, r3
 800060e:	46bd      	mov	sp, r7
 8000610:	bc80      	pop	{r7}
 8000612:	4770      	bx	lr
 8000614:	20000030 	.word	0x20000030

08000618 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000618:	b480      	push	{r7}
 800061a:	b085      	sub	sp, #20
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	f003 0307 	and.w	r3, r3, #7
 8000626:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000628:	4b0c      	ldr	r3, [pc, #48]	@ (800065c <__NVIC_SetPriorityGrouping+0x44>)
 800062a:	68db      	ldr	r3, [r3, #12]
 800062c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800062e:	68ba      	ldr	r2, [r7, #8]
 8000630:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000634:	4013      	ands	r3, r2
 8000636:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800063c:	68bb      	ldr	r3, [r7, #8]
 800063e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000640:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000644:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000648:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800064a:	4a04      	ldr	r2, [pc, #16]	@ (800065c <__NVIC_SetPriorityGrouping+0x44>)
 800064c:	68bb      	ldr	r3, [r7, #8]
 800064e:	60d3      	str	r3, [r2, #12]
}
 8000650:	bf00      	nop
 8000652:	3714      	adds	r7, #20
 8000654:	46bd      	mov	sp, r7
 8000656:	bc80      	pop	{r7}
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	e000ed00 	.word	0xe000ed00

08000660 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000664:	4b04      	ldr	r3, [pc, #16]	@ (8000678 <__NVIC_GetPriorityGrouping+0x18>)
 8000666:	68db      	ldr	r3, [r3, #12]
 8000668:	0a1b      	lsrs	r3, r3, #8
 800066a:	f003 0307 	and.w	r3, r3, #7
}
 800066e:	4618      	mov	r0, r3
 8000670:	46bd      	mov	sp, r7
 8000672:	bc80      	pop	{r7}
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	6039      	str	r1, [r7, #0]
 8000686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068c:	2b00      	cmp	r3, #0
 800068e:	db0a      	blt.n	80006a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	b2da      	uxtb	r2, r3
 8000694:	490c      	ldr	r1, [pc, #48]	@ (80006c8 <__NVIC_SetPriority+0x4c>)
 8000696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069a:	0112      	lsls	r2, r2, #4
 800069c:	b2d2      	uxtb	r2, r2
 800069e:	440b      	add	r3, r1
 80006a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006a4:	e00a      	b.n	80006bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	b2da      	uxtb	r2, r3
 80006aa:	4908      	ldr	r1, [pc, #32]	@ (80006cc <__NVIC_SetPriority+0x50>)
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	f003 030f 	and.w	r3, r3, #15
 80006b2:	3b04      	subs	r3, #4
 80006b4:	0112      	lsls	r2, r2, #4
 80006b6:	b2d2      	uxtb	r2, r2
 80006b8:	440b      	add	r3, r1
 80006ba:	761a      	strb	r2, [r3, #24]
}
 80006bc:	bf00      	nop
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bc80      	pop	{r7}
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	e000e100 	.word	0xe000e100
 80006cc:	e000ed00 	.word	0xe000ed00

080006d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b089      	sub	sp, #36	@ 0x24
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	60f8      	str	r0, [r7, #12]
 80006d8:	60b9      	str	r1, [r7, #8]
 80006da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	f003 0307 	and.w	r3, r3, #7
 80006e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	f1c3 0307 	rsb	r3, r3, #7
 80006ea:	2b04      	cmp	r3, #4
 80006ec:	bf28      	it	cs
 80006ee:	2304      	movcs	r3, #4
 80006f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006f2:	69fb      	ldr	r3, [r7, #28]
 80006f4:	3304      	adds	r3, #4
 80006f6:	2b06      	cmp	r3, #6
 80006f8:	d902      	bls.n	8000700 <NVIC_EncodePriority+0x30>
 80006fa:	69fb      	ldr	r3, [r7, #28]
 80006fc:	3b03      	subs	r3, #3
 80006fe:	e000      	b.n	8000702 <NVIC_EncodePriority+0x32>
 8000700:	2300      	movs	r3, #0
 8000702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000704:	f04f 32ff 	mov.w	r2, #4294967295
 8000708:	69bb      	ldr	r3, [r7, #24]
 800070a:	fa02 f303 	lsl.w	r3, r2, r3
 800070e:	43da      	mvns	r2, r3
 8000710:	68bb      	ldr	r3, [r7, #8]
 8000712:	401a      	ands	r2, r3
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000718:	f04f 31ff 	mov.w	r1, #4294967295
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	fa01 f303 	lsl.w	r3, r1, r3
 8000722:	43d9      	mvns	r1, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000728:	4313      	orrs	r3, r2
         );
}
 800072a:	4618      	mov	r0, r3
 800072c:	3724      	adds	r7, #36	@ 0x24
 800072e:	46bd      	mov	sp, r7
 8000730:	bc80      	pop	{r7}
 8000732:	4770      	bx	lr

08000734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	3b01      	subs	r3, #1
 8000740:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000744:	d301      	bcc.n	800074a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000746:	2301      	movs	r3, #1
 8000748:	e00f      	b.n	800076a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800074a:	4a0a      	ldr	r2, [pc, #40]	@ (8000774 <SysTick_Config+0x40>)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3b01      	subs	r3, #1
 8000750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000752:	210f      	movs	r1, #15
 8000754:	f04f 30ff 	mov.w	r0, #4294967295
 8000758:	f7ff ff90 	bl	800067c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800075c:	4b05      	ldr	r3, [pc, #20]	@ (8000774 <SysTick_Config+0x40>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000762:	4b04      	ldr	r3, [pc, #16]	@ (8000774 <SysTick_Config+0x40>)
 8000764:	2207      	movs	r2, #7
 8000766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000768:	2300      	movs	r3, #0
}
 800076a:	4618      	mov	r0, r3
 800076c:	3708      	adds	r7, #8
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	e000e010 	.word	0xe000e010

08000778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000780:	6878      	ldr	r0, [r7, #4]
 8000782:	f7ff ff49 	bl	8000618 <__NVIC_SetPriorityGrouping>
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800078e:	b580      	push	{r7, lr}
 8000790:	b086      	sub	sp, #24
 8000792:	af00      	add	r7, sp, #0
 8000794:	4603      	mov	r3, r0
 8000796:	60b9      	str	r1, [r7, #8]
 8000798:	607a      	str	r2, [r7, #4]
 800079a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007a0:	f7ff ff5e 	bl	8000660 <__NVIC_GetPriorityGrouping>
 80007a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	68b9      	ldr	r1, [r7, #8]
 80007aa:	6978      	ldr	r0, [r7, #20]
 80007ac:	f7ff ff90 	bl	80006d0 <NVIC_EncodePriority>
 80007b0:	4602      	mov	r2, r0
 80007b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007b6:	4611      	mov	r1, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ff5f 	bl	800067c <__NVIC_SetPriority>
}
 80007be:	bf00      	nop
 80007c0:	3718      	adds	r7, #24
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b082      	sub	sp, #8
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	f7ff ffb0 	bl	8000734 <SysTick_Config>
 80007d4:	4603      	mov	r3, r0
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
	...

080007e0 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80007e6:	f7ff ff0d 	bl	8000604 <HAL_GetTick>
 80007ea:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80007ec:	4b45      	ldr	r3, [pc, #276]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a44      	ldr	r2, [pc, #272]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 80007f2:	f043 0301 	orr.w	r3, r3, #1
 80007f6:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80007f8:	e008      	b.n	800080c <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80007fa:	f7ff ff03 	bl	8000604 <HAL_GetTick>
 80007fe:	4602      	mov	r2, r0
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	1ad3      	subs	r3, r2, r3
 8000804:	2b02      	cmp	r3, #2
 8000806:	d901      	bls.n	800080c <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8000808:	2303      	movs	r3, #3
 800080a:	e077      	b.n	80008fc <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800080c:	4b3d      	ldr	r3, [pc, #244]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f003 0302 	and.w	r3, r3, #2
 8000814:	2b00      	cmp	r3, #0
 8000816:	d0f0      	beq.n	80007fa <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8000818:	4b3a      	ldr	r3, [pc, #232]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000820:	4a38      	ldr	r2, [pc, #224]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 8000822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000826:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8000828:	f7ff feec 	bl	8000604 <HAL_GetTick>
 800082c:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800082e:	4b35      	ldr	r3, [pc, #212]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 8000830:	2200      	movs	r2, #0
 8000832:	605a      	str	r2, [r3, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8000834:	e00a      	b.n	800084c <HAL_RCC_DeInit+0x6c>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000836:	f7ff fee5 	bl	8000604 <HAL_GetTick>
 800083a:	4602      	mov	r2, r0
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	1ad3      	subs	r3, r2, r3
 8000840:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000844:	4293      	cmp	r3, r2
 8000846:	d901      	bls.n	800084c <HAL_RCC_DeInit+0x6c>
    {
      return HAL_TIMEOUT;
 8000848:	2303      	movs	r3, #3
 800084a:	e057      	b.n	80008fc <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800084c:	4b2d      	ldr	r3, [pc, #180]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 800084e:	685b      	ldr	r3, [r3, #4]
 8000850:	f003 030c 	and.w	r3, r3, #12
 8000854:	2b00      	cmp	r3, #0
 8000856:	d1ee      	bne.n	8000836 <HAL_RCC_DeInit+0x56>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8000858:	4b2b      	ldr	r3, [pc, #172]	@ (8000908 <HAL_RCC_DeInit+0x128>)
 800085a:	4a2c      	ldr	r2, [pc, #176]	@ (800090c <HAL_RCC_DeInit+0x12c>)
 800085c:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800085e:	4b2c      	ldr	r3, [pc, #176]	@ (8000910 <HAL_RCC_DeInit+0x130>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff fe8c 	bl	8000580 <HAL_InitTick>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <HAL_RCC_DeInit+0x92>
  {
    return HAL_ERROR;
 800086e:	2301      	movs	r3, #1
 8000870:	e044      	b.n	80008fc <HAL_RCC_DeInit+0x11c>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8000872:	f7ff fec7 	bl	8000604 <HAL_GetTick>
 8000876:	6078      	str	r0, [r7, #4]

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8000878:	4b22      	ldr	r3, [pc, #136]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a21      	ldr	r2, [pc, #132]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 800087e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000882:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8000884:	e008      	b.n	8000898 <HAL_RCC_DeInit+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000886:	f7ff febd 	bl	8000604 <HAL_GetTick>
 800088a:	4602      	mov	r2, r0
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	1ad3      	subs	r3, r2, r3
 8000890:	2b02      	cmp	r3, #2
 8000892:	d901      	bls.n	8000898 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 8000894:	2303      	movs	r3, #3
 8000896:	e031      	b.n	80008fc <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8000898:	4b1a      	ldr	r3, [pc, #104]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d1f0      	bne.n	8000886 <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 80008a4:	4b17      	ldr	r3, [pc, #92]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	605a      	str	r2, [r3, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80008aa:	f7ff feab 	bl	8000604 <HAL_GetTick>
 80008ae:	6078      	str	r0, [r7, #4]

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 80008b0:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a13      	ldr	r2, [pc, #76]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 80008b6:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80008ba:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80008bc:	e008      	b.n	80008d0 <HAL_RCC_DeInit+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008be:	f7ff fea1 	bl	8000604 <HAL_GetTick>
 80008c2:	4602      	mov	r2, r0
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	1ad3      	subs	r3, r2, r3
 80008c8:	2b64      	cmp	r3, #100	@ 0x64
 80008ca:	d901      	bls.n	80008d0 <HAL_RCC_DeInit+0xf0>
    {
      return HAL_TIMEOUT;
 80008cc:	2303      	movs	r3, #3
 80008ce:	e015      	b.n	80008fc <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80008d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d1f0      	bne.n	80008be <HAL_RCC_DeInit+0xde>
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 80008dc:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a08      	ldr	r2, [pc, #32]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 80008e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80008e6:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80008e8:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 80008ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008ec:	4a05      	ldr	r2, [pc, #20]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 80008ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80008f2:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 80008f4:	4b03      	ldr	r3, [pc, #12]	@ (8000904 <HAL_RCC_DeInit+0x124>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 80008fa:	2300      	movs	r3, #0
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	40021000 	.word	0x40021000
 8000908:	20000000 	.word	0x20000000
 800090c:	007a1200 	.word	0x007a1200
 8000910:	20000004 	.word	0x20000004

08000914 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b086      	sub	sp, #24
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d101      	bne.n	8000926 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000922:	2301      	movs	r3, #1
 8000924:	e272      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f003 0301 	and.w	r3, r3, #1
 800092e:	2b00      	cmp	r3, #0
 8000930:	f000 8087 	beq.w	8000a42 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000934:	4b92      	ldr	r3, [pc, #584]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	f003 030c 	and.w	r3, r3, #12
 800093c:	2b04      	cmp	r3, #4
 800093e:	d00c      	beq.n	800095a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000940:	4b8f      	ldr	r3, [pc, #572]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	f003 030c 	and.w	r3, r3, #12
 8000948:	2b08      	cmp	r3, #8
 800094a:	d112      	bne.n	8000972 <HAL_RCC_OscConfig+0x5e>
 800094c:	4b8c      	ldr	r3, [pc, #560]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000954:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000958:	d10b      	bne.n	8000972 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800095a:	4b89      	ldr	r3, [pc, #548]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000962:	2b00      	cmp	r3, #0
 8000964:	d06c      	beq.n	8000a40 <HAL_RCC_OscConfig+0x12c>
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d168      	bne.n	8000a40 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800096e:	2301      	movs	r3, #1
 8000970:	e24c      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800097a:	d106      	bne.n	800098a <HAL_RCC_OscConfig+0x76>
 800097c:	4b80      	ldr	r3, [pc, #512]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a7f      	ldr	r2, [pc, #508]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000982:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000986:	6013      	str	r3, [r2, #0]
 8000988:	e02e      	b.n	80009e8 <HAL_RCC_OscConfig+0xd4>
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d10c      	bne.n	80009ac <HAL_RCC_OscConfig+0x98>
 8000992:	4b7b      	ldr	r3, [pc, #492]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a7a      	ldr	r2, [pc, #488]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000998:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800099c:	6013      	str	r3, [r2, #0]
 800099e:	4b78      	ldr	r3, [pc, #480]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a77      	ldr	r2, [pc, #476]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 80009a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80009a8:	6013      	str	r3, [r2, #0]
 80009aa:	e01d      	b.n	80009e8 <HAL_RCC_OscConfig+0xd4>
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80009b4:	d10c      	bne.n	80009d0 <HAL_RCC_OscConfig+0xbc>
 80009b6:	4b72      	ldr	r3, [pc, #456]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a71      	ldr	r2, [pc, #452]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 80009bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80009c0:	6013      	str	r3, [r2, #0]
 80009c2:	4b6f      	ldr	r3, [pc, #444]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a6e      	ldr	r2, [pc, #440]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 80009c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80009cc:	6013      	str	r3, [r2, #0]
 80009ce:	e00b      	b.n	80009e8 <HAL_RCC_OscConfig+0xd4>
 80009d0:	4b6b      	ldr	r3, [pc, #428]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a6a      	ldr	r2, [pc, #424]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 80009d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80009da:	6013      	str	r3, [r2, #0]
 80009dc:	4b68      	ldr	r3, [pc, #416]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a67      	ldr	r2, [pc, #412]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 80009e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80009e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d013      	beq.n	8000a18 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009f0:	f7ff fe08 	bl	8000604 <HAL_GetTick>
 80009f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009f6:	e008      	b.n	8000a0a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80009f8:	f7ff fe04 	bl	8000604 <HAL_GetTick>
 80009fc:	4602      	mov	r2, r0
 80009fe:	693b      	ldr	r3, [r7, #16]
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	2b64      	cmp	r3, #100	@ 0x64
 8000a04:	d901      	bls.n	8000a0a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000a06:	2303      	movs	r3, #3
 8000a08:	e200      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a0a:	4b5d      	ldr	r3, [pc, #372]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d0f0      	beq.n	80009f8 <HAL_RCC_OscConfig+0xe4>
 8000a16:	e014      	b.n	8000a42 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a18:	f7ff fdf4 	bl	8000604 <HAL_GetTick>
 8000a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a1e:	e008      	b.n	8000a32 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000a20:	f7ff fdf0 	bl	8000604 <HAL_GetTick>
 8000a24:	4602      	mov	r2, r0
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	2b64      	cmp	r3, #100	@ 0x64
 8000a2c:	d901      	bls.n	8000a32 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000a2e:	2303      	movs	r3, #3
 8000a30:	e1ec      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a32:	4b53      	ldr	r3, [pc, #332]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d1f0      	bne.n	8000a20 <HAL_RCC_OscConfig+0x10c>
 8000a3e:	e000      	b.n	8000a42 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f003 0302 	and.w	r3, r3, #2
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d063      	beq.n	8000b16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a4e:	4b4c      	ldr	r3, [pc, #304]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	f003 030c 	and.w	r3, r3, #12
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d00b      	beq.n	8000a72 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000a5a:	4b49      	ldr	r3, [pc, #292]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	f003 030c 	and.w	r3, r3, #12
 8000a62:	2b08      	cmp	r3, #8
 8000a64:	d11c      	bne.n	8000aa0 <HAL_RCC_OscConfig+0x18c>
 8000a66:	4b46      	ldr	r3, [pc, #280]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d116      	bne.n	8000aa0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a72:	4b43      	ldr	r3, [pc, #268]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	f003 0302 	and.w	r3, r3, #2
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d005      	beq.n	8000a8a <HAL_RCC_OscConfig+0x176>
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	691b      	ldr	r3, [r3, #16]
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d001      	beq.n	8000a8a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000a86:	2301      	movs	r3, #1
 8000a88:	e1c0      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a8a:	4b3d      	ldr	r3, [pc, #244]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	695b      	ldr	r3, [r3, #20]
 8000a96:	00db      	lsls	r3, r3, #3
 8000a98:	4939      	ldr	r1, [pc, #228]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000a9a:	4313      	orrs	r3, r2
 8000a9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a9e:	e03a      	b.n	8000b16 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	691b      	ldr	r3, [r3, #16]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d020      	beq.n	8000aea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000aa8:	4b36      	ldr	r3, [pc, #216]	@ (8000b84 <HAL_RCC_OscConfig+0x270>)
 8000aaa:	2201      	movs	r2, #1
 8000aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aae:	f7ff fda9 	bl	8000604 <HAL_GetTick>
 8000ab2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ab4:	e008      	b.n	8000ac8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ab6:	f7ff fda5 	bl	8000604 <HAL_GetTick>
 8000aba:	4602      	mov	r2, r0
 8000abc:	693b      	ldr	r3, [r7, #16]
 8000abe:	1ad3      	subs	r3, r2, r3
 8000ac0:	2b02      	cmp	r3, #2
 8000ac2:	d901      	bls.n	8000ac8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ac4:	2303      	movs	r3, #3
 8000ac6:	e1a1      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ac8:	4b2d      	ldr	r3, [pc, #180]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f003 0302 	and.w	r3, r3, #2
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d0f0      	beq.n	8000ab6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	695b      	ldr	r3, [r3, #20]
 8000ae0:	00db      	lsls	r3, r3, #3
 8000ae2:	4927      	ldr	r1, [pc, #156]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	600b      	str	r3, [r1, #0]
 8000ae8:	e015      	b.n	8000b16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000aea:	4b26      	ldr	r3, [pc, #152]	@ (8000b84 <HAL_RCC_OscConfig+0x270>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000af0:	f7ff fd88 	bl	8000604 <HAL_GetTick>
 8000af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000af6:	e008      	b.n	8000b0a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000af8:	f7ff fd84 	bl	8000604 <HAL_GetTick>
 8000afc:	4602      	mov	r2, r0
 8000afe:	693b      	ldr	r3, [r7, #16]
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	2b02      	cmp	r3, #2
 8000b04:	d901      	bls.n	8000b0a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000b06:	2303      	movs	r3, #3
 8000b08:	e180      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f003 0302 	and.w	r3, r3, #2
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d1f0      	bne.n	8000af8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f003 0308 	and.w	r3, r3, #8
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d03a      	beq.n	8000b98 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	699b      	ldr	r3, [r3, #24]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d019      	beq.n	8000b5e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000b2a:	4b17      	ldr	r3, [pc, #92]	@ (8000b88 <HAL_RCC_OscConfig+0x274>)
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b30:	f7ff fd68 	bl	8000604 <HAL_GetTick>
 8000b34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b36:	e008      	b.n	8000b4a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000b38:	f7ff fd64 	bl	8000604 <HAL_GetTick>
 8000b3c:	4602      	mov	r2, r0
 8000b3e:	693b      	ldr	r3, [r7, #16]
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	2b02      	cmp	r3, #2
 8000b44:	d901      	bls.n	8000b4a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000b46:	2303      	movs	r3, #3
 8000b48:	e160      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b80 <HAL_RCC_OscConfig+0x26c>)
 8000b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b4e:	f003 0302 	and.w	r3, r3, #2
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d0f0      	beq.n	8000b38 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000b56:	2001      	movs	r0, #1
 8000b58:	f000 fa9c 	bl	8001094 <RCC_Delay>
 8000b5c:	e01c      	b.n	8000b98 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <HAL_RCC_OscConfig+0x274>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b64:	f7ff fd4e 	bl	8000604 <HAL_GetTick>
 8000b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b6a:	e00f      	b.n	8000b8c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000b6c:	f7ff fd4a 	bl	8000604 <HAL_GetTick>
 8000b70:	4602      	mov	r2, r0
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	2b02      	cmp	r3, #2
 8000b78:	d908      	bls.n	8000b8c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	e146      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
 8000b7e:	bf00      	nop
 8000b80:	40021000 	.word	0x40021000
 8000b84:	42420000 	.word	0x42420000
 8000b88:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b8c:	4b92      	ldr	r3, [pc, #584]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b90:	f003 0302 	and.w	r3, r3, #2
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d1e9      	bne.n	8000b6c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f003 0304 	and.w	r3, r3, #4
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	f000 80a6 	beq.w	8000cf2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000baa:	4b8b      	ldr	r3, [pc, #556]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000bac:	69db      	ldr	r3, [r3, #28]
 8000bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d10d      	bne.n	8000bd2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000bb6:	4b88      	ldr	r3, [pc, #544]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000bb8:	69db      	ldr	r3, [r3, #28]
 8000bba:	4a87      	ldr	r2, [pc, #540]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bc0:	61d3      	str	r3, [r2, #28]
 8000bc2:	4b85      	ldr	r3, [pc, #532]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000bc4:	69db      	ldr	r3, [r3, #28]
 8000bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bca:	60bb      	str	r3, [r7, #8]
 8000bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bd2:	4b82      	ldr	r3, [pc, #520]	@ (8000ddc <HAL_RCC_OscConfig+0x4c8>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d118      	bne.n	8000c10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000bde:	4b7f      	ldr	r3, [pc, #508]	@ (8000ddc <HAL_RCC_OscConfig+0x4c8>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a7e      	ldr	r2, [pc, #504]	@ (8000ddc <HAL_RCC_OscConfig+0x4c8>)
 8000be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000bea:	f7ff fd0b 	bl	8000604 <HAL_GetTick>
 8000bee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bf0:	e008      	b.n	8000c04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000bf2:	f7ff fd07 	bl	8000604 <HAL_GetTick>
 8000bf6:	4602      	mov	r2, r0
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	2b64      	cmp	r3, #100	@ 0x64
 8000bfe:	d901      	bls.n	8000c04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000c00:	2303      	movs	r3, #3
 8000c02:	e103      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c04:	4b75      	ldr	r3, [pc, #468]	@ (8000ddc <HAL_RCC_OscConfig+0x4c8>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d0f0      	beq.n	8000bf2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d106      	bne.n	8000c26 <HAL_RCC_OscConfig+0x312>
 8000c18:	4b6f      	ldr	r3, [pc, #444]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c1a:	6a1b      	ldr	r3, [r3, #32]
 8000c1c:	4a6e      	ldr	r2, [pc, #440]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c1e:	f043 0301 	orr.w	r3, r3, #1
 8000c22:	6213      	str	r3, [r2, #32]
 8000c24:	e02d      	b.n	8000c82 <HAL_RCC_OscConfig+0x36e>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	68db      	ldr	r3, [r3, #12]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d10c      	bne.n	8000c48 <HAL_RCC_OscConfig+0x334>
 8000c2e:	4b6a      	ldr	r3, [pc, #424]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c30:	6a1b      	ldr	r3, [r3, #32]
 8000c32:	4a69      	ldr	r2, [pc, #420]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c34:	f023 0301 	bic.w	r3, r3, #1
 8000c38:	6213      	str	r3, [r2, #32]
 8000c3a:	4b67      	ldr	r3, [pc, #412]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c3c:	6a1b      	ldr	r3, [r3, #32]
 8000c3e:	4a66      	ldr	r2, [pc, #408]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c40:	f023 0304 	bic.w	r3, r3, #4
 8000c44:	6213      	str	r3, [r2, #32]
 8000c46:	e01c      	b.n	8000c82 <HAL_RCC_OscConfig+0x36e>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	2b05      	cmp	r3, #5
 8000c4e:	d10c      	bne.n	8000c6a <HAL_RCC_OscConfig+0x356>
 8000c50:	4b61      	ldr	r3, [pc, #388]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c52:	6a1b      	ldr	r3, [r3, #32]
 8000c54:	4a60      	ldr	r2, [pc, #384]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c56:	f043 0304 	orr.w	r3, r3, #4
 8000c5a:	6213      	str	r3, [r2, #32]
 8000c5c:	4b5e      	ldr	r3, [pc, #376]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c5e:	6a1b      	ldr	r3, [r3, #32]
 8000c60:	4a5d      	ldr	r2, [pc, #372]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c62:	f043 0301 	orr.w	r3, r3, #1
 8000c66:	6213      	str	r3, [r2, #32]
 8000c68:	e00b      	b.n	8000c82 <HAL_RCC_OscConfig+0x36e>
 8000c6a:	4b5b      	ldr	r3, [pc, #364]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c6c:	6a1b      	ldr	r3, [r3, #32]
 8000c6e:	4a5a      	ldr	r2, [pc, #360]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c70:	f023 0301 	bic.w	r3, r3, #1
 8000c74:	6213      	str	r3, [r2, #32]
 8000c76:	4b58      	ldr	r3, [pc, #352]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c78:	6a1b      	ldr	r3, [r3, #32]
 8000c7a:	4a57      	ldr	r2, [pc, #348]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000c7c:	f023 0304 	bic.w	r3, r3, #4
 8000c80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	68db      	ldr	r3, [r3, #12]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d015      	beq.n	8000cb6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c8a:	f7ff fcbb 	bl	8000604 <HAL_GetTick>
 8000c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c90:	e00a      	b.n	8000ca8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c92:	f7ff fcb7 	bl	8000604 <HAL_GetTick>
 8000c96:	4602      	mov	r2, r0
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d901      	bls.n	8000ca8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	e0b1      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ca8:	4b4b      	ldr	r3, [pc, #300]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000caa:	6a1b      	ldr	r3, [r3, #32]
 8000cac:	f003 0302 	and.w	r3, r3, #2
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d0ee      	beq.n	8000c92 <HAL_RCC_OscConfig+0x37e>
 8000cb4:	e014      	b.n	8000ce0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cb6:	f7ff fca5 	bl	8000604 <HAL_GetTick>
 8000cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cbc:	e00a      	b.n	8000cd4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cbe:	f7ff fca1 	bl	8000604 <HAL_GetTick>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	693b      	ldr	r3, [r7, #16]
 8000cc6:	1ad3      	subs	r3, r2, r3
 8000cc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d901      	bls.n	8000cd4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000cd0:	2303      	movs	r3, #3
 8000cd2:	e09b      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cd4:	4b40      	ldr	r3, [pc, #256]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000cd6:	6a1b      	ldr	r3, [r3, #32]
 8000cd8:	f003 0302 	and.w	r3, r3, #2
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d1ee      	bne.n	8000cbe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000ce0:	7dfb      	ldrb	r3, [r7, #23]
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d105      	bne.n	8000cf2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ce6:	4b3c      	ldr	r3, [pc, #240]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000ce8:	69db      	ldr	r3, [r3, #28]
 8000cea:	4a3b      	ldr	r2, [pc, #236]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000cec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000cf0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	69db      	ldr	r3, [r3, #28]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	f000 8087 	beq.w	8000e0a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000cfc:	4b36      	ldr	r3, [pc, #216]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	f003 030c 	and.w	r3, r3, #12
 8000d04:	2b08      	cmp	r3, #8
 8000d06:	d061      	beq.n	8000dcc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	69db      	ldr	r3, [r3, #28]
 8000d0c:	2b02      	cmp	r3, #2
 8000d0e:	d146      	bne.n	8000d9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d10:	4b33      	ldr	r3, [pc, #204]	@ (8000de0 <HAL_RCC_OscConfig+0x4cc>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d16:	f7ff fc75 	bl	8000604 <HAL_GetTick>
 8000d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d1c:	e008      	b.n	8000d30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d1e:	f7ff fc71 	bl	8000604 <HAL_GetTick>
 8000d22:	4602      	mov	r2, r0
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	1ad3      	subs	r3, r2, r3
 8000d28:	2b02      	cmp	r3, #2
 8000d2a:	d901      	bls.n	8000d30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	e06d      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d30:	4b29      	ldr	r3, [pc, #164]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d1f0      	bne.n	8000d1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6a1b      	ldr	r3, [r3, #32]
 8000d40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d44:	d108      	bne.n	8000d58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d46:	4b24      	ldr	r3, [pc, #144]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	689b      	ldr	r3, [r3, #8]
 8000d52:	4921      	ldr	r1, [pc, #132]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000d54:	4313      	orrs	r3, r2
 8000d56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d58:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6a19      	ldr	r1, [r3, #32]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d68:	430b      	orrs	r3, r1
 8000d6a:	491b      	ldr	r1, [pc, #108]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000d70:	4b1b      	ldr	r3, [pc, #108]	@ (8000de0 <HAL_RCC_OscConfig+0x4cc>)
 8000d72:	2201      	movs	r2, #1
 8000d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d76:	f7ff fc45 	bl	8000604 <HAL_GetTick>
 8000d7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d7c:	e008      	b.n	8000d90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d7e:	f7ff fc41 	bl	8000604 <HAL_GetTick>
 8000d82:	4602      	mov	r2, r0
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	1ad3      	subs	r3, r2, r3
 8000d88:	2b02      	cmp	r3, #2
 8000d8a:	d901      	bls.n	8000d90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	e03d      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d90:	4b11      	ldr	r3, [pc, #68]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d0f0      	beq.n	8000d7e <HAL_RCC_OscConfig+0x46a>
 8000d9c:	e035      	b.n	8000e0a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d9e:	4b10      	ldr	r3, [pc, #64]	@ (8000de0 <HAL_RCC_OscConfig+0x4cc>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da4:	f7ff fc2e 	bl	8000604 <HAL_GetTick>
 8000da8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000daa:	e008      	b.n	8000dbe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dac:	f7ff fc2a 	bl	8000604 <HAL_GetTick>
 8000db0:	4602      	mov	r2, r0
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	2b02      	cmp	r3, #2
 8000db8:	d901      	bls.n	8000dbe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	e026      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000dbe:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <HAL_RCC_OscConfig+0x4c4>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d1f0      	bne.n	8000dac <HAL_RCC_OscConfig+0x498>
 8000dca:	e01e      	b.n	8000e0a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	69db      	ldr	r3, [r3, #28]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d107      	bne.n	8000de4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	e019      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	40007000 	.word	0x40007000
 8000de0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000de4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e14 <HAL_RCC_OscConfig+0x500>)
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6a1b      	ldr	r3, [r3, #32]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d106      	bne.n	8000e06 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d001      	beq.n	8000e0a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000e06:	2301      	movs	r3, #1
 8000e08:	e000      	b.n	8000e0c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000e0a:	2300      	movs	r3, #0
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3718      	adds	r7, #24
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40021000 	.word	0x40021000

08000e18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d101      	bne.n	8000e2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	e0d0      	b.n	8000fce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000e2c:	4b6a      	ldr	r3, [pc, #424]	@ (8000fd8 <HAL_RCC_ClockConfig+0x1c0>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f003 0307 	and.w	r3, r3, #7
 8000e34:	683a      	ldr	r2, [r7, #0]
 8000e36:	429a      	cmp	r2, r3
 8000e38:	d910      	bls.n	8000e5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e3a:	4b67      	ldr	r3, [pc, #412]	@ (8000fd8 <HAL_RCC_ClockConfig+0x1c0>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f023 0207 	bic.w	r2, r3, #7
 8000e42:	4965      	ldr	r1, [pc, #404]	@ (8000fd8 <HAL_RCC_ClockConfig+0x1c0>)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e4a:	4b63      	ldr	r3, [pc, #396]	@ (8000fd8 <HAL_RCC_ClockConfig+0x1c0>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f003 0307 	and.w	r3, r3, #7
 8000e52:	683a      	ldr	r2, [r7, #0]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	d001      	beq.n	8000e5c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	e0b8      	b.n	8000fce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f003 0302 	and.w	r3, r3, #2
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d020      	beq.n	8000eaa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f003 0304 	and.w	r3, r3, #4
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d005      	beq.n	8000e80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000e74:	4b59      	ldr	r3, [pc, #356]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	4a58      	ldr	r2, [pc, #352]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000e7a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000e7e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f003 0308 	and.w	r3, r3, #8
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d005      	beq.n	8000e98 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000e8c:	4b53      	ldr	r3, [pc, #332]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	4a52      	ldr	r2, [pc, #328]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000e92:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000e96:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e98:	4b50      	ldr	r3, [pc, #320]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	494d      	ldr	r1, [pc, #308]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d040      	beq.n	8000f38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	2b01      	cmp	r3, #1
 8000ebc:	d107      	bne.n	8000ece <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ebe:	4b47      	ldr	r3, [pc, #284]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d115      	bne.n	8000ef6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e07f      	b.n	8000fce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d107      	bne.n	8000ee6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ed6:	4b41      	ldr	r3, [pc, #260]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d109      	bne.n	8000ef6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e073      	b.n	8000fce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ee6:	4b3d      	ldr	r3, [pc, #244]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f003 0302 	and.w	r3, r3, #2
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d101      	bne.n	8000ef6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e06b      	b.n	8000fce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ef6:	4b39      	ldr	r3, [pc, #228]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f023 0203 	bic.w	r2, r3, #3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	4936      	ldr	r1, [pc, #216]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000f04:	4313      	orrs	r3, r2
 8000f06:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000f08:	f7ff fb7c 	bl	8000604 <HAL_GetTick>
 8000f0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f0e:	e00a      	b.n	8000f26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f10:	f7ff fb78 	bl	8000604 <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d901      	bls.n	8000f26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000f22:	2303      	movs	r3, #3
 8000f24:	e053      	b.n	8000fce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f26:	4b2d      	ldr	r3, [pc, #180]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f003 020c 	and.w	r2, r3, #12
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d1eb      	bne.n	8000f10 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000f38:	4b27      	ldr	r3, [pc, #156]	@ (8000fd8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f003 0307 	and.w	r3, r3, #7
 8000f40:	683a      	ldr	r2, [r7, #0]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d210      	bcs.n	8000f68 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f46:	4b24      	ldr	r3, [pc, #144]	@ (8000fd8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f023 0207 	bic.w	r2, r3, #7
 8000f4e:	4922      	ldr	r1, [pc, #136]	@ (8000fd8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f56:	4b20      	ldr	r3, [pc, #128]	@ (8000fd8 <HAL_RCC_ClockConfig+0x1c0>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	683a      	ldr	r2, [r7, #0]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d001      	beq.n	8000f68 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	e032      	b.n	8000fce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 0304 	and.w	r3, r3, #4
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d008      	beq.n	8000f86 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f74:	4b19      	ldr	r3, [pc, #100]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	4916      	ldr	r1, [pc, #88]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000f82:	4313      	orrs	r3, r2
 8000f84:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 0308 	and.w	r3, r3, #8
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d009      	beq.n	8000fa6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000f92:	4b12      	ldr	r3, [pc, #72]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	691b      	ldr	r3, [r3, #16]
 8000f9e:	00db      	lsls	r3, r3, #3
 8000fa0:	490e      	ldr	r1, [pc, #56]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000fa6:	f000 f821 	bl	8000fec <HAL_RCC_GetSysClockFreq>
 8000faa:	4602      	mov	r2, r0
 8000fac:	4b0b      	ldr	r3, [pc, #44]	@ (8000fdc <HAL_RCC_ClockConfig+0x1c4>)
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	091b      	lsrs	r3, r3, #4
 8000fb2:	f003 030f 	and.w	r3, r3, #15
 8000fb6:	490a      	ldr	r1, [pc, #40]	@ (8000fe0 <HAL_RCC_ClockConfig+0x1c8>)
 8000fb8:	5ccb      	ldrb	r3, [r1, r3]
 8000fba:	fa22 f303 	lsr.w	r3, r2, r3
 8000fbe:	4a09      	ldr	r2, [pc, #36]	@ (8000fe4 <HAL_RCC_ClockConfig+0x1cc>)
 8000fc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000fc2:	4b09      	ldr	r3, [pc, #36]	@ (8000fe8 <HAL_RCC_ClockConfig+0x1d0>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fada 	bl	8000580 <HAL_InitTick>

  return HAL_OK;
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40022000 	.word	0x40022000
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	08001140 	.word	0x08001140
 8000fe4:	20000000 	.word	0x20000000
 8000fe8:	20000004 	.word	0x20000004

08000fec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b087      	sub	sp, #28
 8000ff0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]
 8000ffe:	2300      	movs	r3, #0
 8001000:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001002:	2300      	movs	r3, #0
 8001004:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001006:	4b1e      	ldr	r3, [pc, #120]	@ (8001080 <HAL_RCC_GetSysClockFreq+0x94>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f003 030c 	and.w	r3, r3, #12
 8001012:	2b04      	cmp	r3, #4
 8001014:	d002      	beq.n	800101c <HAL_RCC_GetSysClockFreq+0x30>
 8001016:	2b08      	cmp	r3, #8
 8001018:	d003      	beq.n	8001022 <HAL_RCC_GetSysClockFreq+0x36>
 800101a:	e027      	b.n	800106c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800101c:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <HAL_RCC_GetSysClockFreq+0x98>)
 800101e:	613b      	str	r3, [r7, #16]
      break;
 8001020:	e027      	b.n	8001072 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	0c9b      	lsrs	r3, r3, #18
 8001026:	f003 030f 	and.w	r3, r3, #15
 800102a:	4a17      	ldr	r2, [pc, #92]	@ (8001088 <HAL_RCC_GetSysClockFreq+0x9c>)
 800102c:	5cd3      	ldrb	r3, [r2, r3]
 800102e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d010      	beq.n	800105c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800103a:	4b11      	ldr	r3, [pc, #68]	@ (8001080 <HAL_RCC_GetSysClockFreq+0x94>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	0c5b      	lsrs	r3, r3, #17
 8001040:	f003 0301 	and.w	r3, r3, #1
 8001044:	4a11      	ldr	r2, [pc, #68]	@ (800108c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001046:	5cd3      	ldrb	r3, [r2, r3]
 8001048:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a0d      	ldr	r2, [pc, #52]	@ (8001084 <HAL_RCC_GetSysClockFreq+0x98>)
 800104e:	fb03 f202 	mul.w	r2, r3, r2
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	fbb2 f3f3 	udiv	r3, r2, r3
 8001058:	617b      	str	r3, [r7, #20]
 800105a:	e004      	b.n	8001066 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4a0c      	ldr	r2, [pc, #48]	@ (8001090 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001060:	fb02 f303 	mul.w	r3, r2, r3
 8001064:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	613b      	str	r3, [r7, #16]
      break;
 800106a:	e002      	b.n	8001072 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800106c:	4b05      	ldr	r3, [pc, #20]	@ (8001084 <HAL_RCC_GetSysClockFreq+0x98>)
 800106e:	613b      	str	r3, [r7, #16]
      break;
 8001070:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001072:	693b      	ldr	r3, [r7, #16]
}
 8001074:	4618      	mov	r0, r3
 8001076:	371c      	adds	r7, #28
 8001078:	46bd      	mov	sp, r7
 800107a:	bc80      	pop	{r7}
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	40021000 	.word	0x40021000
 8001084:	007a1200 	.word	0x007a1200
 8001088:	08001150 	.word	0x08001150
 800108c:	08001160 	.word	0x08001160
 8001090:	003d0900 	.word	0x003d0900

08001094 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800109c:	4b0a      	ldr	r3, [pc, #40]	@ (80010c8 <RCC_Delay+0x34>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a0a      	ldr	r2, [pc, #40]	@ (80010cc <RCC_Delay+0x38>)
 80010a2:	fba2 2303 	umull	r2, r3, r2, r3
 80010a6:	0a5b      	lsrs	r3, r3, #9
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	fb02 f303 	mul.w	r3, r2, r3
 80010ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80010b0:	bf00      	nop
  }
  while (Delay --);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	1e5a      	subs	r2, r3, #1
 80010b6:	60fa      	str	r2, [r7, #12]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d1f9      	bne.n	80010b0 <RCC_Delay+0x1c>
}
 80010bc:	bf00      	nop
 80010be:	bf00      	nop
 80010c0:	3714      	adds	r7, #20
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr
 80010c8:	20000000 	.word	0x20000000
 80010cc:	10624dd3 	.word	0x10624dd3

080010d0 <memset>:
 80010d0:	4603      	mov	r3, r0
 80010d2:	4402      	add	r2, r0
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d100      	bne.n	80010da <memset+0xa>
 80010d8:	4770      	bx	lr
 80010da:	f803 1b01 	strb.w	r1, [r3], #1
 80010de:	e7f9      	b.n	80010d4 <memset+0x4>

080010e0 <__libc_init_array>:
 80010e0:	b570      	push	{r4, r5, r6, lr}
 80010e2:	2600      	movs	r6, #0
 80010e4:	4d0c      	ldr	r5, [pc, #48]	@ (8001118 <__libc_init_array+0x38>)
 80010e6:	4c0d      	ldr	r4, [pc, #52]	@ (800111c <__libc_init_array+0x3c>)
 80010e8:	1b64      	subs	r4, r4, r5
 80010ea:	10a4      	asrs	r4, r4, #2
 80010ec:	42a6      	cmp	r6, r4
 80010ee:	d109      	bne.n	8001104 <__libc_init_array+0x24>
 80010f0:	f000 f81a 	bl	8001128 <_init>
 80010f4:	2600      	movs	r6, #0
 80010f6:	4d0a      	ldr	r5, [pc, #40]	@ (8001120 <__libc_init_array+0x40>)
 80010f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001124 <__libc_init_array+0x44>)
 80010fa:	1b64      	subs	r4, r4, r5
 80010fc:	10a4      	asrs	r4, r4, #2
 80010fe:	42a6      	cmp	r6, r4
 8001100:	d105      	bne.n	800110e <__libc_init_array+0x2e>
 8001102:	bd70      	pop	{r4, r5, r6, pc}
 8001104:	f855 3b04 	ldr.w	r3, [r5], #4
 8001108:	4798      	blx	r3
 800110a:	3601      	adds	r6, #1
 800110c:	e7ee      	b.n	80010ec <__libc_init_array+0xc>
 800110e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001112:	4798      	blx	r3
 8001114:	3601      	adds	r6, #1
 8001116:	e7f2      	b.n	80010fe <__libc_init_array+0x1e>
 8001118:	08001164 	.word	0x08001164
 800111c:	08001164 	.word	0x08001164
 8001120:	08001164 	.word	0x08001164
 8001124:	08001168 	.word	0x08001168

08001128 <_init>:
 8001128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800112a:	bf00      	nop
 800112c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800112e:	bc08      	pop	{r3}
 8001130:	469e      	mov	lr, r3
 8001132:	4770      	bx	lr

08001134 <_fini>:
 8001134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001136:	bf00      	nop
 8001138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800113a:	bc08      	pop	{r3}
 800113c:	469e      	mov	lr, r3
 800113e:	4770      	bx	lr
