

================================================================
== Vitis HLS Report for 'uz_FOC_sample'
================================================================
* Date:           Thu May 19 19:39:01 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FOC_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.455 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      184| 1.060 us | 1.840 us |  107|  185|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%output_volts_q_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_volts_q"   --->   Operation 48 'read' 'output_volts_q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%output_volts_d_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_volts_d"   --->   Operation 49 'read' 'output_volts_d_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%omega_el_rad_per_sec_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %omega_el_rad_per_sec"   --->   Operation 50 'read' 'omega_el_rad_per_sec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%V_dc_volts_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %V_dc_volts"   --->   Operation 51 'read' 'V_dc_volts_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%i_actual_Ampere_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %i_actual_Ampere"   --->   Operation 52 'read' 'i_actual_Ampere_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%i_reference_Ampere_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %i_reference_Ampere"   --->   Operation 53 'read' 'i_reference_Ampere_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty = trunc i96 %i_reference_Ampere_read"   --->   Operation 54 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_cast = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %i_reference_Ampere_read, i32, i32"   --->   Operation 55 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_49 = trunc i96 %i_actual_Ampere_read"   --->   Operation 56 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %i_actual_Ampere_read, i32, i32"   --->   Operation 57 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%self_read = read i288 @_ssdm_op_Read.s_axilite.i288P, i288 %self" [foc/uz_FOC.c:45]   --->   Operation 58 'read' 'self_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i288.i32, i288 %self_read, i32" [foc/uz_FOC.c:45]   --->   Operation 59 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i288.i32, i288 %self_read, i32" [foc/uz_FOC.c:45]   --->   Operation 60 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%Controller_iq_read = read i160 @_ssdm_op_Read.s_axilite.i160P, i160 %Controller_iq" [foc/uz_FOC.c:45]   --->   Operation 61 'read' 'Controller_iq_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_piController.c:43->foc/uz_FOC.c:45]   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i160 %Controller_iq_read" [foc/uz_piController.c:44->foc/uz_FOC.c:45]   --->   Operation 63 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_piController.c:46->foc/uz_FOC.c:45]   --->   Operation 64 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_piController.c:46->foc/uz_FOC.c:45]   --->   Operation 65 'partselect' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 66 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 67 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.84ns)   --->   "%icmp_ln23_2 = icmp_ne  i8 %tmp_3, i8" [foc/uz_signals.c:23]   --->   Operation 68 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.05ns)   --->   "%icmp_ln23_3 = icmp_eq  i23 %trunc_ln23_1, i23" [foc/uz_signals.c:23]   --->   Operation 69 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 70 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 71 'partselect' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.84ns)   --->   "%icmp_ln23_4 = icmp_ne  i8 %tmp_6, i8" [foc/uz_signals.c:23]   --->   Operation 72 'icmp' 'icmp_ln23_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.05ns)   --->   "%icmp_ln23_5 = icmp_eq  i23 %trunc_ln23_3, i23" [foc/uz_signals.c:23]   --->   Operation 73 'icmp' 'icmp_ln23_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_piController.c:51->foc/uz_FOC.c:45]   --->   Operation 74 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%Controller_id_read = read i160 @_ssdm_op_Read.s_axilite.i160P, i160 %Controller_id" [foc/uz_FOC.c:46]   --->   Operation 75 'read' 'Controller_id_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_piController.c:43->foc/uz_FOC.c:46]   --->   Operation 76 'partselect' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i160 %Controller_id_read" [foc/uz_piController.c:44->foc/uz_FOC.c:46]   --->   Operation 77 'trunc' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_piController.c:46->foc/uz_FOC.c:46]   --->   Operation 78 'partselect' 'trunc_ln46_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln46_3 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_piController.c:46->foc/uz_FOC.c:46]   --->   Operation 79 'partselect' 'trunc_ln46_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 80 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 81 'partselect' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.84ns)   --->   "%icmp_ln23_8 = icmp_ne  i8 %tmp_19, i8" [foc/uz_signals.c:23]   --->   Operation 82 'icmp' 'icmp_ln23_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.05ns)   --->   "%icmp_ln23_9 = icmp_eq  i23 %trunc_ln23_5, i23" [foc/uz_signals.c:23]   --->   Operation 83 'icmp' 'icmp_ln23_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 84 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 85 'partselect' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.84ns)   --->   "%icmp_ln23_10 = icmp_ne  i8 %tmp_21, i8" [foc/uz_signals.c:23]   --->   Operation 86 'icmp' 'icmp_ln23_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.05ns)   --->   "%icmp_ln23_11 = icmp_eq  i23 %trunc_ln23_7, i23" [foc/uz_signals.c:23]   --->   Operation 87 'icmp' 'icmp_ln23_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_piController.c:51->foc/uz_FOC.c:46]   --->   Operation 88 'partselect' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%decoupling_select = trunc i288 %self_read" [foc/uz_FOC.c:35]   --->   Operation 89 'trunc' 'decoupling_select' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln20_2 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 90 'partselect' 'trunc_ln20_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.99ns)   --->   "%icmp_ln53 = icmp_eq  i32 %decoupling_select, i32" [foc/uz_FOC.c:53]   --->   Operation 91 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 92 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 93 'partselect' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.35ns)   --->   "%xor_ln25 = xor i32 %p_cast1, i32" [foc/uz_linear_decoupling.c:25]   --->   Operation 94 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_volts_d_read, i32, i32" [foc/uz_FOC.c:38]   --->   Operation 95 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i62 %trunc_ln7" [foc/uz_FOC.c:38]   --->   Operation 96 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%Dout_addr = getelementptr i32 %Dout, i64 %sext_ln38" [foc/uz_FOC.c:38]   --->   Operation 97 'getelementptr' 'Dout_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_volts_q_read, i32, i32" [foc/uz_FOC.c:39]   --->   Operation 98 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln8" [foc/uz_FOC.c:39]   --->   Operation 99 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%Dout_addr_1 = getelementptr i32 %Dout, i64 %sext_ln39" [foc/uz_FOC.c:39]   --->   Operation 100 'getelementptr' 'Dout_addr_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%i_reference_Ampere_d = bitcast i32 %empty"   --->   Operation 101 'bitcast' 'i_reference_Ampere_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%i_reference_Ampere_q = bitcast i32 %p_cast"   --->   Operation 102 'bitcast' 'i_reference_Ampere_q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%i_actual_Ampere_d = bitcast i32 %empty_49"   --->   Operation 103 'bitcast' 'i_actual_Ampere_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%i_actual_Ampere_q = bitcast i32 %p_cast1"   --->   Operation 104 'bitcast' 'i_actual_Ampere_q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [4/4] (6.43ns)   --->   "%error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_piController.c:41->foc/uz_FOC.c:45]   --->   Operation 105 'fsub' 'error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [4/4] (6.43ns)   --->   "%error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_piController.c:41->foc/uz_FOC.c:46]   --->   Operation 106 'fsub' 'error_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%config = bitcast i32 %trunc_ln6" [foc/uz_linear_decoupling.c:20]   --->   Operation 107 'bitcast' 'config' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%config_1 = bitcast i32 %trunc_ln20_1" [foc/uz_linear_decoupling.c:20]   --->   Operation 108 'bitcast' 'config_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %xor_ln25" [foc/uz_linear_decoupling.c:25]   --->   Operation 109 'bitcast' 'bitcast_ln25' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 110 [3/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 110 'fmul' 'mul1_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [3/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 111 'fmul' 'mul4_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (7.30ns)   --->   "%Dout_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %Dout_addr, i32" [foc/uz_FOC.c:38]   --->   Operation 112 'writereq' 'Dout_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 113 [3/4] (6.43ns)   --->   "%error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_piController.c:41->foc/uz_FOC.c:45]   --->   Operation 113 'fsub' 'error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [3/4] (6.43ns)   --->   "%error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_piController.c:41->foc/uz_FOC.c:46]   --->   Operation 114 'fsub' 'error_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [2/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 115 'fmul' 'mul1_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [2/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 116 'fmul' 'mul4_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (7.30ns)   --->   "%Dout_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %Dout_addr_1, i32, i1 %Dout_addr_req" [foc/uz_FOC.c:39]   --->   Operation 117 'writereq' 'Dout_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 118 [2/4] (6.43ns)   --->   "%error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_piController.c:41->foc/uz_FOC.c:45]   --->   Operation 118 'fsub' 'error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [2/4] (6.43ns)   --->   "%error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_piController.c:41->foc/uz_FOC.c:46]   --->   Operation 119 'fsub' 'error_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 120 'fmul' 'mul1_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 121 'fmul' 'mul4_i_i' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 122 [1/4] (6.43ns)   --->   "%error = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_piController.c:41->foc/uz_FOC.c:45]   --->   Operation 122 'fsub' 'error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/4] (6.43ns)   --->   "%error_1 = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_piController.c:41->foc/uz_FOC.c:46]   --->   Operation 123 'fsub' 'error_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%config_2 = bitcast i32 %trunc_ln20_2" [foc/uz_linear_decoupling.c:20]   --->   Operation 124 'bitcast' 'config_2' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 125 [3/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 125 'fmul' 'u_dq_vor_Volts' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [4/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 126 'fadd' 'add_i_i' <Predicate = (icmp_ln53)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %trunc_ln" [foc/uz_piController.c:43->foc/uz_FOC.c:45]   --->   Operation 127 'bitcast' 'bitcast_ln43' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_6 : Operation 128 [3/3] (7.01ns)   --->   "%preIntegrator = fmul i32 %error, i32 %bitcast_ln43" [foc/uz_piController.c:43->foc/uz_FOC.c:45]   --->   Operation 128 'fmul' 'preIntegrator' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast i32 %trunc_ln44" [foc/uz_piController.c:44->foc/uz_FOC.c:45]   --->   Operation 129 'bitcast' 'bitcast_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [3/3] (7.01ns)   --->   "%P_sum = fmul i32 %error, i32 %bitcast_ln44" [foc/uz_piController.c:44->foc/uz_FOC.c:45]   --->   Operation 130 'fmul' 'P_sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast i32 %trunc_ln43_1" [foc/uz_piController.c:43->foc/uz_FOC.c:46]   --->   Operation 131 'bitcast' 'bitcast_ln43_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_6 : Operation 132 [3/3] (7.01ns)   --->   "%preIntegrator_1 = fmul i32 %error_1, i32 %bitcast_ln43_1" [foc/uz_piController.c:43->foc/uz_FOC.c:46]   --->   Operation 132 'fmul' 'preIntegrator_1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln44_1 = bitcast i32 %trunc_ln44_1" [foc/uz_piController.c:44->foc/uz_FOC.c:46]   --->   Operation 133 'bitcast' 'bitcast_ln44_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [3/3] (7.01ns)   --->   "%P_sum_1 = fmul i32 %error_1, i32 %bitcast_ln44_1" [foc/uz_piController.c:44->foc/uz_FOC.c:46]   --->   Operation 134 'fmul' 'P_sum_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [2/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 135 'fmul' 'u_dq_vor_Volts' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [3/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 136 'fadd' 'add_i_i' <Predicate = (icmp_ln53)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 137 [2/3] (7.01ns)   --->   "%preIntegrator = fmul i32 %error, i32 %bitcast_ln43" [foc/uz_piController.c:43->foc/uz_FOC.c:45]   --->   Operation 137 'fmul' 'preIntegrator' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [2/3] (7.01ns)   --->   "%P_sum = fmul i32 %error, i32 %bitcast_ln44" [foc/uz_piController.c:44->foc/uz_FOC.c:45]   --->   Operation 138 'fmul' 'P_sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [2/3] (7.01ns)   --->   "%preIntegrator_1 = fmul i32 %error_1, i32 %bitcast_ln43_1" [foc/uz_piController.c:43->foc/uz_FOC.c:46]   --->   Operation 139 'fmul' 'preIntegrator_1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [2/3] (7.01ns)   --->   "%P_sum_1 = fmul i32 %error_1, i32 %bitcast_ln44_1" [foc/uz_piController.c:44->foc/uz_FOC.c:46]   --->   Operation 140 'fmul' 'P_sum_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 141 'fmul' 'u_dq_vor_Volts' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [2/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 142 'fadd' 'add_i_i' <Predicate = (icmp_ln53)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 143 [1/3] (7.01ns)   --->   "%preIntegrator = fmul i32 %error, i32 %bitcast_ln43" [foc/uz_piController.c:43->foc/uz_FOC.c:45]   --->   Operation 143 'fmul' 'preIntegrator' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/3] (7.01ns)   --->   "%P_sum = fmul i32 %error, i32 %bitcast_ln44" [foc/uz_piController.c:44->foc/uz_FOC.c:45]   --->   Operation 144 'fmul' 'P_sum' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/3] (7.01ns)   --->   "%preIntegrator_1 = fmul i32 %error_1, i32 %bitcast_ln43_1" [foc/uz_piController.c:43->foc/uz_FOC.c:46]   --->   Operation 145 'fmul' 'preIntegrator_1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/3] (7.01ns)   --->   "%P_sum_1 = fmul i32 %error_1, i32 %bitcast_ln44_1" [foc/uz_piController.c:44->foc/uz_FOC.c:46]   --->   Operation 146 'fmul' 'P_sum_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 147 'fadd' 'add_i_i' <Predicate = (icmp_ln53)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.44ns)   --->   "%decouple_voltage = select i1 %icmp_ln53, i32 %u_dq_vor_Volts, i32" [foc/uz_FOC.c:53]   --->   Operation 148 'select' 'decouple_voltage' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%old_I_sum = load i32 %I_sum" [foc/uz_piController.c:42->foc/uz_FOC.c:45]   --->   Operation 149 'load' 'old_I_sum' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [4/4] (6.43ns)   --->   "%output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum" [foc/uz_piController.c:45->foc/uz_FOC.c:45]   --->   Operation 150 'fadd' 'output_before_saturation' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %preIntegrator" [foc/uz_signals.c:35]   --->   Operation 151 'bitcast' 'bitcast_ln35_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32, i32" [foc/uz_signals.c:35]   --->   Operation 152 'partselect' 'tmp_10' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i32 %bitcast_ln35_1" [foc/uz_signals.c:35]   --->   Operation 153 'trunc' 'trunc_ln35_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.84ns)   --->   "%icmp_ln35_2 = icmp_ne  i8 %tmp_10, i8" [foc/uz_signals.c:35]   --->   Operation 154 'icmp' 'icmp_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (1.05ns)   --->   "%icmp_ln35_3 = icmp_eq  i23 %trunc_ln35_1, i23" [foc/uz_signals.c:35]   --->   Operation 155 'icmp' 'icmp_ln35_3' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.28ns)   --->   "%or_ln35_1 = or i1 %icmp_ln35_3, i1 %icmp_ln35_2" [foc/uz_signals.c:35]   --->   Operation 156 'or' 'or_ln35_1' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_olt  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 157 'fcmp' 'tmp_11' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 158 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 159 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %trunc_ln5" [foc/uz_piController.c:51->foc/uz_FOC.c:45]   --->   Operation 160 'bitcast' 'bitcast_ln51' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 161 [3/3] (7.01ns)   --->   "%mul7_i = fmul i32 %preIntegrator, i32 %bitcast_ln51" [foc/uz_piController.c:51->foc/uz_FOC.c:45]   --->   Operation 161 'fmul' 'mul7_i' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i32 %preIntegrator_1" [foc/uz_signals.c:35]   --->   Operation 162 'bitcast' 'bitcast_ln35_3' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32, i32" [foc/uz_signals.c:35]   --->   Operation 163 'partselect' 'tmp_27' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i32 %bitcast_ln35_3" [foc/uz_signals.c:35]   --->   Operation 164 'trunc' 'trunc_ln35_3' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.84ns)   --->   "%icmp_ln35_6 = icmp_ne  i8 %tmp_27, i8" [foc/uz_signals.c:35]   --->   Operation 165 'icmp' 'icmp_ln35_6' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (1.05ns)   --->   "%icmp_ln35_7 = icmp_eq  i23 %trunc_ln35_3, i23" [foc/uz_signals.c:35]   --->   Operation 166 'icmp' 'icmp_ln35_7' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.28ns)   --->   "%or_ln35_3 = or i1 %icmp_ln35_7, i1 %icmp_ln35_6" [foc/uz_signals.c:35]   --->   Operation 167 'or' 'or_ln35_3' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [2/2] (2.78ns)   --->   "%tmp_28 = fcmp_olt  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 168 'fcmp' 'tmp_28' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 169 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 170 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %trunc_ln51_1" [foc/uz_piController.c:51->foc/uz_FOC.c:46]   --->   Operation 171 'bitcast' 'bitcast_ln51_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_9 : Operation 172 [3/3] (7.01ns)   --->   "%mul7_i1 = fmul i32 %preIntegrator_1, i32 %bitcast_ln51_1" [foc/uz_piController.c:51->foc/uz_FOC.c:46]   --->   Operation 172 'fmul' 'mul7_i1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [3/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 173 'fmul' 'u_dq_vor_Volts_2' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 174 [3/4] (6.43ns)   --->   "%output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum" [foc/uz_piController.c:45->foc/uz_FOC.c:45]   --->   Operation 174 'fadd' 'output_before_saturation' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_olt  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 175 'fcmp' 'tmp_11' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 176 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator, i32" [foc/uz_signals.c:35]   --->   Operation 177 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [2/3] (7.01ns)   --->   "%mul7_i = fmul i32 %preIntegrator, i32 %bitcast_ln51" [foc/uz_piController.c:51->foc/uz_FOC.c:45]   --->   Operation 178 'fmul' 'mul7_i' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/2] (2.78ns)   --->   "%tmp_28 = fcmp_olt  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 179 'fcmp' 'tmp_28' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 180 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_1, i32" [foc/uz_signals.c:35]   --->   Operation 181 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [2/3] (7.01ns)   --->   "%mul7_i1 = fmul i32 %preIntegrator_1, i32 %bitcast_ln51_1" [foc/uz_piController.c:51->foc/uz_FOC.c:46]   --->   Operation 182 'fmul' 'mul7_i1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [2/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 183 'fmul' 'u_dq_vor_Volts_2' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 184 [2/4] (6.43ns)   --->   "%output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum" [foc/uz_piController.c:45->foc/uz_FOC.c:45]   --->   Operation 184 'fadd' 'output_before_saturation' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/3] (7.01ns)   --->   "%mul7_i = fmul i32 %preIntegrator, i32 %bitcast_ln51" [foc/uz_piController.c:51->foc/uz_FOC.c:45]   --->   Operation 185 'fmul' 'mul7_i' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/3] (7.01ns)   --->   "%mul7_i1 = fmul i32 %preIntegrator_1, i32 %bitcast_ln51_1" [foc/uz_piController.c:51->foc/uz_FOC.c:46]   --->   Operation 186 'fmul' 'mul7_i1' <Predicate = (!tmp_35)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 187 'fmul' 'u_dq_vor_Volts_2' <Predicate = (icmp_ln53)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 188 [1/4] (6.43ns)   --->   "%output_before_saturation = fadd i32 %old_I_sum, i32 %P_sum" [foc/uz_piController.c:45->foc/uz_FOC.c:45]   --->   Operation 188 'fadd' 'output_before_saturation' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.44ns)   --->   "%decouple_voltage_4 = select i1 %icmp_ln53, i32 %u_dq_vor_Volts_2, i32" [foc/uz_FOC.c:53]   --->   Operation 189 'select' 'decouple_voltage_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.78>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %trunc_ln2" [foc/uz_piController.c:46->foc/uz_FOC.c:45]   --->   Operation 190 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %output_before_saturation" [foc/uz_signals.c:23]   --->   Operation 191 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23, i32, i32" [foc/uz_signals.c:23]   --->   Operation 192 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %bitcast_ln23" [foc/uz_signals.c:23]   --->   Operation 193 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.84ns)   --->   "%icmp_ln23 = icmp_ne  i8 %tmp_2, i8" [foc/uz_signals.c:23]   --->   Operation 194 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (1.05ns)   --->   "%icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23" [foc/uz_signals.c:23]   --->   Operation 195 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.28ns)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [foc/uz_signals.c:23]   --->   Operation 196 'or' 'or_ln23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln23)   --->   "%or_ln23_1 = or i1 %icmp_ln23_3, i1 %icmp_ln23_2" [foc/uz_signals.c:23]   --->   Operation 197 'or' 'or_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23 = and i1 %or_ln23, i1 %or_ln23_1" [foc/uz_signals.c:23]   --->   Operation 198 'and' 'and_ln23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_2)   --->   "%or_ln23_2 = or i1 %icmp_ln23_5, i1 %icmp_ln23_4" [foc/uz_signals.c:23]   --->   Operation 199 'or' 'or_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_2 = and i1 %or_ln23, i1 %or_ln23_2" [foc/uz_signals.c:23]   --->   Operation 200 'and' 'and_ln23_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %output_before_saturation, i32 %bitcast_ln46" [foc/uz_signals.c:25]   --->   Operation 201 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.06>
ST_14 : Operation 202 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %output_before_saturation, i32 %bitcast_ln46" [foc/uz_signals.c:25]   --->   Operation 202 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.28ns)   --->   "%and_ln25 = and i1 %and_ln23_2, i1 %tmp_s" [foc/uz_signals.c:25]   --->   Operation 203 'and' 'and_ln25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.88>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln46_1 = bitcast i32 %trunc_ln46_1" [foc/uz_piController.c:46->foc/uz_FOC.c:45]   --->   Operation 204 'bitcast' 'bitcast_ln46_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.44ns)   --->   "%select_ln25 = select i1 %and_ln25, i32 %bitcast_ln46, i32 %bitcast_ln46_1" [foc/uz_signals.c:25]   --->   Operation 205 'select' 'select_ln25' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 206 [4/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 206 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %output_before_saturation, i32 %bitcast_ln46_1" [foc/uz_signals.c:49]   --->   Operation 207 'fcmp' 'tmp_17' <Predicate = (!and_ln25)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 208 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_oge  i32 %output_before_saturation, i32 %bitcast_ln46_1" [foc/uz_signals.c:23]   --->   Operation 208 'fcmp' 'tmp_4' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_ole  i32 %output_before_saturation, i32 %bitcast_ln46" [foc/uz_signals.c:23]   --->   Operation 209 'fcmp' 'tmp_7' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [3/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 210 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %output_before_saturation, i32 %bitcast_ln46_1" [foc/uz_signals.c:49]   --->   Operation 211 'fcmp' 'tmp_17' <Predicate = (!and_ln25)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node output_10)   --->   "%and_ln49 = and i1 %and_ln23, i1 %tmp_17" [foc/uz_signals.c:49]   --->   Operation 212 'and' 'and_ln49' <Predicate = (!and_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node output_10)   --->   "%output = select i1 %and_ln49, i32 %bitcast_ln46_1, i32 %output_before_saturation" [foc/uz_signals.c:51]   --->   Operation 213 'select' 'output' <Predicate = (!and_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_10 = select i1 %and_ln25, i32 %bitcast_ln46, i32 %output" [foc/uz_signals.c:47]   --->   Operation 214 'select' 'output_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 215 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_oge  i32 %output_before_saturation, i32 %bitcast_ln46_1" [foc/uz_signals.c:23]   --->   Operation 215 'fcmp' 'tmp_4' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_ole  i32 %output_before_saturation, i32 %bitcast_ln46" [foc/uz_signals.c:23]   --->   Operation 216 'fcmp' 'tmp_7' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [2/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 217 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [4/4] (6.43ns)   --->   "%u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4" [foc/uz_FOC.c:37]   --->   Operation 218 'fadd' 'u_pre_limit_Volts_q_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_1 = and i1 %and_ln23, i1 %tmp_4" [foc/uz_signals.c:23]   --->   Operation 219 'and' 'and_ln23_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_3 = and i1 %and_ln23_2, i1 %tmp_7" [foc/uz_signals.c:23]   --->   Operation 220 'and' 'and_ln23_3' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_4 = and i1 %and_ln23_1, i1 %and_ln23_3" [foc/uz_signals.c:23]   --->   Operation 221 'and' 'and_ln23_4' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 222 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_8 = select i1 %and_ln23_4, i32, i32 %output_0_i_i_i" [foc/uz_signals.c:23]   --->   Operation 223 'select' 'output_8' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 224 [3/4] (6.43ns)   --->   "%u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4" [foc/uz_FOC.c:37]   --->   Operation 224 'fadd' 'u_pre_limit_Volts_q_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %output_8" [foc/uz_signals.c:35]   --->   Operation 225 'bitcast' 'bitcast_ln35' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 226 'partselect' 'tmp_5' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [foc/uz_signals.c:35]   --->   Operation 227 'trunc' 'trunc_ln35' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_5, i8" [foc/uz_signals.c:35]   --->   Operation 228 'icmp' 'icmp_ln35' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 229 [1/1] (1.05ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23" [foc/uz_signals.c:35]   --->   Operation 229 'icmp' 'icmp_ln35_1' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 230 [1/1] (0.28ns)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [foc/uz_signals.c:35]   --->   Operation 230 'or' 'or_ln35' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 231 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 231 'fcmp' 'tmp_8' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 232 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 232 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 233 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 233 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 234 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_oeq  i32 %output_8, i32" [foc/uz_piController.c:31]   --->   Operation 234 'fcmp' 'tmp_13' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 235 [2/4] (6.43ns)   --->   "%u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4" [foc/uz_FOC.c:37]   --->   Operation 235 'fadd' 'u_pre_limit_Volts_q_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 236 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 236 'fcmp' 'tmp_8' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_8" [foc/uz_signals.c:35]   --->   Operation 237 'and' 'and_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%select_ln35 = select i1 %and_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 238 'select' 'select_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 239 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 239 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 240 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 241 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 242 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 243 'and' 'and_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35_1 = and i1 %or_ln35, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 244 'and' 'and_ln35_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign = select i1 %and_ln35_1, i32 %select_ln35, i32" [foc/uz_signals.c:35]   --->   Operation 245 'select' 'sign' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35_2 = and i1 %or_ln35_1, i1 %tmp_11" [foc/uz_signals.c:35]   --->   Operation 246 'and' 'and_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%select_ln35_2 = select i1 %and_ln35_2, i32, i32" [foc/uz_signals.c:35]   --->   Operation 247 'select' 'select_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 248 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 249 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 250 'and' 'and_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35_3 = and i1 %or_ln35_1, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 251 'and' 'and_ln35_3' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 252 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_1 = select i1 %and_ln35_3, i32 %select_ln35_2, i32" [foc/uz_signals.c:35]   --->   Operation 252 'select' 'sign_1' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 253 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_oeq  i32 %output_8, i32" [foc/uz_piController.c:31]   --->   Operation 253 'fcmp' 'tmp_13' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %sign" [foc/uz_piController.c:31]   --->   Operation 254 'bitcast' 'bitcast_ln31' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31, i32, i32" [foc/uz_piController.c:31]   --->   Operation 255 'partselect' 'tmp_14' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %bitcast_ln31" [foc/uz_piController.c:31]   --->   Operation 256 'trunc' 'trunc_ln31' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 257 'bitcast' 'bitcast_ln31_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_1, i32, i32" [foc/uz_piController.c:31]   --->   Operation 258 'partselect' 'tmp_15' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = trunc i32 %bitcast_ln31_1" [foc/uz_piController.c:31]   --->   Operation 259 'trunc' 'trunc_ln31_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.84ns)   --->   "%icmp_ln31 = icmp_ne  i8 %tmp_14, i8" [foc/uz_piController.c:31]   --->   Operation 260 'icmp' 'icmp_ln31' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 261 [1/1] (1.05ns)   --->   "%icmp_ln31_1 = icmp_eq  i23 %trunc_ln31, i23" [foc/uz_piController.c:31]   --->   Operation 261 'icmp' 'icmp_ln31_1' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (0.84ns)   --->   "%icmp_ln31_2 = icmp_ne  i8 %tmp_15, i8" [foc/uz_piController.c:31]   --->   Operation 262 'icmp' 'icmp_ln31_2' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 263 [1/1] (1.05ns)   --->   "%icmp_ln31_3 = icmp_eq  i23 %trunc_ln31_1, i23" [foc/uz_piController.c:31]   --->   Operation 263 'icmp' 'icmp_ln31_3' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [2/2] (2.78ns)   --->   "%tmp_16 = fcmp_oeq  i32 %sign, i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 264 'fcmp' 'tmp_16' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/4] (6.43ns)   --->   "%u_pre_limit_Volts_q_1 = fadd i32 %output_10, i32 %decouple_voltage_4" [foc/uz_FOC.c:37]   --->   Operation 265 'fadd' 'u_pre_limit_Volts_q_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.51>
ST_21 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%and_ln31 = and i1 %or_ln35, i1 %tmp_13" [foc/uz_piController.c:31]   --->   Operation 266 'and' 'and_ln31' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%xor_ln31 = xor i1 %and_ln31, i1" [foc/uz_piController.c:31]   --->   Operation 267 'xor' 'xor_ln31' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%or_ln31 = or i1 %icmp_ln31_1, i1 %icmp_ln31" [foc/uz_piController.c:31]   --->   Operation 268 'or' 'or_ln31' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%or_ln31_1 = or i1 %icmp_ln31_3, i1 %icmp_ln31_2" [foc/uz_piController.c:31]   --->   Operation 269 'or' 'or_ln31_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%and_ln31_1 = and i1 %or_ln31, i1 %or_ln31_1" [foc/uz_piController.c:31]   --->   Operation 270 'and' 'and_ln31_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 271 [1/2] (2.78ns)   --->   "%tmp_16 = fcmp_oeq  i32 %sign, i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 271 'fcmp' 'tmp_16' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 272 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln31_2 = and i1 %and_ln31_1, i1 %tmp_16" [foc/uz_piController.c:31]   --->   Operation 272 'and' 'and_ln31_2' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%output_9 = and i1 %and_ln31_2, i1 %xor_ln31" [foc/uz_piController.c:31]   --->   Operation 273 'and' 'output_9' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%clamping_active = or i1 %output_9, i1 %tmp_36" [foc/uz_piController.c:47->foc/uz_FOC.c:45]   --->   Operation 274 'or' 'clamping_active' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 275 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln47 = select i1 %clamping_active, i32, i32 %mul7_i" [foc/uz_piController.c:47->foc/uz_FOC.c:45]   --->   Operation 275 'select' 'select_ln47' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 276 [4/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47" [foc/uz_piController.c:49->foc/uz_FOC.c:45]   --->   Operation 276 'fadd' 'storemerge_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 277 [3/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47" [foc/uz_piController.c:49->foc/uz_FOC.c:45]   --->   Operation 277 'fadd' 'storemerge_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 278 [2/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47" [foc/uz_piController.c:49->foc/uz_FOC.c:45]   --->   Operation 278 'fadd' 'storemerge_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 279 [1/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum, i32 %select_ln47" [foc/uz_piController.c:49->foc/uz_FOC.c:45]   --->   Operation 279 'fadd' 'storemerge_i' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.88>
ST_26 : Operation 280 [1/1] (0.44ns)   --->   "%old_I_sum_1 = select i1 %tmp_35, i32, i32 %storemerge_i" [foc/uz_piController.c:56->foc/uz_FOC.c:45]   --->   Operation 280 'select' 'old_I_sum_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 281 [4/4] (6.43ns)   --->   "%output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1" [foc/uz_piController.c:45->foc/uz_FOC.c:46]   --->   Operation 281 'fadd' 'output_before_saturation_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 282 [3/4] (6.43ns)   --->   "%output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1" [foc/uz_piController.c:45->foc/uz_FOC.c:46]   --->   Operation 282 'fadd' 'output_before_saturation_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 283 [2/4] (6.43ns)   --->   "%output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1" [foc/uz_piController.c:45->foc/uz_FOC.c:46]   --->   Operation 283 'fadd' 'output_before_saturation_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 284 [1/4] (6.43ns)   --->   "%output_before_saturation_1 = fadd i32 %old_I_sum_1, i32 %P_sum_1" [foc/uz_piController.c:45->foc/uz_FOC.c:46]   --->   Operation 284 'fadd' 'output_before_saturation_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.78>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln46_2 = bitcast i32 %trunc_ln46_2" [foc/uz_piController.c:46->foc/uz_FOC.c:46]   --->   Operation 285 'bitcast' 'bitcast_ln46_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i32 %output_before_saturation_1" [foc/uz_signals.c:23]   --->   Operation 286 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23_1, i32, i32" [foc/uz_signals.c:23]   --->   Operation 287 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i32 %bitcast_ln23_1" [foc/uz_signals.c:23]   --->   Operation 288 'trunc' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 289 [1/1] (0.84ns)   --->   "%icmp_ln23_6 = icmp_ne  i8 %tmp_18, i8" [foc/uz_signals.c:23]   --->   Operation 289 'icmp' 'icmp_ln23_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 290 [1/1] (1.05ns)   --->   "%icmp_ln23_7 = icmp_eq  i23 %trunc_ln23_2, i23" [foc/uz_signals.c:23]   --->   Operation 290 'icmp' 'icmp_ln23_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 291 [1/1] (0.28ns)   --->   "%or_ln23_3 = or i1 %icmp_ln23_7, i1 %icmp_ln23_6" [foc/uz_signals.c:23]   --->   Operation 291 'or' 'or_ln23_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_5)   --->   "%or_ln23_4 = or i1 %icmp_ln23_9, i1 %icmp_ln23_8" [foc/uz_signals.c:23]   --->   Operation 292 'or' 'or_ln23_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 293 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_5 = and i1 %or_ln23_3, i1 %or_ln23_4" [foc/uz_signals.c:23]   --->   Operation 293 'and' 'and_ln23_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%or_ln23_5 = or i1 %icmp_ln23_11, i1 %icmp_ln23_10" [foc/uz_signals.c:23]   --->   Operation 294 'or' 'or_ln23_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 295 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_7 = and i1 %or_ln23_3, i1 %or_ln23_5" [foc/uz_signals.c:23]   --->   Operation 295 'and' 'and_ln23_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 296 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %output_before_saturation_1, i32 %bitcast_ln46_2" [foc/uz_signals.c:25]   --->   Operation 296 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.06>
ST_31 : Operation 297 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %output_before_saturation_1, i32 %bitcast_ln46_2" [foc/uz_signals.c:25]   --->   Operation 297 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 298 [1/1] (0.28ns)   --->   "%and_ln25_1 = and i1 %and_ln23_7, i1 %tmp_23" [foc/uz_signals.c:25]   --->   Operation 298 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.88>
ST_32 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln46_3 = bitcast i32 %trunc_ln46_3" [foc/uz_piController.c:46->foc/uz_FOC.c:46]   --->   Operation 299 'bitcast' 'bitcast_ln46_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 300 [1/1] (0.44ns)   --->   "%select_ln25_1 = select i1 %and_ln25_1, i32 %bitcast_ln46_2, i32 %bitcast_ln46_3" [foc/uz_signals.c:25]   --->   Operation 300 'select' 'select_ln25_1' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 301 [4/4] (6.43ns)   --->   "%output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 301 'fsub' 'output_0_i_i_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 302 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_olt  i32 %output_before_saturation_1, i32 %bitcast_ln46_3" [foc/uz_signals.c:49]   --->   Operation 302 'fcmp' 'tmp_34' <Predicate = (!and_ln25_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 303 [2/2] (2.78ns)   --->   "%tmp_20 = fcmp_oge  i32 %output_before_saturation_1, i32 %bitcast_ln46_3" [foc/uz_signals.c:23]   --->   Operation 303 'fcmp' 'tmp_20' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 304 [2/2] (2.78ns)   --->   "%tmp_22 = fcmp_ole  i32 %output_before_saturation_1, i32 %bitcast_ln46_2" [foc/uz_signals.c:23]   --->   Operation 304 'fcmp' 'tmp_22' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 305 [3/4] (6.43ns)   --->   "%output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 305 'fsub' 'output_0_i_i_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 306 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_olt  i32 %output_before_saturation_1, i32 %bitcast_ln46_3" [foc/uz_signals.c:49]   --->   Operation 306 'fcmp' 'tmp_34' <Predicate = (!and_ln25_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node output_13)   --->   "%and_ln49_1 = and i1 %and_ln23_5, i1 %tmp_34" [foc/uz_signals.c:49]   --->   Operation 307 'and' 'and_ln49_1' <Predicate = (!and_ln25_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node output_13)   --->   "%output_6 = select i1 %and_ln49_1, i32 %bitcast_ln46_3, i32 %output_before_saturation_1" [foc/uz_signals.c:51]   --->   Operation 308 'select' 'output_6' <Predicate = (!and_ln25_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 309 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_13 = select i1 %and_ln25_1, i32 %bitcast_ln46_2, i32 %output_6" [foc/uz_signals.c:47]   --->   Operation 309 'select' 'output_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 310 [1/2] (2.78ns)   --->   "%tmp_20 = fcmp_oge  i32 %output_before_saturation_1, i32 %bitcast_ln46_3" [foc/uz_signals.c:23]   --->   Operation 310 'fcmp' 'tmp_20' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 311 [1/2] (2.78ns)   --->   "%tmp_22 = fcmp_ole  i32 %output_before_saturation_1, i32 %bitcast_ln46_2" [foc/uz_signals.c:23]   --->   Operation 311 'fcmp' 'tmp_22' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 312 [2/4] (6.43ns)   --->   "%output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 312 'fsub' 'output_0_i_i_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 313 [4/4] (6.43ns)   --->   "%u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage" [foc/uz_FOC.c:36]   --->   Operation 313 'fadd' 'u_pre_limit_Volts_d_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.88>
ST_35 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node output_11)   --->   "%and_ln23_6 = and i1 %and_ln23_5, i1 %tmp_20" [foc/uz_signals.c:23]   --->   Operation 314 'and' 'and_ln23_6' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node output_11)   --->   "%and_ln23_8 = and i1 %and_ln23_7, i1 %tmp_22" [foc/uz_signals.c:23]   --->   Operation 315 'and' 'and_ln23_8' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node output_11)   --->   "%and_ln23_9 = and i1 %and_ln23_6, i1 %and_ln23_8" [foc/uz_signals.c:23]   --->   Operation 316 'and' 'and_ln23_9' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 317 [1/4] (6.43ns)   --->   "%output_0_i_i_i1 = fsub i32 %output_before_saturation_1, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 317 'fsub' 'output_0_i_i_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 318 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_11 = select i1 %and_ln23_9, i32, i32 %output_0_i_i_i1" [foc/uz_signals.c:23]   --->   Operation 318 'select' 'output_11' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 319 [3/4] (6.43ns)   --->   "%u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage" [foc/uz_FOC.c:36]   --->   Operation 319 'fadd' 'u_pre_limit_Volts_d_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 320 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i32 %output_11" [foc/uz_signals.c:35]   --->   Operation 320 'bitcast' 'bitcast_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_36 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32, i32" [foc/uz_signals.c:35]   --->   Operation 321 'partselect' 'tmp_24' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_36 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i32 %bitcast_ln35_2" [foc/uz_signals.c:35]   --->   Operation 322 'trunc' 'trunc_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_36 : Operation 323 [1/1] (0.84ns)   --->   "%icmp_ln35_4 = icmp_ne  i8 %tmp_24, i8" [foc/uz_signals.c:35]   --->   Operation 323 'icmp' 'icmp_ln35_4' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 324 [1/1] (1.05ns)   --->   "%icmp_ln35_5 = icmp_eq  i23 %trunc_ln35_2, i23" [foc/uz_signals.c:35]   --->   Operation 324 'icmp' 'icmp_ln35_5' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 325 [1/1] (0.28ns)   --->   "%or_ln35_2 = or i1 %icmp_ln35_5, i1 %icmp_ln35_4" [foc/uz_signals.c:35]   --->   Operation 325 'or' 'or_ln35_2' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 326 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_olt  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 326 'fcmp' 'tmp_25' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 327 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 327 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 328 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 328 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 329 [2/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %output_11, i32" [foc/uz_piController.c:31]   --->   Operation 329 'fcmp' 'tmp_30' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 330 [2/4] (6.43ns)   --->   "%u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage" [foc/uz_FOC.c:36]   --->   Operation 330 'fadd' 'u_pre_limit_Volts_d_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 331 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_olt  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 331 'fcmp' 'tmp_25' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35_4 = and i1 %or_ln35_2, i1 %tmp_25" [foc/uz_signals.c:35]   --->   Operation 332 'and' 'and_ln35_4' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%select_ln35_4 = select i1 %and_ln35_4, i32, i32" [foc/uz_signals.c:35]   --->   Operation 333 'select' 'select_ln35_4' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 334 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 334 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 335 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_11, i32" [foc/uz_signals.c:35]   --->   Operation 335 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 336 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 337 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 338 'and' 'and_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35_5 = and i1 %or_ln35_2, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 339 'and' 'and_ln35_5' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 340 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_2 = select i1 %and_ln35_5, i32 %select_ln35_4, i32" [foc/uz_signals.c:35]   --->   Operation 340 'select' 'sign_2' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35_6 = and i1 %or_ln35_3, i1 %tmp_28" [foc/uz_signals.c:35]   --->   Operation 341 'and' 'and_ln35_6' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%select_ln35_6 = select i1 %and_ln35_6, i32, i32" [foc/uz_signals.c:35]   --->   Operation 342 'select' 'select_ln35_6' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 343 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 344 'xor' 'xor_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 345 'and' 'and_ln35' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35_7 = and i1 %or_ln35_3, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 346 'and' 'and_ln35_7' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 347 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_3 = select i1 %and_ln35_7, i32 %select_ln35_6, i32" [foc/uz_signals.c:35]   --->   Operation 347 'select' 'sign_3' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 348 [1/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %output_11, i32" [foc/uz_piController.c:31]   --->   Operation 348 'fcmp' 'tmp_30' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 349 [1/1] (0.00ns)   --->   "%bitcast_ln31_2 = bitcast i32 %sign_2" [foc/uz_piController.c:31]   --->   Operation 349 'bitcast' 'bitcast_ln31_2' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_2, i32, i32" [foc/uz_piController.c:31]   --->   Operation 350 'partselect' 'tmp_31' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = trunc i32 %bitcast_ln31_2" [foc/uz_piController.c:31]   --->   Operation 351 'trunc' 'trunc_ln31_2' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln31_3 = bitcast i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 352 'bitcast' 'bitcast_ln31_3' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_3, i32, i32" [foc/uz_piController.c:31]   --->   Operation 353 'partselect' 'tmp_32' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln31_3 = trunc i32 %bitcast_ln31_3" [foc/uz_piController.c:31]   --->   Operation 354 'trunc' 'trunc_ln31_3' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_37 : Operation 355 [1/1] (0.84ns)   --->   "%icmp_ln31_4 = icmp_ne  i8 %tmp_31, i8" [foc/uz_piController.c:31]   --->   Operation 355 'icmp' 'icmp_ln31_4' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 356 [1/1] (1.05ns)   --->   "%icmp_ln31_5 = icmp_eq  i23 %trunc_ln31_2, i23" [foc/uz_piController.c:31]   --->   Operation 356 'icmp' 'icmp_ln31_5' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 357 [1/1] (0.84ns)   --->   "%icmp_ln31_6 = icmp_ne  i8 %tmp_32, i8" [foc/uz_piController.c:31]   --->   Operation 357 'icmp' 'icmp_ln31_6' <Predicate = (!tmp_35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 358 [1/1] (1.05ns)   --->   "%icmp_ln31_7 = icmp_eq  i23 %trunc_ln31_3, i23" [foc/uz_piController.c:31]   --->   Operation 358 'icmp' 'icmp_ln31_7' <Predicate = (!tmp_35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 359 [2/2] (2.78ns)   --->   "%tmp_33 = fcmp_oeq  i32 %sign_2, i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 359 'fcmp' 'tmp_33' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 360 [1/4] (6.43ns)   --->   "%u_pre_limit_Volts_d_1 = fadd i32 %output_13, i32 %decouple_voltage" [foc/uz_FOC.c:36]   --->   Operation 360 'fadd' 'u_pre_limit_Volts_d_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.05>
ST_38 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%and_ln31_4 = and i1 %or_ln35_2, i1 %tmp_30" [foc/uz_piController.c:31]   --->   Operation 361 'and' 'and_ln31_4' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%xor_ln31_1 = xor i1 %and_ln31_4, i1" [foc/uz_piController.c:31]   --->   Operation 362 'xor' 'xor_ln31_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%or_ln31_2 = or i1 %icmp_ln31_5, i1 %icmp_ln31_4" [foc/uz_piController.c:31]   --->   Operation 363 'or' 'or_ln31_2' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%or_ln31_3 = or i1 %icmp_ln31_7, i1 %icmp_ln31_6" [foc/uz_piController.c:31]   --->   Operation 364 'or' 'or_ln31_3' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%and_ln31_5 = and i1 %or_ln31_2, i1 %or_ln31_3" [foc/uz_piController.c:31]   --->   Operation 365 'and' 'and_ln31_5' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 366 [1/2] (2.78ns)   --->   "%tmp_33 = fcmp_oeq  i32 %sign_2, i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 366 'fcmp' 'tmp_33' <Predicate = (!tmp_35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 367 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln31_6 = and i1 %and_ln31_5, i1 %tmp_33" [foc/uz_piController.c:31]   --->   Operation 367 'and' 'and_ln31_6' <Predicate = (!tmp_35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%output_12 = and i1 %and_ln31_6, i1 %xor_ln31_1" [foc/uz_piController.c:31]   --->   Operation 368 'and' 'output_12' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_2)   --->   "%clamping_active_1 = or i1 %output_12, i1 %tmp_36" [foc/uz_piController.c:47->foc/uz_FOC.c:46]   --->   Operation 369 'or' 'clamping_active_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 370 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln47_2 = select i1 %clamping_active_1, i32, i32 %mul7_i1" [foc/uz_piController.c:47->foc/uz_FOC.c:46]   --->   Operation 370 'select' 'select_ln47_2' <Predicate = (!tmp_35)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 371 [2/2] (7.05ns)   --->   "%call_ret1 = call i320 @uz_FOC_SpaceVector_Limitation_d.1, i288 %self_read, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:38]   --->   Operation 371 'call' 'call_ret1' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 372 [4/4] (6.43ns)   --->   "%storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2" [foc/uz_piController.c:49->foc/uz_FOC.c:46]   --->   Operation 372 'fadd' 'storemerge_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 373 [1/2] (0.69ns)   --->   "%call_ret1 = call i320 @uz_FOC_SpaceVector_Limitation_d.1, i288 %self_read, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:38]   --->   Operation 373 'call' 'call_ret1' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 374 [1/1] (0.00ns)   --->   "%tmp = extractvalue i320 %call_ret1" [foc/uz_FOC.c:38]   --->   Operation 374 'extractvalue' 'tmp' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 375 [1/1] (0.00ns)   --->   "%self_ret9 = extractvalue i320 %call_ret1" [foc/uz_FOC.c:38]   --->   Operation 375 'extractvalue' 'self_ret9' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 376 [3/4] (6.43ns)   --->   "%storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2" [foc/uz_piController.c:49->foc/uz_FOC.c:46]   --->   Operation 376 'fadd' 'storemerge_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 377 [1/1] (1.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.s_axilite.i288P, i288 %self, i288 %self_ret9, i288 %self_read" [foc/uz_FOC.c:38]   --->   Operation 377 'write' 'write_ln38' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_40 : Operation 378 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %tmp" [foc/uz_FOC.c:38]   --->   Operation 378 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 379 [1/1] (7.30ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.m_axi.i32P, i32 %Dout_addr, i32 %bitcast_ln38, i4, i1 %Dout_addr_req" [foc/uz_FOC.c:38]   --->   Operation 379 'write' 'write_ln38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 380 [2/2] (7.05ns)   --->   "%call_ret = call i320 @uz_FOC_SpaceVector_Limitation_q.1, i288 %self_ret9, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:39]   --->   Operation 380 'call' 'call_ret' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 381 [2/4] (6.43ns)   --->   "%storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2" [foc/uz_piController.c:49->foc/uz_FOC.c:46]   --->   Operation 381 'fadd' 'storemerge_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 382 [5/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln38" [foc/uz_FOC.c:38]   --->   Operation 382 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 383 [1/2] (0.69ns)   --->   "%call_ret = call i320 @uz_FOC_SpaceVector_Limitation_q.1, i288 %self_ret9, i32 %u_pre_limit_Volts_d_1, i32 %u_pre_limit_Volts_q_1, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:39]   --->   Operation 383 'call' 'call_ret' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue i320 %call_ret" [foc/uz_FOC.c:39]   --->   Operation 384 'extractvalue' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 385 [1/1] (0.00ns)   --->   "%self_ret = extractvalue i320 %call_ret" [foc/uz_FOC.c:39]   --->   Operation 385 'extractvalue' 'self_ret' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 386 [1/4] (6.43ns)   --->   "%storemerge_i1 = fadd i32 %old_I_sum_1, i32 %select_ln47_2" [foc/uz_piController.c:49->foc/uz_FOC.c:46]   --->   Operation 386 'fadd' 'storemerge_i1' <Predicate = (!tmp_35)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 387 [1/1] (0.44ns)   --->   "%select_ln56 = select i1 %tmp_35, i32, i32 %storemerge_i1" [foc/uz_piController.c:56->foc/uz_FOC.c:46]   --->   Operation 387 'select' 'select_ln56' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln49 = store i32 %select_ln56, i32 %I_sum, i32 %old_I_sum" [foc/uz_piController.c:49->foc/uz_FOC.c:46]   --->   Operation 388 'store' 'store_ln49' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 389 [4/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln38" [foc/uz_FOC.c:38]   --->   Operation 389 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 390 [1/1] (1.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.s_axilite.i288P, i288 %self, i288 %self_ret, void %write_ln38" [foc/uz_FOC.c:39]   --->   Operation 390 'write' 'write_ln39' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_42 : Operation 391 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %tmp_1" [foc/uz_FOC.c:39]   --->   Operation 391 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 392 [1/1] (7.30ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.m_axi.i32P, i32 %Dout_addr_1, i32 %bitcast_ln39, i4, i1 %Dout_addr_1_req, void %write_ln38" [foc/uz_FOC.c:39]   --->   Operation 392 'write' 'write_ln39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 393 [3/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln38" [foc/uz_FOC.c:38]   --->   Operation 393 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 394 [5/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp" [foc/uz_FOC.c:39]   --->   Operation 394 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 395 [2/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln38" [foc/uz_FOC.c:38]   --->   Operation 395 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 396 [4/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp" [foc/uz_FOC.c:39]   --->   Operation 396 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 397 [1/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln38" [foc/uz_FOC.c:38]   --->   Operation 397 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 398 [3/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp" [foc/uz_FOC.c:39]   --->   Operation 398 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 399 [2/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp" [foc/uz_FOC.c:39]   --->   Operation 399 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 400 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 400 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 401 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Dout, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 401 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 402 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Dout"   --->   Operation 402 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 403 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %self, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_3, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 403 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 404 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %self"   --->   Operation 404 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 405 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %Controller_id"   --->   Operation 405 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 406 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %Controller_id, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_5, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 406 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 407 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %Controller_iq"   --->   Operation 407 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 408 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %Controller_iq, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_6, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 408 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 409 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %i_reference_Ampere"   --->   Operation 409 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 410 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_reference_Ampere, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_7, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 410 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 411 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_reference_Ampere, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 411 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 412 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %i_actual_Ampere"   --->   Operation 412 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 413 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_actual_Ampere, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_8, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 413 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 414 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_actual_Ampere, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 414 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 415 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_dc_volts"   --->   Operation 415 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 416 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_dc_volts, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_9, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 416 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_dc_volts, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 417 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 418 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %omega_el_rad_per_sec"   --->   Operation 418 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 419 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %omega_el_rad_per_sec, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_10, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 419 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 420 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %omega_el_rad_per_sec, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 420 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 421 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_d, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_11, void @empty_5, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 421 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 422 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_d, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 422 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 423 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_q, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_11, void @empty_13, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 423 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 424 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_q, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 424 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 425 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 425 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 426 [1/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln39, i1 %Dout_addr_resp" [foc/uz_FOC.c:39]   --->   Operation 426 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 427 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [foc/uz_FOC.c:41]   --->   Operation 427 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	s_axi read on port 'Controller_iq' (foc/uz_FOC.c:45) [70]  (1 ns)
	'icmp' operation ('icmp_ln23_3', foc/uz_signals.c:23) [93]  (1.05 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'Dout' (foc/uz_FOC.c:38) [305]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'Dout' (foc/uz_FOC.c:39) [316]  (7.3 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul1_i_i', foc/uz_linear_decoupling.c:25) [288]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_dq_vor_Volts', foc/uz_linear_decoupling.c:25) [289]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('preIntegrator', foc/uz_piController.c:43->foc/uz_FOC.c:45) [75]  (7.02 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('preIntegrator', foc/uz_piController.c:43->foc/uz_FOC.c:45) [75]  (7.02 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('preIntegrator', foc/uz_piController.c:43->foc/uz_FOC.c:45) [75]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul7_i', foc/uz_piController.c:51->foc/uz_FOC.c:45) [166]  (7.02 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul7_i', foc/uz_piController.c:51->foc/uz_FOC.c:45) [166]  (7.02 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul7_i', foc/uz_piController.c:51->foc/uz_FOC.c:45) [166]  (7.02 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('output_before_saturation', foc/uz_piController.c:45->foc/uz_FOC.c:45) [79]  (6.44 ns)

 <State 13>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', foc/uz_signals.c:25) [107]  (2.78 ns)

 <State 14>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', foc/uz_signals.c:25) [107]  (2.78 ns)
	'and' operation ('and_ln25', foc/uz_signals.c:25) [108]  (0.287 ns)

 <State 15>: 6.89ns
The critical path consists of the following:
	'select' operation ('select_ln25', foc/uz_signals.c:25) [109]  (0.449 ns)
	'fsub' operation ('output_0_i_i_i', foc/uz_signals.c:25) [110]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('output_0_i_i_i', foc/uz_signals.c:25) [110]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('output_0_i_i_i', foc/uz_signals.c:25) [110]  (6.44 ns)

 <State 18>: 6.89ns
The critical path consists of the following:
	'fsub' operation ('output_0_i_i_i', foc/uz_signals.c:25) [110]  (6.44 ns)
	'select' operation ('output', foc/uz_signals.c:23) [111]  (0.449 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u_pre_limit_Volts.q', foc/uz_FOC.c:37) [296]  (6.44 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u_pre_limit_Volts.q', foc/uz_FOC.c:37) [296]  (6.44 ns)

 <State 21>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', foc/uz_piController.c:31) [160]  (2.78 ns)
	'and' operation ('and_ln31_2', foc/uz_piController.c:31) [161]  (0.287 ns)
	'and' operation ('output', foc/uz_piController.c:31) [162]  (0 ns)
	'or' operation ('clamping_active', foc/uz_piController.c:47->foc/uz_FOC.c:45) [163]  (0 ns)
	'select' operation ('select_ln47', foc/uz_piController.c:47->foc/uz_FOC.c:45) [167]  (0.449 ns)

 <State 22>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('storemerge_i', foc/uz_piController.c:49->foc/uz_FOC.c:45) [168]  (6.44 ns)

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('storemerge_i', foc/uz_piController.c:49->foc/uz_FOC.c:45) [168]  (6.44 ns)

 <State 24>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('storemerge_i', foc/uz_piController.c:49->foc/uz_FOC.c:45) [168]  (6.44 ns)

 <State 25>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('storemerge_i', foc/uz_piController.c:49->foc/uz_FOC.c:45) [168]  (6.44 ns)

 <State 26>: 6.89ns
The critical path consists of the following:
	'select' operation ('old_I_sum', foc/uz_piController.c:56->foc/uz_FOC.c:45) [173]  (0.449 ns)
	'fadd' operation ('output_before_saturation', foc/uz_piController.c:45->foc/uz_FOC.c:46) [182]  (6.44 ns)

 <State 27>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('output_before_saturation', foc/uz_piController.c:45->foc/uz_FOC.c:46) [182]  (6.44 ns)

 <State 28>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('output_before_saturation', foc/uz_piController.c:45->foc/uz_FOC.c:46) [182]  (6.44 ns)

 <State 29>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('output_before_saturation', foc/uz_piController.c:45->foc/uz_FOC.c:46) [182]  (6.44 ns)

 <State 30>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', foc/uz_signals.c:25) [210]  (2.78 ns)

 <State 31>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', foc/uz_signals.c:25) [210]  (2.78 ns)
	'and' operation ('and_ln25_1', foc/uz_signals.c:25) [211]  (0.287 ns)

 <State 32>: 6.89ns
The critical path consists of the following:
	'select' operation ('select_ln25_1', foc/uz_signals.c:25) [212]  (0.449 ns)
	'fsub' operation ('output_0_i_i_i1', foc/uz_signals.c:25) [213]  (6.44 ns)

 <State 33>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('output_0_i_i_i1', foc/uz_signals.c:25) [213]  (6.44 ns)

 <State 34>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('output_0_i_i_i1', foc/uz_signals.c:25) [213]  (6.44 ns)

 <State 35>: 6.89ns
The critical path consists of the following:
	'fsub' operation ('output_0_i_i_i1', foc/uz_signals.c:25) [213]  (6.44 ns)
	'select' operation ('output', foc/uz_signals.c:23) [214]  (0.449 ns)

 <State 36>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u_pre_limit_Volts.d', foc/uz_FOC.c:36) [295]  (6.44 ns)

 <State 37>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u_pre_limit_Volts.d', foc/uz_FOC.c:36) [295]  (6.44 ns)

 <State 38>: 7.06ns
The critical path consists of the following:
	'call' operation ('call_ret1', foc/uz_FOC.c:38) to 'uz_FOC_SpaceVector_Limitation_d.1' [297]  (7.06 ns)

 <State 39>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('storemerge_i1', foc/uz_piController.c:49->foc/uz_FOC.c:46) [271]  (6.44 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus write on port 'Dout' (foc/uz_FOC.c:38) [306]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:38) [307]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:38) [307]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:38) [307]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:38) [307]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:38) [307]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:39) [318]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:39) [318]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
