\hypertarget{group__USEQRAMRDSTADDR}{}\doxysection{Useq Ram Read start Address Register (U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+DR) Register}
\label{group__USEQRAMRDSTADDR}\index{Useq Ram Read start Address Register (USEQRAMRDSTADDR) Register@{Useq Ram Read start Address Register (USEQRAMRDSTADDR) Register}}


Useq Ram Read start Address Register (U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+DR) Register.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__USEQRAMLOADDATA}{Useq Ram Load Data Register (\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A) Register}}
\begin{DoxyCompactList}\small\item\em Useq Ram Load Data Register (U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+TA) Register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDSTADDR__s}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+D\+R\+\_\+s}}
\item 
struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDSTADDR__t}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+D\+R\+\_\+t}}
\item 
struct \mbox{\hyperlink{structADI__USEQ__REGS__MAP1__USEQRAMRDSTADDR__s}{A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+D\+R\+\_\+s}}
\item 
struct \mbox{\hyperlink{structADI__USEQ__REGS__MAP1__USEQRAMRDSTADDR__t}{A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+D\+R\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__USEQRAMRDSTADDR_ga69d69425b260cc9c1b37d488b9341300}\label{group__USEQRAMRDSTADDR_ga69d69425b260cc9c1b37d488b9341300}} 
typedef struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDSTADDR__s}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+D\+R\+\_\+s}} {\bfseries A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+D\+R\+\_\+s}
\item 
\mbox{\Hypertarget{group__USEQRAMRDSTADDR_ga0aa9be6fab3be12496b5c00f6270a09f}\label{group__USEQRAMRDSTADDR_ga0aa9be6fab3be12496b5c00f6270a09f}} 
typedef struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDSTADDR__t}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+D\+R\+\_\+t}} {\bfseries A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+D\+R\+\_\+t}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Useq Ram Read start Address Register (U\+S\+E\+Q\+R\+A\+M\+R\+D\+S\+T\+A\+D\+DR) Register. 

