
Novo_LCD_4bits.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055ac  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  080056c0  080056c0  000156c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005aec  08005aec  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08005aec  08005aec  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005aec  08005aec  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005aec  08005aec  00015aec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005af0  08005af0  00015af0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005af4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  200001dc  08005cd0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  08005cd0  00020248  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000070ee  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000181c  00000000  00000000  000272f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000630  00000000  00000000  00028b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000568  00000000  00000000  00029140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017be6  00000000  00000000  000296a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007072  00000000  00000000  0004128e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083da0  00000000  00000000  00048300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cc0a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002788  00000000  00000000  000cc0f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080056a4 	.word	0x080056a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	080056a4 	.word	0x080056a4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
	lcd_wrchar(ch);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	4618      	mov	r0, r3
 8000b36:	f000 f9d5 	bl	8000ee4 <lcd_wrchar>
	return ch;
 8000b3a:	687b      	ldr	r3, [r7, #4]
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3708      	adds	r7, #8
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	0000      	movs	r0, r0
	...

08000b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b4e:	f000 fbd3 	bl	80012f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b52:	f000 f853 	bl	8000bfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b56:	f000 f8df 	bl	8000d18 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b5a:	f000 f89f 	bl	8000c9c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  lcd_init(cursor_aceso);
 8000b5e:	200e      	movs	r0, #14
 8000b60:	f000 f9f6 	bl	8000f50 <lcd_init>
  lcd_goto(0,0);
 8000b64:	2100      	movs	r1, #0
 8000b66:	2000      	movs	r0, #0
 8000b68:	f000 fa14 	bl	8000f94 <lcd_goto>

  HAL_ADC_Init(&hadc1);
 8000b6c:	4820      	ldr	r0, [pc, #128]	; (8000bf0 <main+0xa8>)
 8000b6e:	f000 fc49 	bl	8001404 <HAL_ADC_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_ADC_Start(&hadc1);
 8000b72:	481f      	ldr	r0, [pc, #124]	; (8000bf0 <main+0xa8>)
 8000b74:	f000 fd1e 	bl	80015b4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 10);
 8000b78:	210a      	movs	r1, #10
 8000b7a:	481d      	ldr	r0, [pc, #116]	; (8000bf0 <main+0xa8>)
 8000b7c:	f000 fdf4 	bl	8001768 <HAL_ADC_PollForConversion>
	  leitura = HAL_ADC_GetValue(&hadc1);
 8000b80:	481b      	ldr	r0, [pc, #108]	; (8000bf0 <main+0xa8>)
 8000b82:	f000 feeb 	bl	800195c <HAL_ADC_GetValue>
 8000b86:	4603      	mov	r3, r0
 8000b88:	607b      	str	r3, [r7, #4]
	  HAL_ADC_Stop(&hadc1);
 8000b8a:	4819      	ldr	r0, [pc, #100]	; (8000bf0 <main+0xa8>)
 8000b8c:	f000 fdc0 	bl	8001710 <HAL_ADC_Stop>
	  HAL_Delay(100);
 8000b90:	2064      	movs	r0, #100	; 0x64
 8000b92:	f000 fc13 	bl	80013bc <HAL_Delay>

	  lcd_goto(0,0);
 8000b96:	2100      	movs	r1, #0
 8000b98:	2000      	movs	r0, #0
 8000b9a:	f000 f9fb 	bl	8000f94 <lcd_goto>
	  printf("%4d\n", leitura);
 8000b9e:	6879      	ldr	r1, [r7, #4]
 8000ba0:	4814      	ldr	r0, [pc, #80]	; (8000bf4 <main+0xac>)
 8000ba2:	f002 fcf3 	bl	800358c <iprintf>
	  volts = leitura*0.0805886081;
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f7ff fc2c 	bl	8000404 <__aeabi_i2d>
 8000bac:	a30e      	add	r3, pc, #56	; (adr r3, 8000be8 <main+0xa0>)
 8000bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bb2:	f7ff fc91 	bl	80004d8 <__aeabi_dmul>
 8000bb6:	4602      	mov	r2, r0
 8000bb8:	460b      	mov	r3, r1
 8000bba:	4610      	mov	r0, r2
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	f7ff ff63 	bl	8000a88 <__aeabi_d2f>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	603b      	str	r3, [r7, #0]
	  lcd_goto(0,1);
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	2000      	movs	r0, #0
 8000bca:	f000 f9e3 	bl	8000f94 <lcd_goto>
	  printf("%.2f%cC\n", volts, 223);
 8000bce:	6838      	ldr	r0, [r7, #0]
 8000bd0:	f7ff fc2a 	bl	8000428 <__aeabi_f2d>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	460b      	mov	r3, r1
 8000bd8:	21df      	movs	r1, #223	; 0xdf
 8000bda:	9100      	str	r1, [sp, #0]
 8000bdc:	4806      	ldr	r0, [pc, #24]	; (8000bf8 <main+0xb0>)
 8000bde:	f002 fcd5 	bl	800358c <iprintf>
	  HAL_ADC_Start(&hadc1);
 8000be2:	e7c6      	b.n	8000b72 <main+0x2a>
 8000be4:	f3af 8000 	nop.w
 8000be8:	7c383baf 	.word	0x7c383baf
 8000bec:	3fb4a174 	.word	0x3fb4a174
 8000bf0:	20000204 	.word	0x20000204
 8000bf4:	080056c0 	.word	0x080056c0
 8000bf8:	080056c8 	.word	0x080056c8

08000bfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b094      	sub	sp, #80	; 0x50
 8000c00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c06:	2228      	movs	r2, #40	; 0x28
 8000c08:	2100      	movs	r1, #0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f002 f856 	bl	8002cbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	605a      	str	r2, [r3, #4]
 8000c1a:	609a      	str	r2, [r3, #8]
 8000c1c:	60da      	str	r2, [r3, #12]
 8000c1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c20:	1d3b      	adds	r3, r7, #4
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]
 8000c26:	605a      	str	r2, [r3, #4]
 8000c28:	609a      	str	r2, [r3, #8]
 8000c2a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c30:	2301      	movs	r3, #1
 8000c32:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c34:	2310      	movs	r3, #16
 8000c36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c3c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c40:	4618      	mov	r0, r3
 8000c42:	f001 fa91 	bl	8002168 <HAL_RCC_OscConfig>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000c4c:	f000 f9cc 	bl	8000fe8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c50:	230f      	movs	r3, #15
 8000c52:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c54:	2300      	movs	r3, #0
 8000c56:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c60:	2300      	movs	r3, #0
 8000c62:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	2100      	movs	r1, #0
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f001 fcfc 	bl	8002668 <HAL_RCC_ClockConfig>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000c76:	f000 f9b7 	bl	8000fe8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	4618      	mov	r0, r3
 8000c86:	f001 fe75 	bl	8002974 <HAL_RCCEx_PeriphCLKConfig>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000c90:	f000 f9aa 	bl	8000fe8 <Error_Handler>
  }
}
 8000c94:	bf00      	nop
 8000c96:	3750      	adds	r7, #80	; 0x50
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ca2:	1d3b      	adds	r3, r7, #4
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cac:	4b18      	ldr	r3, [pc, #96]	; (8000d10 <MX_ADC1_Init+0x74>)
 8000cae:	4a19      	ldr	r2, [pc, #100]	; (8000d14 <MX_ADC1_Init+0x78>)
 8000cb0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cb2:	4b17      	ldr	r3, [pc, #92]	; (8000d10 <MX_ADC1_Init+0x74>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cb8:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <MX_ADC1_Init+0x74>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cbe:	4b14      	ldr	r3, [pc, #80]	; (8000d10 <MX_ADC1_Init+0x74>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cc4:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <MX_ADC1_Init+0x74>)
 8000cc6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000cca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ccc:	4b10      	ldr	r3, [pc, #64]	; (8000d10 <MX_ADC1_Init+0x74>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000cd2:	4b0f      	ldr	r3, [pc, #60]	; (8000d10 <MX_ADC1_Init+0x74>)
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cd8:	480d      	ldr	r0, [pc, #52]	; (8000d10 <MX_ADC1_Init+0x74>)
 8000cda:	f000 fb93 	bl	8001404 <HAL_ADC_Init>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000ce4:	f000 f980 	bl	8000fe8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000ce8:	2304      	movs	r3, #4
 8000cea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cec:	2301      	movs	r3, #1
 8000cee:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cf4:	1d3b      	adds	r3, r7, #4
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4805      	ldr	r0, [pc, #20]	; (8000d10 <MX_ADC1_Init+0x74>)
 8000cfa:	f000 fe3b 	bl	8001974 <HAL_ADC_ConfigChannel>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000d04:	f000 f970 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d08:	bf00      	nop
 8000d0a:	3710      	adds	r7, #16
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	20000204 	.word	0x20000204
 8000d14:	40012400 	.word	0x40012400

08000d18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1e:	f107 0308 	add.w	r3, r7, #8
 8000d22:	2200      	movs	r2, #0
 8000d24:	601a      	str	r2, [r3, #0]
 8000d26:	605a      	str	r2, [r3, #4]
 8000d28:	609a      	str	r2, [r3, #8]
 8000d2a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2c:	4b12      	ldr	r3, [pc, #72]	; (8000d78 <MX_GPIO_Init+0x60>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	4a11      	ldr	r2, [pc, #68]	; (8000d78 <MX_GPIO_Init+0x60>)
 8000d32:	f043 0304 	orr.w	r3, r3, #4
 8000d36:	6193      	str	r3, [r2, #24]
 8000d38:	4b0f      	ldr	r3, [pc, #60]	; (8000d78 <MX_GPIO_Init+0x60>)
 8000d3a:	699b      	ldr	r3, [r3, #24]
 8000d3c:	f003 0304 	and.w	r3, r3, #4
 8000d40:	607b      	str	r3, [r7, #4]
 8000d42:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d44:	2200      	movs	r2, #0
 8000d46:	f240 310f 	movw	r1, #783	; 0x30f
 8000d4a:	480c      	ldr	r0, [pc, #48]	; (8000d7c <MX_GPIO_Init+0x64>)
 8000d4c:	f001 f9f4 	bl	8002138 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d50:	f240 330f 	movw	r3, #783	; 0x30f
 8000d54:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d56:	2301      	movs	r3, #1
 8000d58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d62:	f107 0308 	add.w	r3, r7, #8
 8000d66:	4619      	mov	r1, r3
 8000d68:	4804      	ldr	r0, [pc, #16]	; (8000d7c <MX_GPIO_Init+0x64>)
 8000d6a:	f001 f86b 	bl	8001e44 <HAL_GPIO_Init>

}
 8000d6e:	bf00      	nop
 8000d70:	3718      	adds	r7, #24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40010800 	.word	0x40010800

08000d80 <udelay>:

/* USER CODE BEGIN 4 */
void udelay(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
	int tempo = 7;
 8000d86:	2307      	movs	r3, #7
 8000d88:	607b      	str	r3, [r7, #4]
	while(tempo--);
 8000d8a:	bf00      	nop
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	1e5a      	subs	r2, r3, #1
 8000d90:	607a      	str	r2, [r7, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d1fa      	bne.n	8000d8c <udelay+0xc>
}
 8000d96:	bf00      	nop
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bc80      	pop	{r7}
 8000da0:	4770      	bx	lr

08000da2 <delayus>:

void delayus(int tempo)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b082      	sub	sp, #8
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
	while(tempo--) udelay();
 8000daa:	e001      	b.n	8000db0 <delayus+0xe>
 8000dac:	f7ff ffe8 	bl	8000d80 <udelay>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	1e5a      	subs	r2, r3, #1
 8000db4:	607a      	str	r2, [r7, #4]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d1f8      	bne.n	8000dac <delayus+0xa>
}
 8000dba:	bf00      	nop
 8000dbc:	bf00      	nop
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <lcd_send4bits>:
//						  bit1 --> D5 LCD
//						  bit2 --> D6 LCD
//						  bit3 --> D7 LCD

void lcd_send4bits(uint8_t dat)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	71fb      	strb	r3, [r7, #7]
	if((dat & (1<<0)) == 0) d4_0; else d4_1;
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	f003 0301 	and.w	r3, r3, #1
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d103      	bne.n	8000de0 <lcd_send4bits+0x1c>
 8000dd8:	4b17      	ldr	r3, [pc, #92]	; (8000e38 <lcd_send4bits+0x74>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	615a      	str	r2, [r3, #20]
 8000dde:	e002      	b.n	8000de6 <lcd_send4bits+0x22>
 8000de0:	4b15      	ldr	r3, [pc, #84]	; (8000e38 <lcd_send4bits+0x74>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	611a      	str	r2, [r3, #16]
	if((dat & (1<<1)) == 0) d5_0; else d5_1;
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	f003 0302 	and.w	r3, r3, #2
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d103      	bne.n	8000df8 <lcd_send4bits+0x34>
 8000df0:	4b11      	ldr	r3, [pc, #68]	; (8000e38 <lcd_send4bits+0x74>)
 8000df2:	2202      	movs	r2, #2
 8000df4:	615a      	str	r2, [r3, #20]
 8000df6:	e002      	b.n	8000dfe <lcd_send4bits+0x3a>
 8000df8:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <lcd_send4bits+0x74>)
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	611a      	str	r2, [r3, #16]
	if((dat & (1<<2)) == 0) d6_0; else d6_1;
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	f003 0304 	and.w	r3, r3, #4
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d103      	bne.n	8000e10 <lcd_send4bits+0x4c>
 8000e08:	4b0b      	ldr	r3, [pc, #44]	; (8000e38 <lcd_send4bits+0x74>)
 8000e0a:	2204      	movs	r2, #4
 8000e0c:	615a      	str	r2, [r3, #20]
 8000e0e:	e002      	b.n	8000e16 <lcd_send4bits+0x52>
 8000e10:	4b09      	ldr	r3, [pc, #36]	; (8000e38 <lcd_send4bits+0x74>)
 8000e12:	2204      	movs	r2, #4
 8000e14:	611a      	str	r2, [r3, #16]
	if((dat & (1<<3)) == 0) d7_0; else d7_1;
 8000e16:	79fb      	ldrb	r3, [r7, #7]
 8000e18:	f003 0308 	and.w	r3, r3, #8
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d103      	bne.n	8000e28 <lcd_send4bits+0x64>
 8000e20:	4b05      	ldr	r3, [pc, #20]	; (8000e38 <lcd_send4bits+0x74>)
 8000e22:	2208      	movs	r2, #8
 8000e24:	615a      	str	r2, [r3, #20]
}
 8000e26:	e002      	b.n	8000e2e <lcd_send4bits+0x6a>
	if((dat & (1<<3)) == 0) d7_0; else d7_1;
 8000e28:	4b03      	ldr	r3, [pc, #12]	; (8000e38 <lcd_send4bits+0x74>)
 8000e2a:	2208      	movs	r2, #8
 8000e2c:	611a      	str	r2, [r3, #16]
}
 8000e2e:	bf00      	nop
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bc80      	pop	{r7}
 8000e36:	4770      	bx	lr
 8000e38:	40010800 	.word	0x40010800

08000e3c <lcd_wrcom4>:

//Comando de 4 bits
void lcd_wrcom4(uint8_t com)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	71fb      	strb	r3, [r7, #7]
	lcd_send4bits(com);
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff ffbb 	bl	8000dc4 <lcd_send4bits>
	rs_0;
 8000e4e:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <lcd_wrcom4+0x40>)
 8000e50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e54:	615a      	str	r2, [r3, #20]
	en_1;
 8000e56:	4b09      	ldr	r3, [pc, #36]	; (8000e7c <lcd_wrcom4+0x40>)
 8000e58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e5c:	611a      	str	r2, [r3, #16]
	delayus(5);
 8000e5e:	2005      	movs	r0, #5
 8000e60:	f7ff ff9f 	bl	8000da2 <delayus>
	en_0;
 8000e64:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <lcd_wrcom4+0x40>)
 8000e66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e6a:	615a      	str	r2, [r3, #20]
	HAL_Delay(5);
 8000e6c:	2005      	movs	r0, #5
 8000e6e:	f000 faa5 	bl	80013bc <HAL_Delay>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40010800 	.word	0x40010800

08000e80 <lcd_wrcom>:

// Comando de 8 bits
// com D7...D4 D3 ... D0
void lcd_wrcom(uint8_t com)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
	lcd_send4bits(com>>4);
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	091b      	lsrs	r3, r3, #4
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff ff97 	bl	8000dc4 <lcd_send4bits>
	rs_0;
 8000e96:	4b12      	ldr	r3, [pc, #72]	; (8000ee0 <lcd_wrcom+0x60>)
 8000e98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e9c:	615a      	str	r2, [r3, #20]
	en_1;
 8000e9e:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <lcd_wrcom+0x60>)
 8000ea0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ea4:	611a      	str	r2, [r3, #16]
	delayus(5);
 8000ea6:	2005      	movs	r0, #5
 8000ea8:	f7ff ff7b 	bl	8000da2 <delayus>
	en_0;
 8000eac:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <lcd_wrcom+0x60>)
 8000eae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000eb2:	615a      	str	r2, [r3, #20]

	lcd_send4bits(com);
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff ff84 	bl	8000dc4 <lcd_send4bits>
	en_1;
 8000ebc:	4b08      	ldr	r3, [pc, #32]	; (8000ee0 <lcd_wrcom+0x60>)
 8000ebe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ec2:	611a      	str	r2, [r3, #16]
	delayus(5);
 8000ec4:	2005      	movs	r0, #5
 8000ec6:	f7ff ff6c 	bl	8000da2 <delayus>
	en_0;
 8000eca:	4b05      	ldr	r3, [pc, #20]	; (8000ee0 <lcd_wrcom+0x60>)
 8000ecc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ed0:	615a      	str	r2, [r3, #20]
	HAL_Delay(5);
 8000ed2:	2005      	movs	r0, #5
 8000ed4:	f000 fa72 	bl	80013bc <HAL_Delay>


}
 8000ed8:	bf00      	nop
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40010800 	.word	0x40010800

08000ee4 <lcd_wrchar>:

void lcd_wrchar(char ch)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
	lcd_send4bits(ch>>4);
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	091b      	lsrs	r3, r3, #4
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff ff65 	bl	8000dc4 <lcd_send4bits>
	rs_1;
 8000efa:	4b14      	ldr	r3, [pc, #80]	; (8000f4c <lcd_wrchar+0x68>)
 8000efc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f00:	611a      	str	r2, [r3, #16]
	en_1;
 8000f02:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <lcd_wrchar+0x68>)
 8000f04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f08:	611a      	str	r2, [r3, #16]
	delayus(5);
 8000f0a:	2005      	movs	r0, #5
 8000f0c:	f7ff ff49 	bl	8000da2 <delayus>
	en_0;
 8000f10:	4b0e      	ldr	r3, [pc, #56]	; (8000f4c <lcd_wrchar+0x68>)
 8000f12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f16:	615a      	str	r2, [r3, #20]
	HAL_Delay(5);
 8000f18:	2005      	movs	r0, #5
 8000f1a:	f000 fa4f 	bl	80013bc <HAL_Delay>

	lcd_send4bits(ch);
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ff4f 	bl	8000dc4 <lcd_send4bits>
	en_1;
 8000f26:	4b09      	ldr	r3, [pc, #36]	; (8000f4c <lcd_wrchar+0x68>)
 8000f28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f2c:	611a      	str	r2, [r3, #16]
	delayus(5);
 8000f2e:	2005      	movs	r0, #5
 8000f30:	f7ff ff37 	bl	8000da2 <delayus>
	en_0;
 8000f34:	4b05      	ldr	r3, [pc, #20]	; (8000f4c <lcd_wrchar+0x68>)
 8000f36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f3a:	615a      	str	r2, [r3, #20]
	HAL_Delay(5);
 8000f3c:	2005      	movs	r0, #5
 8000f3e:	f000 fa3d 	bl	80013bc <HAL_Delay>
}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	40010800 	.word	0x40010800

08000f50 <lcd_init>:

void lcd_init(uint8_t cursor)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
	lcd_wrcom4(3);
 8000f5a:	2003      	movs	r0, #3
 8000f5c:	f7ff ff6e 	bl	8000e3c <lcd_wrcom4>
	lcd_wrcom4(3);
 8000f60:	2003      	movs	r0, #3
 8000f62:	f7ff ff6b 	bl	8000e3c <lcd_wrcom4>
	lcd_wrcom4(3);
 8000f66:	2003      	movs	r0, #3
 8000f68:	f7ff ff68 	bl	8000e3c <lcd_wrcom4>
	lcd_wrcom4(2);
 8000f6c:	2002      	movs	r0, #2
 8000f6e:	f7ff ff65 	bl	8000e3c <lcd_wrcom4>

	lcd_wrcom(0x28);
 8000f72:	2028      	movs	r0, #40	; 0x28
 8000f74:	f7ff ff84 	bl	8000e80 <lcd_wrcom>
	lcd_wrcom(cursor);
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff ff80 	bl	8000e80 <lcd_wrcom>
	lcd_wrcom(0x06);
 8000f80:	2006      	movs	r0, #6
 8000f82:	f7ff ff7d 	bl	8000e80 <lcd_wrcom>
	lcd_wrcom(0x01);
 8000f86:	2001      	movs	r0, #1
 8000f88:	f7ff ff7a 	bl	8000e80 <lcd_wrcom>
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <lcd_goto>:
{
	lcd_wrcom(0x01);
}

void lcd_goto(uint8_t x, uint8_t y)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	460a      	mov	r2, r1
 8000f9e:	71fb      	strb	r3, [r7, #7]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	71bb      	strb	r3, [r7, #6]
	uint8_t com = 0x80;
 8000fa4:	2380      	movs	r3, #128	; 0x80
 8000fa6:	73fb      	strb	r3, [r7, #15]
	if(y==0) com = 0x80 + x;
 8000fa8:	79bb      	ldrb	r3, [r7, #6]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d102      	bne.n	8000fb4 <lcd_goto+0x20>
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	3b80      	subs	r3, #128	; 0x80
 8000fb2:	73fb      	strb	r3, [r7, #15]
	if(y==1) com = 0xC0 + x;
 8000fb4:	79bb      	ldrb	r3, [r7, #6]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d102      	bne.n	8000fc0 <lcd_goto+0x2c>
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	3b40      	subs	r3, #64	; 0x40
 8000fbe:	73fb      	strb	r3, [r7, #15]
	if(y==2) com = 0x90 + x;
 8000fc0:	79bb      	ldrb	r3, [r7, #6]
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d102      	bne.n	8000fcc <lcd_goto+0x38>
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	3b70      	subs	r3, #112	; 0x70
 8000fca:	73fb      	strb	r3, [r7, #15]
	if(y==3) com = 0xD0 + x;
 8000fcc:	79bb      	ldrb	r3, [r7, #6]
 8000fce:	2b03      	cmp	r3, #3
 8000fd0:	d102      	bne.n	8000fd8 <lcd_goto+0x44>
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	3b30      	subs	r3, #48	; 0x30
 8000fd6:	73fb      	strb	r3, [r7, #15]

	lcd_wrcom(com);
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff ff50 	bl	8000e80 <lcd_wrcom>
}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fec:	b672      	cpsid	i
}
 8000fee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ff0:	e7fe      	b.n	8000ff0 <Error_Handler+0x8>
	...

08000ff4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ffa:	4b15      	ldr	r3, [pc, #84]	; (8001050 <HAL_MspInit+0x5c>)
 8000ffc:	699b      	ldr	r3, [r3, #24]
 8000ffe:	4a14      	ldr	r2, [pc, #80]	; (8001050 <HAL_MspInit+0x5c>)
 8001000:	f043 0301 	orr.w	r3, r3, #1
 8001004:	6193      	str	r3, [r2, #24]
 8001006:	4b12      	ldr	r3, [pc, #72]	; (8001050 <HAL_MspInit+0x5c>)
 8001008:	699b      	ldr	r3, [r3, #24]
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	60bb      	str	r3, [r7, #8]
 8001010:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001012:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <HAL_MspInit+0x5c>)
 8001014:	69db      	ldr	r3, [r3, #28]
 8001016:	4a0e      	ldr	r2, [pc, #56]	; (8001050 <HAL_MspInit+0x5c>)
 8001018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800101c:	61d3      	str	r3, [r2, #28]
 800101e:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <HAL_MspInit+0x5c>)
 8001020:	69db      	ldr	r3, [r3, #28]
 8001022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001026:	607b      	str	r3, [r7, #4]
 8001028:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800102a:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <HAL_MspInit+0x60>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	4a04      	ldr	r2, [pc, #16]	; (8001054 <HAL_MspInit+0x60>)
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001046:	bf00      	nop
 8001048:	3714      	adds	r7, #20
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr
 8001050:	40021000 	.word	0x40021000
 8001054:	40010000 	.word	0x40010000

08001058 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b088      	sub	sp, #32
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 0310 	add.w	r3, r7, #16
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a14      	ldr	r2, [pc, #80]	; (80010c4 <HAL_ADC_MspInit+0x6c>)
 8001074:	4293      	cmp	r3, r2
 8001076:	d121      	bne.n	80010bc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001078:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <HAL_ADC_MspInit+0x70>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	4a12      	ldr	r2, [pc, #72]	; (80010c8 <HAL_ADC_MspInit+0x70>)
 800107e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001082:	6193      	str	r3, [r2, #24]
 8001084:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <HAL_ADC_MspInit+0x70>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800108c:	60fb      	str	r3, [r7, #12]
 800108e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001090:	4b0d      	ldr	r3, [pc, #52]	; (80010c8 <HAL_ADC_MspInit+0x70>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	4a0c      	ldr	r2, [pc, #48]	; (80010c8 <HAL_ADC_MspInit+0x70>)
 8001096:	f043 0304 	orr.w	r3, r3, #4
 800109a:	6193      	str	r3, [r2, #24]
 800109c:	4b0a      	ldr	r3, [pc, #40]	; (80010c8 <HAL_ADC_MspInit+0x70>)
 800109e:	699b      	ldr	r3, [r3, #24]
 80010a0:	f003 0304 	and.w	r3, r3, #4
 80010a4:	60bb      	str	r3, [r7, #8]
 80010a6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010a8:	2310      	movs	r3, #16
 80010aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ac:	2303      	movs	r3, #3
 80010ae:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	4619      	mov	r1, r3
 80010b6:	4805      	ldr	r0, [pc, #20]	; (80010cc <HAL_ADC_MspInit+0x74>)
 80010b8:	f000 fec4 	bl	8001e44 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80010bc:	bf00      	nop
 80010be:	3720      	adds	r7, #32
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40012400 	.word	0x40012400
 80010c8:	40021000 	.word	0x40021000
 80010cc:	40010800 	.word	0x40010800

080010d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010d4:	e7fe      	b.n	80010d4 <NMI_Handler+0x4>

080010d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010d6:	b480      	push	{r7}
 80010d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010da:	e7fe      	b.n	80010da <HardFault_Handler+0x4>

080010dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010e0:	e7fe      	b.n	80010e0 <MemManage_Handler+0x4>

080010e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010e2:	b480      	push	{r7}
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010e6:	e7fe      	b.n	80010e6 <BusFault_Handler+0x4>

080010e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010ec:	e7fe      	b.n	80010ec <UsageFault_Handler+0x4>

080010ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010ee:	b480      	push	{r7}
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bc80      	pop	{r7}
 80010f8:	4770      	bx	lr

080010fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010fa:	b480      	push	{r7}
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	bc80      	pop	{r7}
 8001104:	4770      	bx	lr

08001106 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001106:	b480      	push	{r7}
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr

08001112 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001116:	f000 f935 	bl	8001384 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}

0800111e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0
	return 1;
 8001122:	2301      	movs	r3, #1
}
 8001124:	4618      	mov	r0, r3
 8001126:	46bd      	mov	sp, r7
 8001128:	bc80      	pop	{r7}
 800112a:	4770      	bx	lr

0800112c <_kill>:

int _kill(int pid, int sig)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001136:	f001 fd97 	bl	8002c68 <__errno>
 800113a:	4603      	mov	r3, r0
 800113c:	2216      	movs	r2, #22
 800113e:	601a      	str	r2, [r3, #0]
	return -1;
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001144:	4618      	mov	r0, r3
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <_exit>:

void _exit (int status)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001154:	f04f 31ff 	mov.w	r1, #4294967295
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ffe7 	bl	800112c <_kill>
	while (1) {}		/* Make sure we hang here */
 800115e:	e7fe      	b.n	800115e <_exit+0x12>

08001160 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
 8001170:	e00a      	b.n	8001188 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001172:	f3af 8000 	nop.w
 8001176:	4601      	mov	r1, r0
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	1c5a      	adds	r2, r3, #1
 800117c:	60ba      	str	r2, [r7, #8]
 800117e:	b2ca      	uxtb	r2, r1
 8001180:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	3301      	adds	r3, #1
 8001186:	617b      	str	r3, [r7, #20]
 8001188:	697a      	ldr	r2, [r7, #20]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	429a      	cmp	r2, r3
 800118e:	dbf0      	blt.n	8001172 <_read+0x12>
	}

return len;
 8001190:	687b      	ldr	r3, [r7, #4]
}
 8001192:	4618      	mov	r0, r3
 8001194:	3718      	adds	r7, #24
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b086      	sub	sp, #24
 800119e:	af00      	add	r7, sp, #0
 80011a0:	60f8      	str	r0, [r7, #12]
 80011a2:	60b9      	str	r1, [r7, #8]
 80011a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a6:	2300      	movs	r3, #0
 80011a8:	617b      	str	r3, [r7, #20]
 80011aa:	e009      	b.n	80011c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	1c5a      	adds	r2, r3, #1
 80011b0:	60ba      	str	r2, [r7, #8]
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff fcb7 	bl	8000b28 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	3301      	adds	r3, #1
 80011be:	617b      	str	r3, [r7, #20]
 80011c0:	697a      	ldr	r2, [r7, #20]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	dbf1      	blt.n	80011ac <_write+0x12>
	}
	return len;
 80011c8:	687b      	ldr	r3, [r7, #4]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <_close>:

int _close(int file)
{
 80011d2:	b480      	push	{r7}
 80011d4:	b083      	sub	sp, #12
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
	return -1;
 80011da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr

080011e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011f8:	605a      	str	r2, [r3, #4]
	return 0;
 80011fa:	2300      	movs	r3, #0
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr

08001206 <_isatty>:

int _isatty(int file)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
	return 1;
 800120e:	2301      	movs	r3, #1
}
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr

0800121a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800121a:	b480      	push	{r7}
 800121c:	b085      	sub	sp, #20
 800121e:	af00      	add	r7, sp, #0
 8001220:	60f8      	str	r0, [r7, #12]
 8001222:	60b9      	str	r1, [r7, #8]
 8001224:	607a      	str	r2, [r7, #4]
	return 0;
 8001226:	2300      	movs	r3, #0
}
 8001228:	4618      	mov	r0, r3
 800122a:	3714      	adds	r7, #20
 800122c:	46bd      	mov	sp, r7
 800122e:	bc80      	pop	{r7}
 8001230:	4770      	bx	lr
	...

08001234 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800123c:	4a14      	ldr	r2, [pc, #80]	; (8001290 <_sbrk+0x5c>)
 800123e:	4b15      	ldr	r3, [pc, #84]	; (8001294 <_sbrk+0x60>)
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001248:	4b13      	ldr	r3, [pc, #76]	; (8001298 <_sbrk+0x64>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d102      	bne.n	8001256 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <_sbrk+0x64>)
 8001252:	4a12      	ldr	r2, [pc, #72]	; (800129c <_sbrk+0x68>)
 8001254:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001256:	4b10      	ldr	r3, [pc, #64]	; (8001298 <_sbrk+0x64>)
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	429a      	cmp	r2, r3
 8001262:	d207      	bcs.n	8001274 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001264:	f001 fd00 	bl	8002c68 <__errno>
 8001268:	4603      	mov	r3, r0
 800126a:	220c      	movs	r2, #12
 800126c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800126e:	f04f 33ff 	mov.w	r3, #4294967295
 8001272:	e009      	b.n	8001288 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001274:	4b08      	ldr	r3, [pc, #32]	; (8001298 <_sbrk+0x64>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800127a:	4b07      	ldr	r3, [pc, #28]	; (8001298 <_sbrk+0x64>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4413      	add	r3, r2
 8001282:	4a05      	ldr	r2, [pc, #20]	; (8001298 <_sbrk+0x64>)
 8001284:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001286:	68fb      	ldr	r3, [r7, #12]
}
 8001288:	4618      	mov	r0, r3
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20002800 	.word	0x20002800
 8001294:	00000400 	.word	0x00000400
 8001298:	200001f8 	.word	0x200001f8
 800129c:	20000248 	.word	0x20000248

080012a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr

080012ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80012ac:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80012ae:	e003      	b.n	80012b8 <LoopCopyDataInit>

080012b0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80012b0:	4b0b      	ldr	r3, [pc, #44]	; (80012e0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80012b2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80012b4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80012b6:	3104      	adds	r1, #4

080012b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80012b8:	480a      	ldr	r0, [pc, #40]	; (80012e4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80012ba:	4b0b      	ldr	r3, [pc, #44]	; (80012e8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80012bc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80012be:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80012c0:	d3f6      	bcc.n	80012b0 <CopyDataInit>
  ldr r2, =_sbss
 80012c2:	4a0a      	ldr	r2, [pc, #40]	; (80012ec <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80012c4:	e002      	b.n	80012cc <LoopFillZerobss>

080012c6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80012c6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80012c8:	f842 3b04 	str.w	r3, [r2], #4

080012cc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80012cc:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80012ce:	429a      	cmp	r2, r3
  bcc FillZerobss
 80012d0:	d3f9      	bcc.n	80012c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012d2:	f7ff ffe5 	bl	80012a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012d6:	f001 fccd 	bl	8002c74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012da:	f7ff fc35 	bl	8000b48 <main>
  bx lr
 80012de:	4770      	bx	lr
  ldr r3, =_sidata
 80012e0:	08005af4 	.word	0x08005af4
  ldr r0, =_sdata
 80012e4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80012e8:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 80012ec:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 80012f0:	20000248 	.word	0x20000248

080012f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012f4:	e7fe      	b.n	80012f4 <ADC1_2_IRQHandler>
	...

080012f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012fc:	4b08      	ldr	r3, [pc, #32]	; (8001320 <HAL_Init+0x28>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a07      	ldr	r2, [pc, #28]	; (8001320 <HAL_Init+0x28>)
 8001302:	f043 0310 	orr.w	r3, r3, #16
 8001306:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001308:	2003      	movs	r0, #3
 800130a:	f000 fd67 	bl	8001ddc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800130e:	2000      	movs	r0, #0
 8001310:	f000 f808 	bl	8001324 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001314:	f7ff fe6e 	bl	8000ff4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40022000 	.word	0x40022000

08001324 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800132c:	4b12      	ldr	r3, [pc, #72]	; (8001378 <HAL_InitTick+0x54>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	4b12      	ldr	r3, [pc, #72]	; (800137c <HAL_InitTick+0x58>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	4619      	mov	r1, r3
 8001336:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133a:	fbb3 f3f1 	udiv	r3, r3, r1
 800133e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001342:	4618      	mov	r0, r3
 8001344:	f000 fd71 	bl	8001e2a <HAL_SYSTICK_Config>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e00e      	b.n	8001370 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2b0f      	cmp	r3, #15
 8001356:	d80a      	bhi.n	800136e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001358:	2200      	movs	r2, #0
 800135a:	6879      	ldr	r1, [r7, #4]
 800135c:	f04f 30ff 	mov.w	r0, #4294967295
 8001360:	f000 fd47 	bl	8001df2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001364:	4a06      	ldr	r2, [pc, #24]	; (8001380 <HAL_InitTick+0x5c>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800136a:	2300      	movs	r3, #0
 800136c:	e000      	b.n	8001370 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000000 	.word	0x20000000
 800137c:	20000008 	.word	0x20000008
 8001380:	20000004 	.word	0x20000004

08001384 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001388:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <HAL_IncTick+0x1c>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	461a      	mov	r2, r3
 800138e:	4b05      	ldr	r3, [pc, #20]	; (80013a4 <HAL_IncTick+0x20>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4413      	add	r3, r2
 8001394:	4a03      	ldr	r2, [pc, #12]	; (80013a4 <HAL_IncTick+0x20>)
 8001396:	6013      	str	r3, [r2, #0]
}
 8001398:	bf00      	nop
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr
 80013a0:	20000008 	.word	0x20000008
 80013a4:	20000234 	.word	0x20000234

080013a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return uwTick;
 80013ac:	4b02      	ldr	r3, [pc, #8]	; (80013b8 <HAL_GetTick+0x10>)
 80013ae:	681b      	ldr	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr
 80013b8:	20000234 	.word	0x20000234

080013bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013c4:	f7ff fff0 	bl	80013a8 <HAL_GetTick>
 80013c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d4:	d005      	beq.n	80013e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013d6:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <HAL_Delay+0x44>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	461a      	mov	r2, r3
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	4413      	add	r3, r2
 80013e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013e2:	bf00      	nop
 80013e4:	f7ff ffe0 	bl	80013a8 <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	68fa      	ldr	r2, [r7, #12]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d8f7      	bhi.n	80013e4 <HAL_Delay+0x28>
  {
  }
}
 80013f4:	bf00      	nop
 80013f6:	bf00      	nop
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000008 	.word	0x20000008

08001404 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800140c:	2300      	movs	r3, #0
 800140e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001410:	2300      	movs	r3, #0
 8001412:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001414:	2300      	movs	r3, #0
 8001416:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001418:	2300      	movs	r3, #0
 800141a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d101      	bne.n	8001426 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e0be      	b.n	80015a4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001430:	2b00      	cmp	r3, #0
 8001432:	d109      	bne.n	8001448 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff fe08 	bl	8001058 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f000 fbdd 	bl	8001c08 <ADC_ConversionStop_Disable>
 800144e:	4603      	mov	r3, r0
 8001450:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001456:	f003 0310 	and.w	r3, r3, #16
 800145a:	2b00      	cmp	r3, #0
 800145c:	f040 8099 	bne.w	8001592 <HAL_ADC_Init+0x18e>
 8001460:	7dfb      	ldrb	r3, [r7, #23]
 8001462:	2b00      	cmp	r3, #0
 8001464:	f040 8095 	bne.w	8001592 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800146c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001470:	f023 0302 	bic.w	r3, r3, #2
 8001474:	f043 0202 	orr.w	r2, r3, #2
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001484:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	7b1b      	ldrb	r3, [r3, #12]
 800148a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800148c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800148e:	68ba      	ldr	r2, [r7, #8]
 8001490:	4313      	orrs	r3, r2
 8001492:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800149c:	d003      	beq.n	80014a6 <HAL_ADC_Init+0xa2>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d102      	bne.n	80014ac <HAL_ADC_Init+0xa8>
 80014a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014aa:	e000      	b.n	80014ae <HAL_ADC_Init+0xaa>
 80014ac:	2300      	movs	r3, #0
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	7d1b      	ldrb	r3, [r3, #20]
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d119      	bne.n	80014f0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	7b1b      	ldrb	r3, [r3, #12]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d109      	bne.n	80014d8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	3b01      	subs	r3, #1
 80014ca:	035a      	lsls	r2, r3, #13
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	e00b      	b.n	80014f0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014dc:	f043 0220 	orr.w	r2, r3, #32
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e8:	f043 0201 	orr.w	r2, r3, #1
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	430a      	orrs	r2, r1
 8001502:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	689a      	ldr	r2, [r3, #8]
 800150a:	4b28      	ldr	r3, [pc, #160]	; (80015ac <HAL_ADC_Init+0x1a8>)
 800150c:	4013      	ands	r3, r2
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	6812      	ldr	r2, [r2, #0]
 8001512:	68b9      	ldr	r1, [r7, #8]
 8001514:	430b      	orrs	r3, r1
 8001516:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001520:	d003      	beq.n	800152a <HAL_ADC_Init+0x126>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	2b01      	cmp	r3, #1
 8001528:	d104      	bne.n	8001534 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	3b01      	subs	r3, #1
 8001530:	051b      	lsls	r3, r3, #20
 8001532:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800153a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	430a      	orrs	r2, r1
 8001546:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	689a      	ldr	r2, [r3, #8]
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <HAL_ADC_Init+0x1ac>)
 8001550:	4013      	ands	r3, r2
 8001552:	68ba      	ldr	r2, [r7, #8]
 8001554:	429a      	cmp	r2, r3
 8001556:	d10b      	bne.n	8001570 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2200      	movs	r2, #0
 800155c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001562:	f023 0303 	bic.w	r3, r3, #3
 8001566:	f043 0201 	orr.w	r2, r3, #1
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800156e:	e018      	b.n	80015a2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001574:	f023 0312 	bic.w	r3, r3, #18
 8001578:	f043 0210 	orr.w	r2, r3, #16
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001584:	f043 0201 	orr.w	r2, r3, #1
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001590:	e007      	b.n	80015a2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001596:	f043 0210 	orr.w	r2, r3, #16
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80015a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3718      	adds	r7, #24
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	ffe1f7fd 	.word	0xffe1f7fd
 80015b0:	ff1f0efe 	.word	0xff1f0efe

080015b4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015bc:	2300      	movs	r3, #0
 80015be:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d101      	bne.n	80015ce <HAL_ADC_Start+0x1a>
 80015ca:	2302      	movs	r3, #2
 80015cc:	e098      	b.n	8001700 <HAL_ADC_Start+0x14c>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2201      	movs	r2, #1
 80015d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f000 fac4 	bl	8001b64 <ADC_Enable>
 80015dc:	4603      	mov	r3, r0
 80015de:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	f040 8087 	bne.w	80016f6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015f0:	f023 0301 	bic.w	r3, r3, #1
 80015f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a41      	ldr	r2, [pc, #260]	; (8001708 <HAL_ADC_Start+0x154>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d105      	bne.n	8001612 <HAL_ADC_Start+0x5e>
 8001606:	4b41      	ldr	r3, [pc, #260]	; (800170c <HAL_ADC_Start+0x158>)
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d115      	bne.n	800163e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001616:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001628:	2b00      	cmp	r3, #0
 800162a:	d026      	beq.n	800167a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001630:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001634:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800163c:	e01d      	b.n	800167a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001642:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a2f      	ldr	r2, [pc, #188]	; (800170c <HAL_ADC_Start+0x158>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d004      	beq.n	800165e <HAL_ADC_Start+0xaa>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a2b      	ldr	r2, [pc, #172]	; (8001708 <HAL_ADC_Start+0x154>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d10d      	bne.n	800167a <HAL_ADC_Start+0xc6>
 800165e:	4b2b      	ldr	r3, [pc, #172]	; (800170c <HAL_ADC_Start+0x158>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001666:	2b00      	cmp	r3, #0
 8001668:	d007      	beq.n	800167a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800166e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001672:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800167e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001682:	2b00      	cmp	r3, #0
 8001684:	d006      	beq.n	8001694 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168a:	f023 0206 	bic.w	r2, r3, #6
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	62da      	str	r2, [r3, #44]	; 0x2c
 8001692:	e002      	b.n	800169a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2200      	movs	r2, #0
 8001698:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f06f 0202 	mvn.w	r2, #2
 80016aa:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80016b6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80016ba:	d113      	bne.n	80016e4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80016c0:	4a11      	ldr	r2, [pc, #68]	; (8001708 <HAL_ADC_Start+0x154>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d105      	bne.n	80016d2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80016c6:	4b11      	ldr	r3, [pc, #68]	; (800170c <HAL_ADC_Start+0x158>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d108      	bne.n	80016e4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	689a      	ldr	r2, [r3, #8]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80016e0:	609a      	str	r2, [r3, #8]
 80016e2:	e00c      	b.n	80016fe <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	689a      	ldr	r2, [r3, #8]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	e003      	b.n	80016fe <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40012800 	.word	0x40012800
 800170c:	40012400 	.word	0x40012400

08001710 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001718:	2300      	movs	r3, #0
 800171a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001722:	2b01      	cmp	r3, #1
 8001724:	d101      	bne.n	800172a <HAL_ADC_Stop+0x1a>
 8001726:	2302      	movs	r3, #2
 8001728:	e01a      	b.n	8001760 <HAL_ADC_Stop+0x50>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2201      	movs	r2, #1
 800172e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f000 fa68 	bl	8001c08 <ADC_ConversionStop_Disable>
 8001738:	4603      	mov	r3, r0
 800173a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d109      	bne.n	8001756 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001746:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800174a:	f023 0301 	bic.w	r3, r3, #1
 800174e:	f043 0201 	orr.w	r2, r3, #1
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800175e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001768:	b590      	push	{r4, r7, lr}
 800176a:	b087      	sub	sp, #28
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001772:	2300      	movs	r3, #0
 8001774:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001776:	2300      	movs	r3, #0
 8001778:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800177a:	2300      	movs	r3, #0
 800177c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800177e:	f7ff fe13 	bl	80013a8 <HAL_GetTick>
 8001782:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800178e:	2b00      	cmp	r3, #0
 8001790:	d00b      	beq.n	80017aa <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001796:	f043 0220 	orr.w	r2, r3, #32
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e0c8      	b.n	800193c <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d12a      	bne.n	800180e <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d123      	bne.n	800180e <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80017c6:	e01a      	b.n	80017fe <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017ce:	d016      	beq.n	80017fe <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d007      	beq.n	80017e6 <HAL_ADC_PollForConversion+0x7e>
 80017d6:	f7ff fde7 	bl	80013a8 <HAL_GetTick>
 80017da:	4602      	mov	r2, r0
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	683a      	ldr	r2, [r7, #0]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d20b      	bcs.n	80017fe <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ea:	f043 0204 	orr.w	r2, r3, #4
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e09e      	b.n	800193c <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d0dd      	beq.n	80017c8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800180c:	e06c      	b.n	80018e8 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800180e:	4b4d      	ldr	r3, [pc, #308]	; (8001944 <HAL_ADC_PollForConversion+0x1dc>)
 8001810:	681c      	ldr	r4, [r3, #0]
 8001812:	2002      	movs	r0, #2
 8001814:	f001 f964 	bl	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq>
 8001818:	4603      	mov	r3, r0
 800181a:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	6919      	ldr	r1, [r3, #16]
 8001824:	4b48      	ldr	r3, [pc, #288]	; (8001948 <HAL_ADC_PollForConversion+0x1e0>)
 8001826:	400b      	ands	r3, r1
 8001828:	2b00      	cmp	r3, #0
 800182a:	d118      	bne.n	800185e <HAL_ADC_PollForConversion+0xf6>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	68d9      	ldr	r1, [r3, #12]
 8001832:	4b46      	ldr	r3, [pc, #280]	; (800194c <HAL_ADC_PollForConversion+0x1e4>)
 8001834:	400b      	ands	r3, r1
 8001836:	2b00      	cmp	r3, #0
 8001838:	d111      	bne.n	800185e <HAL_ADC_PollForConversion+0xf6>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	6919      	ldr	r1, [r3, #16]
 8001840:	4b43      	ldr	r3, [pc, #268]	; (8001950 <HAL_ADC_PollForConversion+0x1e8>)
 8001842:	400b      	ands	r3, r1
 8001844:	2b00      	cmp	r3, #0
 8001846:	d108      	bne.n	800185a <HAL_ADC_PollForConversion+0xf2>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	68d9      	ldr	r1, [r3, #12]
 800184e:	4b41      	ldr	r3, [pc, #260]	; (8001954 <HAL_ADC_PollForConversion+0x1ec>)
 8001850:	400b      	ands	r3, r1
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <HAL_ADC_PollForConversion+0xf2>
 8001856:	2314      	movs	r3, #20
 8001858:	e020      	b.n	800189c <HAL_ADC_PollForConversion+0x134>
 800185a:	2329      	movs	r3, #41	; 0x29
 800185c:	e01e      	b.n	800189c <HAL_ADC_PollForConversion+0x134>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	6919      	ldr	r1, [r3, #16]
 8001864:	4b3a      	ldr	r3, [pc, #232]	; (8001950 <HAL_ADC_PollForConversion+0x1e8>)
 8001866:	400b      	ands	r3, r1
 8001868:	2b00      	cmp	r3, #0
 800186a:	d106      	bne.n	800187a <HAL_ADC_PollForConversion+0x112>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	68d9      	ldr	r1, [r3, #12]
 8001872:	4b38      	ldr	r3, [pc, #224]	; (8001954 <HAL_ADC_PollForConversion+0x1ec>)
 8001874:	400b      	ands	r3, r1
 8001876:	2b00      	cmp	r3, #0
 8001878:	d00d      	beq.n	8001896 <HAL_ADC_PollForConversion+0x12e>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	6919      	ldr	r1, [r3, #16]
 8001880:	4b35      	ldr	r3, [pc, #212]	; (8001958 <HAL_ADC_PollForConversion+0x1f0>)
 8001882:	400b      	ands	r3, r1
 8001884:	2b00      	cmp	r3, #0
 8001886:	d108      	bne.n	800189a <HAL_ADC_PollForConversion+0x132>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	68d9      	ldr	r1, [r3, #12]
 800188e:	4b32      	ldr	r3, [pc, #200]	; (8001958 <HAL_ADC_PollForConversion+0x1f0>)
 8001890:	400b      	ands	r3, r1
 8001892:	2b00      	cmp	r3, #0
 8001894:	d101      	bne.n	800189a <HAL_ADC_PollForConversion+0x132>
 8001896:	2354      	movs	r3, #84	; 0x54
 8001898:	e000      	b.n	800189c <HAL_ADC_PollForConversion+0x134>
 800189a:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800189c:	fb02 f303 	mul.w	r3, r2, r3
 80018a0:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80018a2:	e01d      	b.n	80018e0 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018aa:	d016      	beq.n	80018da <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d007      	beq.n	80018c2 <HAL_ADC_PollForConversion+0x15a>
 80018b2:	f7ff fd79 	bl	80013a8 <HAL_GetTick>
 80018b6:	4602      	mov	r2, r0
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d20b      	bcs.n	80018da <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c6:	f043 0204 	orr.w	r2, r3, #4
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e030      	b.n	800193c <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	3301      	adds	r3, #1
 80018de:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d8dd      	bhi.n	80018a4 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f06f 0212 	mvn.w	r2, #18
 80018f0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001908:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800190c:	d115      	bne.n	800193a <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001912:	2b00      	cmp	r3, #0
 8001914:	d111      	bne.n	800193a <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800191a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001926:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d105      	bne.n	800193a <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001932:	f043 0201 	orr.w	r2, r3, #1
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	371c      	adds	r7, #28
 8001940:	46bd      	mov	sp, r7
 8001942:	bd90      	pop	{r4, r7, pc}
 8001944:	20000000 	.word	0x20000000
 8001948:	24924924 	.word	0x24924924
 800194c:	00924924 	.word	0x00924924
 8001950:	12492492 	.word	0x12492492
 8001954:	00492492 	.word	0x00492492
 8001958:	00249249 	.word	0x00249249

0800195c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800196a:	4618      	mov	r0, r3
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr

08001974 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800197e:	2300      	movs	r3, #0
 8001980:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001982:	2300      	movs	r3, #0
 8001984:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800198c:	2b01      	cmp	r3, #1
 800198e:	d101      	bne.n	8001994 <HAL_ADC_ConfigChannel+0x20>
 8001990:	2302      	movs	r3, #2
 8001992:	e0dc      	b.n	8001b4e <HAL_ADC_ConfigChannel+0x1da>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	2b06      	cmp	r3, #6
 80019a2:	d81c      	bhi.n	80019de <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685a      	ldr	r2, [r3, #4]
 80019ae:	4613      	mov	r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	4413      	add	r3, r2
 80019b4:	3b05      	subs	r3, #5
 80019b6:	221f      	movs	r2, #31
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	43db      	mvns	r3, r3
 80019be:	4019      	ands	r1, r3
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	6818      	ldr	r0, [r3, #0]
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	4613      	mov	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	3b05      	subs	r3, #5
 80019d0:	fa00 f203 	lsl.w	r2, r0, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	430a      	orrs	r2, r1
 80019da:	635a      	str	r2, [r3, #52]	; 0x34
 80019dc:	e03c      	b.n	8001a58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	2b0c      	cmp	r3, #12
 80019e4:	d81c      	bhi.n	8001a20 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	4613      	mov	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4413      	add	r3, r2
 80019f6:	3b23      	subs	r3, #35	; 0x23
 80019f8:	221f      	movs	r2, #31
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43db      	mvns	r3, r3
 8001a00:	4019      	ands	r1, r3
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	6818      	ldr	r0, [r3, #0]
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685a      	ldr	r2, [r3, #4]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	4413      	add	r3, r2
 8001a10:	3b23      	subs	r3, #35	; 0x23
 8001a12:	fa00 f203 	lsl.w	r2, r0, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	430a      	orrs	r2, r1
 8001a1c:	631a      	str	r2, [r3, #48]	; 0x30
 8001a1e:	e01b      	b.n	8001a58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685a      	ldr	r2, [r3, #4]
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	4413      	add	r3, r2
 8001a30:	3b41      	subs	r3, #65	; 0x41
 8001a32:	221f      	movs	r2, #31
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	4019      	ands	r1, r3
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	6818      	ldr	r0, [r3, #0]
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685a      	ldr	r2, [r3, #4]
 8001a44:	4613      	mov	r3, r2
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	4413      	add	r3, r2
 8001a4a:	3b41      	subs	r3, #65	; 0x41
 8001a4c:	fa00 f203 	lsl.w	r2, r0, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	430a      	orrs	r2, r1
 8001a56:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2b09      	cmp	r3, #9
 8001a5e:	d91c      	bls.n	8001a9a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	68d9      	ldr	r1, [r3, #12]
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	4413      	add	r3, r2
 8001a70:	3b1e      	subs	r3, #30
 8001a72:	2207      	movs	r2, #7
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	4019      	ands	r1, r3
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	6898      	ldr	r0, [r3, #8]
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	4613      	mov	r3, r2
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	4413      	add	r3, r2
 8001a8a:	3b1e      	subs	r3, #30
 8001a8c:	fa00 f203 	lsl.w	r2, r0, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	430a      	orrs	r2, r1
 8001a96:	60da      	str	r2, [r3, #12]
 8001a98:	e019      	b.n	8001ace <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	6919      	ldr	r1, [r3, #16]
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	4413      	add	r3, r2
 8001aaa:	2207      	movs	r2, #7
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	4019      	ands	r1, r3
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	6898      	ldr	r0, [r3, #8]
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	4613      	mov	r3, r2
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	4413      	add	r3, r2
 8001ac2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	430a      	orrs	r2, r1
 8001acc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2b10      	cmp	r3, #16
 8001ad4:	d003      	beq.n	8001ade <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ada:	2b11      	cmp	r3, #17
 8001adc:	d132      	bne.n	8001b44 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a1d      	ldr	r2, [pc, #116]	; (8001b58 <HAL_ADC_ConfigChannel+0x1e4>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d125      	bne.n	8001b34 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d126      	bne.n	8001b44 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001b04:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2b10      	cmp	r3, #16
 8001b0c:	d11a      	bne.n	8001b44 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b0e:	4b13      	ldr	r3, [pc, #76]	; (8001b5c <HAL_ADC_ConfigChannel+0x1e8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a13      	ldr	r2, [pc, #76]	; (8001b60 <HAL_ADC_ConfigChannel+0x1ec>)
 8001b14:	fba2 2303 	umull	r2, r3, r2, r3
 8001b18:	0c9a      	lsrs	r2, r3, #18
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	4413      	add	r3, r2
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b24:	e002      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1f9      	bne.n	8001b26 <HAL_ADC_ConfigChannel+0x1b2>
 8001b32:	e007      	b.n	8001b44 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b38:	f043 0220 	orr.w	r2, r3, #32
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3714      	adds	r7, #20
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr
 8001b58:	40012400 	.word	0x40012400
 8001b5c:	20000000 	.word	0x20000000
 8001b60:	431bde83 	.word	0x431bde83

08001b64 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001b70:	2300      	movs	r3, #0
 8001b72:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d039      	beq.n	8001bf6 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f042 0201 	orr.w	r2, r2, #1
 8001b90:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b92:	4b1b      	ldr	r3, [pc, #108]	; (8001c00 <ADC_Enable+0x9c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a1b      	ldr	r2, [pc, #108]	; (8001c04 <ADC_Enable+0xa0>)
 8001b98:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9c:	0c9b      	lsrs	r3, r3, #18
 8001b9e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ba0:	e002      	b.n	8001ba8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	3b01      	subs	r3, #1
 8001ba6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1f9      	bne.n	8001ba2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001bae:	f7ff fbfb 	bl	80013a8 <HAL_GetTick>
 8001bb2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001bb4:	e018      	b.n	8001be8 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001bb6:	f7ff fbf7 	bl	80013a8 <HAL_GetTick>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d911      	bls.n	8001be8 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc8:	f043 0210 	orr.w	r2, r3, #16
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd4:	f043 0201 	orr.w	r2, r3, #1
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e007      	b.n	8001bf8 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d1df      	bne.n	8001bb6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000000 	.word	0x20000000
 8001c04:	431bde83 	.word	0x431bde83

08001c08 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d127      	bne.n	8001c72 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f022 0201 	bic.w	r2, r2, #1
 8001c30:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c32:	f7ff fbb9 	bl	80013a8 <HAL_GetTick>
 8001c36:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c38:	e014      	b.n	8001c64 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001c3a:	f7ff fbb5 	bl	80013a8 <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d90d      	bls.n	8001c64 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c4c:	f043 0210 	orr.w	r2, r3, #16
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c58:	f043 0201 	orr.w	r2, r3, #1
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e007      	b.n	8001c74 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d0e3      	beq.n	8001c3a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	; (8001cc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c92:	68ba      	ldr	r2, [r7, #8]
 8001c94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ca4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ca8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cae:	4a04      	ldr	r2, [pc, #16]	; (8001cc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	60d3      	str	r3, [r2, #12]
}
 8001cb4:	bf00      	nop
 8001cb6:	3714      	adds	r7, #20
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bc80      	pop	{r7}
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	e000ed00 	.word	0xe000ed00

08001cc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cc8:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <__NVIC_GetPriorityGrouping+0x18>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	0a1b      	lsrs	r3, r3, #8
 8001cce:	f003 0307 	and.w	r3, r3, #7
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bc80      	pop	{r7}
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	6039      	str	r1, [r7, #0]
 8001cea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	db0a      	blt.n	8001d0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	b2da      	uxtb	r2, r3
 8001cf8:	490c      	ldr	r1, [pc, #48]	; (8001d2c <__NVIC_SetPriority+0x4c>)
 8001cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfe:	0112      	lsls	r2, r2, #4
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	440b      	add	r3, r1
 8001d04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d08:	e00a      	b.n	8001d20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	b2da      	uxtb	r2, r3
 8001d0e:	4908      	ldr	r1, [pc, #32]	; (8001d30 <__NVIC_SetPriority+0x50>)
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	f003 030f 	and.w	r3, r3, #15
 8001d16:	3b04      	subs	r3, #4
 8001d18:	0112      	lsls	r2, r2, #4
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	440b      	add	r3, r1
 8001d1e:	761a      	strb	r2, [r3, #24]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	e000e100 	.word	0xe000e100
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b089      	sub	sp, #36	; 0x24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f003 0307 	and.w	r3, r3, #7
 8001d46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	f1c3 0307 	rsb	r3, r3, #7
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	bf28      	it	cs
 8001d52:	2304      	movcs	r3, #4
 8001d54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	3304      	adds	r3, #4
 8001d5a:	2b06      	cmp	r3, #6
 8001d5c:	d902      	bls.n	8001d64 <NVIC_EncodePriority+0x30>
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3b03      	subs	r3, #3
 8001d62:	e000      	b.n	8001d66 <NVIC_EncodePriority+0x32>
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d68:	f04f 32ff 	mov.w	r2, #4294967295
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	43da      	mvns	r2, r3
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	401a      	ands	r2, r3
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	fa01 f303 	lsl.w	r3, r1, r3
 8001d86:	43d9      	mvns	r1, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d8c:	4313      	orrs	r3, r2
         );
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3724      	adds	r7, #36	; 0x24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bc80      	pop	{r7}
 8001d96:	4770      	bx	lr

08001d98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	3b01      	subs	r3, #1
 8001da4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001da8:	d301      	bcc.n	8001dae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001daa:	2301      	movs	r3, #1
 8001dac:	e00f      	b.n	8001dce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dae:	4a0a      	ldr	r2, [pc, #40]	; (8001dd8 <SysTick_Config+0x40>)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	3b01      	subs	r3, #1
 8001db4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001db6:	210f      	movs	r1, #15
 8001db8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dbc:	f7ff ff90 	bl	8001ce0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dc0:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <SysTick_Config+0x40>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dc6:	4b04      	ldr	r3, [pc, #16]	; (8001dd8 <SysTick_Config+0x40>)
 8001dc8:	2207      	movs	r2, #7
 8001dca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	e000e010 	.word	0xe000e010

08001ddc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7ff ff49 	bl	8001c7c <__NVIC_SetPriorityGrouping>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b086      	sub	sp, #24
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	4603      	mov	r3, r0
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
 8001dfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e04:	f7ff ff5e 	bl	8001cc4 <__NVIC_GetPriorityGrouping>
 8001e08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	68b9      	ldr	r1, [r7, #8]
 8001e0e:	6978      	ldr	r0, [r7, #20]
 8001e10:	f7ff ff90 	bl	8001d34 <NVIC_EncodePriority>
 8001e14:	4602      	mov	r2, r0
 8001e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e1a:	4611      	mov	r1, r2
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff5f 	bl	8001ce0 <__NVIC_SetPriority>
}
 8001e22:	bf00      	nop
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff ffb0 	bl	8001d98 <SysTick_Config>
 8001e38:	4603      	mov	r3, r0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b08b      	sub	sp, #44	; 0x2c
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e52:	2300      	movs	r3, #0
 8001e54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e56:	e148      	b.n	80020ea <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e58:	2201      	movs	r2, #1
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	69fa      	ldr	r2, [r7, #28]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	f040 8137 	bne.w	80020e4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	4aa3      	ldr	r2, [pc, #652]	; (8002108 <HAL_GPIO_Init+0x2c4>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d05e      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
 8001e80:	4aa1      	ldr	r2, [pc, #644]	; (8002108 <HAL_GPIO_Init+0x2c4>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d875      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001e86:	4aa1      	ldr	r2, [pc, #644]	; (800210c <HAL_GPIO_Init+0x2c8>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d058      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
 8001e8c:	4a9f      	ldr	r2, [pc, #636]	; (800210c <HAL_GPIO_Init+0x2c8>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d86f      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001e92:	4a9f      	ldr	r2, [pc, #636]	; (8002110 <HAL_GPIO_Init+0x2cc>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d052      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
 8001e98:	4a9d      	ldr	r2, [pc, #628]	; (8002110 <HAL_GPIO_Init+0x2cc>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d869      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001e9e:	4a9d      	ldr	r2, [pc, #628]	; (8002114 <HAL_GPIO_Init+0x2d0>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d04c      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
 8001ea4:	4a9b      	ldr	r2, [pc, #620]	; (8002114 <HAL_GPIO_Init+0x2d0>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d863      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001eaa:	4a9b      	ldr	r2, [pc, #620]	; (8002118 <HAL_GPIO_Init+0x2d4>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d046      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
 8001eb0:	4a99      	ldr	r2, [pc, #612]	; (8002118 <HAL_GPIO_Init+0x2d4>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d85d      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001eb6:	2b12      	cmp	r3, #18
 8001eb8:	d82a      	bhi.n	8001f10 <HAL_GPIO_Init+0xcc>
 8001eba:	2b12      	cmp	r3, #18
 8001ebc:	d859      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001ebe:	a201      	add	r2, pc, #4	; (adr r2, 8001ec4 <HAL_GPIO_Init+0x80>)
 8001ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ec4:	08001f3f 	.word	0x08001f3f
 8001ec8:	08001f19 	.word	0x08001f19
 8001ecc:	08001f2b 	.word	0x08001f2b
 8001ed0:	08001f6d 	.word	0x08001f6d
 8001ed4:	08001f73 	.word	0x08001f73
 8001ed8:	08001f73 	.word	0x08001f73
 8001edc:	08001f73 	.word	0x08001f73
 8001ee0:	08001f73 	.word	0x08001f73
 8001ee4:	08001f73 	.word	0x08001f73
 8001ee8:	08001f73 	.word	0x08001f73
 8001eec:	08001f73 	.word	0x08001f73
 8001ef0:	08001f73 	.word	0x08001f73
 8001ef4:	08001f73 	.word	0x08001f73
 8001ef8:	08001f73 	.word	0x08001f73
 8001efc:	08001f73 	.word	0x08001f73
 8001f00:	08001f73 	.word	0x08001f73
 8001f04:	08001f73 	.word	0x08001f73
 8001f08:	08001f21 	.word	0x08001f21
 8001f0c:	08001f35 	.word	0x08001f35
 8001f10:	4a82      	ldr	r2, [pc, #520]	; (800211c <HAL_GPIO_Init+0x2d8>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d013      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f16:	e02c      	b.n	8001f72 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	623b      	str	r3, [r7, #32]
          break;
 8001f1e:	e029      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	3304      	adds	r3, #4
 8001f26:	623b      	str	r3, [r7, #32]
          break;
 8001f28:	e024      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	3308      	adds	r3, #8
 8001f30:	623b      	str	r3, [r7, #32]
          break;
 8001f32:	e01f      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	330c      	adds	r3, #12
 8001f3a:	623b      	str	r3, [r7, #32]
          break;
 8001f3c:	e01a      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d102      	bne.n	8001f4c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f46:	2304      	movs	r3, #4
 8001f48:	623b      	str	r3, [r7, #32]
          break;
 8001f4a:	e013      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d105      	bne.n	8001f60 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f54:	2308      	movs	r3, #8
 8001f56:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	69fa      	ldr	r2, [r7, #28]
 8001f5c:	611a      	str	r2, [r3, #16]
          break;
 8001f5e:	e009      	b.n	8001f74 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f60:	2308      	movs	r3, #8
 8001f62:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69fa      	ldr	r2, [r7, #28]
 8001f68:	615a      	str	r2, [r3, #20]
          break;
 8001f6a:	e003      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	623b      	str	r3, [r7, #32]
          break;
 8001f70:	e000      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          break;
 8001f72:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	2bff      	cmp	r3, #255	; 0xff
 8001f78:	d801      	bhi.n	8001f7e <HAL_GPIO_Init+0x13a>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	e001      	b.n	8001f82 <HAL_GPIO_Init+0x13e>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	3304      	adds	r3, #4
 8001f82:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	2bff      	cmp	r3, #255	; 0xff
 8001f88:	d802      	bhi.n	8001f90 <HAL_GPIO_Init+0x14c>
 8001f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	e002      	b.n	8001f96 <HAL_GPIO_Init+0x152>
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	3b08      	subs	r3, #8
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	210f      	movs	r1, #15
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	401a      	ands	r2, r3
 8001fa8:	6a39      	ldr	r1, [r7, #32]
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb0:	431a      	orrs	r2, r3
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f000 8090 	beq.w	80020e4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fc4:	4b56      	ldr	r3, [pc, #344]	; (8002120 <HAL_GPIO_Init+0x2dc>)
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	4a55      	ldr	r2, [pc, #340]	; (8002120 <HAL_GPIO_Init+0x2dc>)
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	6193      	str	r3, [r2, #24]
 8001fd0:	4b53      	ldr	r3, [pc, #332]	; (8002120 <HAL_GPIO_Init+0x2dc>)
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fdc:	4a51      	ldr	r2, [pc, #324]	; (8002124 <HAL_GPIO_Init+0x2e0>)
 8001fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe0:	089b      	lsrs	r3, r3, #2
 8001fe2:	3302      	adds	r3, #2
 8001fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fec:	f003 0303 	and.w	r3, r3, #3
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	220f      	movs	r2, #15
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a49      	ldr	r2, [pc, #292]	; (8002128 <HAL_GPIO_Init+0x2e4>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d00d      	beq.n	8002024 <HAL_GPIO_Init+0x1e0>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a48      	ldr	r2, [pc, #288]	; (800212c <HAL_GPIO_Init+0x2e8>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d007      	beq.n	8002020 <HAL_GPIO_Init+0x1dc>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a47      	ldr	r2, [pc, #284]	; (8002130 <HAL_GPIO_Init+0x2ec>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d101      	bne.n	800201c <HAL_GPIO_Init+0x1d8>
 8002018:	2302      	movs	r3, #2
 800201a:	e004      	b.n	8002026 <HAL_GPIO_Init+0x1e2>
 800201c:	2303      	movs	r3, #3
 800201e:	e002      	b.n	8002026 <HAL_GPIO_Init+0x1e2>
 8002020:	2301      	movs	r3, #1
 8002022:	e000      	b.n	8002026 <HAL_GPIO_Init+0x1e2>
 8002024:	2300      	movs	r3, #0
 8002026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002028:	f002 0203 	and.w	r2, r2, #3
 800202c:	0092      	lsls	r2, r2, #2
 800202e:	4093      	lsls	r3, r2
 8002030:	68fa      	ldr	r2, [r7, #12]
 8002032:	4313      	orrs	r3, r2
 8002034:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002036:	493b      	ldr	r1, [pc, #236]	; (8002124 <HAL_GPIO_Init+0x2e0>)
 8002038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203a:	089b      	lsrs	r3, r3, #2
 800203c:	3302      	adds	r3, #2
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d006      	beq.n	800205e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002050:	4b38      	ldr	r3, [pc, #224]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4937      	ldr	r1, [pc, #220]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	4313      	orrs	r3, r2
 800205a:	600b      	str	r3, [r1, #0]
 800205c:	e006      	b.n	800206c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800205e:	4b35      	ldr	r3, [pc, #212]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	43db      	mvns	r3, r3
 8002066:	4933      	ldr	r1, [pc, #204]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 8002068:	4013      	ands	r3, r2
 800206a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d006      	beq.n	8002086 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002078:	4b2e      	ldr	r3, [pc, #184]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	492d      	ldr	r1, [pc, #180]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	4313      	orrs	r3, r2
 8002082:	604b      	str	r3, [r1, #4]
 8002084:	e006      	b.n	8002094 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002086:	4b2b      	ldr	r3, [pc, #172]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	43db      	mvns	r3, r3
 800208e:	4929      	ldr	r1, [pc, #164]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 8002090:	4013      	ands	r3, r2
 8002092:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d006      	beq.n	80020ae <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020a0:	4b24      	ldr	r3, [pc, #144]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 80020a2:	689a      	ldr	r2, [r3, #8]
 80020a4:	4923      	ldr	r1, [pc, #140]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	608b      	str	r3, [r1, #8]
 80020ac:	e006      	b.n	80020bc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020ae:	4b21      	ldr	r3, [pc, #132]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	43db      	mvns	r3, r3
 80020b6:	491f      	ldr	r1, [pc, #124]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 80020b8:	4013      	ands	r3, r2
 80020ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d006      	beq.n	80020d6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020c8:	4b1a      	ldr	r3, [pc, #104]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 80020ca:	68da      	ldr	r2, [r3, #12]
 80020cc:	4919      	ldr	r1, [pc, #100]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	60cb      	str	r3, [r1, #12]
 80020d4:	e006      	b.n	80020e4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020d6:	4b17      	ldr	r3, [pc, #92]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 80020d8:	68da      	ldr	r2, [r3, #12]
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	43db      	mvns	r3, r3
 80020de:	4915      	ldr	r1, [pc, #84]	; (8002134 <HAL_GPIO_Init+0x2f0>)
 80020e0:	4013      	ands	r3, r2
 80020e2:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80020e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e6:	3301      	adds	r3, #1
 80020e8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f0:	fa22 f303 	lsr.w	r3, r2, r3
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	f47f aeaf 	bne.w	8001e58 <HAL_GPIO_Init+0x14>
  }
}
 80020fa:	bf00      	nop
 80020fc:	bf00      	nop
 80020fe:	372c      	adds	r7, #44	; 0x2c
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	10320000 	.word	0x10320000
 800210c:	10310000 	.word	0x10310000
 8002110:	10220000 	.word	0x10220000
 8002114:	10210000 	.word	0x10210000
 8002118:	10120000 	.word	0x10120000
 800211c:	10110000 	.word	0x10110000
 8002120:	40021000 	.word	0x40021000
 8002124:	40010000 	.word	0x40010000
 8002128:	40010800 	.word	0x40010800
 800212c:	40010c00 	.word	0x40010c00
 8002130:	40011000 	.word	0x40011000
 8002134:	40010400 	.word	0x40010400

08002138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	807b      	strh	r3, [r7, #2]
 8002144:	4613      	mov	r3, r2
 8002146:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002148:	787b      	ldrb	r3, [r7, #1]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d003      	beq.n	8002156 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800214e:	887a      	ldrh	r2, [r7, #2]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002154:	e003      	b.n	800215e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002156:	887b      	ldrh	r3, [r7, #2]
 8002158:	041a      	lsls	r2, r3, #16
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	611a      	str	r2, [r3, #16]
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr

08002168 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e26c      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	2b00      	cmp	r3, #0
 8002184:	f000 8087 	beq.w	8002296 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002188:	4b92      	ldr	r3, [pc, #584]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f003 030c 	and.w	r3, r3, #12
 8002190:	2b04      	cmp	r3, #4
 8002192:	d00c      	beq.n	80021ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002194:	4b8f      	ldr	r3, [pc, #572]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 030c 	and.w	r3, r3, #12
 800219c:	2b08      	cmp	r3, #8
 800219e:	d112      	bne.n	80021c6 <HAL_RCC_OscConfig+0x5e>
 80021a0:	4b8c      	ldr	r3, [pc, #560]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021ac:	d10b      	bne.n	80021c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ae:	4b89      	ldr	r3, [pc, #548]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d06c      	beq.n	8002294 <HAL_RCC_OscConfig+0x12c>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d168      	bne.n	8002294 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e246      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021ce:	d106      	bne.n	80021de <HAL_RCC_OscConfig+0x76>
 80021d0:	4b80      	ldr	r3, [pc, #512]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a7f      	ldr	r2, [pc, #508]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80021d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021da:	6013      	str	r3, [r2, #0]
 80021dc:	e02e      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d10c      	bne.n	8002200 <HAL_RCC_OscConfig+0x98>
 80021e6:	4b7b      	ldr	r3, [pc, #492]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a7a      	ldr	r2, [pc, #488]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80021ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	4b78      	ldr	r3, [pc, #480]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a77      	ldr	r2, [pc, #476]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80021f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	e01d      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002208:	d10c      	bne.n	8002224 <HAL_RCC_OscConfig+0xbc>
 800220a:	4b72      	ldr	r3, [pc, #456]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a71      	ldr	r2, [pc, #452]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 8002210:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	4b6f      	ldr	r3, [pc, #444]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a6e      	ldr	r2, [pc, #440]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 800221c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	e00b      	b.n	800223c <HAL_RCC_OscConfig+0xd4>
 8002224:	4b6b      	ldr	r3, [pc, #428]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a6a      	ldr	r2, [pc, #424]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 800222a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800222e:	6013      	str	r3, [r2, #0]
 8002230:	4b68      	ldr	r3, [pc, #416]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a67      	ldr	r2, [pc, #412]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 8002236:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800223a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d013      	beq.n	800226c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002244:	f7ff f8b0 	bl	80013a8 <HAL_GetTick>
 8002248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800224c:	f7ff f8ac 	bl	80013a8 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b64      	cmp	r3, #100	; 0x64
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e1fa      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800225e:	4b5d      	ldr	r3, [pc, #372]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d0f0      	beq.n	800224c <HAL_RCC_OscConfig+0xe4>
 800226a:	e014      	b.n	8002296 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226c:	f7ff f89c 	bl	80013a8 <HAL_GetTick>
 8002270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002274:	f7ff f898 	bl	80013a8 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b64      	cmp	r3, #100	; 0x64
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e1e6      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002286:	4b53      	ldr	r3, [pc, #332]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1f0      	bne.n	8002274 <HAL_RCC_OscConfig+0x10c>
 8002292:	e000      	b.n	8002296 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002294:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d063      	beq.n	800236a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022a2:	4b4c      	ldr	r3, [pc, #304]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f003 030c 	and.w	r3, r3, #12
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d00b      	beq.n	80022c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022ae:	4b49      	ldr	r3, [pc, #292]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f003 030c 	and.w	r3, r3, #12
 80022b6:	2b08      	cmp	r3, #8
 80022b8:	d11c      	bne.n	80022f4 <HAL_RCC_OscConfig+0x18c>
 80022ba:	4b46      	ldr	r3, [pc, #280]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d116      	bne.n	80022f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022c6:	4b43      	ldr	r3, [pc, #268]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d005      	beq.n	80022de <HAL_RCC_OscConfig+0x176>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	691b      	ldr	r3, [r3, #16]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d001      	beq.n	80022de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e1ba      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022de:	4b3d      	ldr	r3, [pc, #244]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	4939      	ldr	r1, [pc, #228]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80022ee:	4313      	orrs	r3, r2
 80022f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022f2:	e03a      	b.n	800236a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	691b      	ldr	r3, [r3, #16]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d020      	beq.n	800233e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022fc:	4b36      	ldr	r3, [pc, #216]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 80022fe:	2201      	movs	r2, #1
 8002300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002302:	f7ff f851 	bl	80013a8 <HAL_GetTick>
 8002306:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800230a:	f7ff f84d 	bl	80013a8 <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e19b      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800231c:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0f0      	beq.n	800230a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002328:	4b2a      	ldr	r3, [pc, #168]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	695b      	ldr	r3, [r3, #20]
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	4927      	ldr	r1, [pc, #156]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 8002338:	4313      	orrs	r3, r2
 800233a:	600b      	str	r3, [r1, #0]
 800233c:	e015      	b.n	800236a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800233e:	4b26      	ldr	r3, [pc, #152]	; (80023d8 <HAL_RCC_OscConfig+0x270>)
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002344:	f7ff f830 	bl	80013a8 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800234c:	f7ff f82c 	bl	80013a8 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e17a      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800235e:	4b1d      	ldr	r3, [pc, #116]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f0      	bne.n	800234c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0308 	and.w	r3, r3, #8
 8002372:	2b00      	cmp	r3, #0
 8002374:	d03a      	beq.n	80023ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d019      	beq.n	80023b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800237e:	4b17      	ldr	r3, [pc, #92]	; (80023dc <HAL_RCC_OscConfig+0x274>)
 8002380:	2201      	movs	r2, #1
 8002382:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002384:	f7ff f810 	bl	80013a8 <HAL_GetTick>
 8002388:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800238c:	f7ff f80c 	bl	80013a8 <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b02      	cmp	r3, #2
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e15a      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800239e:	4b0d      	ldr	r3, [pc, #52]	; (80023d4 <HAL_RCC_OscConfig+0x26c>)
 80023a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d0f0      	beq.n	800238c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023aa:	2001      	movs	r0, #1
 80023ac:	f000 fac4 	bl	8002938 <RCC_Delay>
 80023b0:	e01c      	b.n	80023ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023b2:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <HAL_RCC_OscConfig+0x274>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b8:	f7fe fff6 	bl	80013a8 <HAL_GetTick>
 80023bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023be:	e00f      	b.n	80023e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023c0:	f7fe fff2 	bl	80013a8 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d908      	bls.n	80023e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e140      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
 80023d2:	bf00      	nop
 80023d4:	40021000 	.word	0x40021000
 80023d8:	42420000 	.word	0x42420000
 80023dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023e0:	4b9e      	ldr	r3, [pc, #632]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80023e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d1e9      	bne.n	80023c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0304 	and.w	r3, r3, #4
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f000 80a6 	beq.w	8002546 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023fa:	2300      	movs	r3, #0
 80023fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023fe:	4b97      	ldr	r3, [pc, #604]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d10d      	bne.n	8002426 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800240a:	4b94      	ldr	r3, [pc, #592]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	4a93      	ldr	r2, [pc, #588]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002410:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002414:	61d3      	str	r3, [r2, #28]
 8002416:	4b91      	ldr	r3, [pc, #580]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800241e:	60bb      	str	r3, [r7, #8]
 8002420:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002422:	2301      	movs	r3, #1
 8002424:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002426:	4b8e      	ldr	r3, [pc, #568]	; (8002660 <HAL_RCC_OscConfig+0x4f8>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800242e:	2b00      	cmp	r3, #0
 8002430:	d118      	bne.n	8002464 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002432:	4b8b      	ldr	r3, [pc, #556]	; (8002660 <HAL_RCC_OscConfig+0x4f8>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a8a      	ldr	r2, [pc, #552]	; (8002660 <HAL_RCC_OscConfig+0x4f8>)
 8002438:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800243c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800243e:	f7fe ffb3 	bl	80013a8 <HAL_GetTick>
 8002442:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002444:	e008      	b.n	8002458 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002446:	f7fe ffaf 	bl	80013a8 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	2b64      	cmp	r3, #100	; 0x64
 8002452:	d901      	bls.n	8002458 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	e0fd      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002458:	4b81      	ldr	r3, [pc, #516]	; (8002660 <HAL_RCC_OscConfig+0x4f8>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002460:	2b00      	cmp	r3, #0
 8002462:	d0f0      	beq.n	8002446 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	2b01      	cmp	r3, #1
 800246a:	d106      	bne.n	800247a <HAL_RCC_OscConfig+0x312>
 800246c:	4b7b      	ldr	r3, [pc, #492]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 800246e:	6a1b      	ldr	r3, [r3, #32]
 8002470:	4a7a      	ldr	r2, [pc, #488]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002472:	f043 0301 	orr.w	r3, r3, #1
 8002476:	6213      	str	r3, [r2, #32]
 8002478:	e02d      	b.n	80024d6 <HAL_RCC_OscConfig+0x36e>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10c      	bne.n	800249c <HAL_RCC_OscConfig+0x334>
 8002482:	4b76      	ldr	r3, [pc, #472]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	4a75      	ldr	r2, [pc, #468]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002488:	f023 0301 	bic.w	r3, r3, #1
 800248c:	6213      	str	r3, [r2, #32]
 800248e:	4b73      	ldr	r3, [pc, #460]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002490:	6a1b      	ldr	r3, [r3, #32]
 8002492:	4a72      	ldr	r2, [pc, #456]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002494:	f023 0304 	bic.w	r3, r3, #4
 8002498:	6213      	str	r3, [r2, #32]
 800249a:	e01c      	b.n	80024d6 <HAL_RCC_OscConfig+0x36e>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	2b05      	cmp	r3, #5
 80024a2:	d10c      	bne.n	80024be <HAL_RCC_OscConfig+0x356>
 80024a4:	4b6d      	ldr	r3, [pc, #436]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	4a6c      	ldr	r2, [pc, #432]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80024aa:	f043 0304 	orr.w	r3, r3, #4
 80024ae:	6213      	str	r3, [r2, #32]
 80024b0:	4b6a      	ldr	r3, [pc, #424]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	4a69      	ldr	r2, [pc, #420]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80024b6:	f043 0301 	orr.w	r3, r3, #1
 80024ba:	6213      	str	r3, [r2, #32]
 80024bc:	e00b      	b.n	80024d6 <HAL_RCC_OscConfig+0x36e>
 80024be:	4b67      	ldr	r3, [pc, #412]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	4a66      	ldr	r2, [pc, #408]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80024c4:	f023 0301 	bic.w	r3, r3, #1
 80024c8:	6213      	str	r3, [r2, #32]
 80024ca:	4b64      	ldr	r3, [pc, #400]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80024cc:	6a1b      	ldr	r3, [r3, #32]
 80024ce:	4a63      	ldr	r2, [pc, #396]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80024d0:	f023 0304 	bic.w	r3, r3, #4
 80024d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d015      	beq.n	800250a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024de:	f7fe ff63 	bl	80013a8 <HAL_GetTick>
 80024e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024e4:	e00a      	b.n	80024fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024e6:	f7fe ff5f 	bl	80013a8 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e0ab      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024fc:	4b57      	ldr	r3, [pc, #348]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80024fe:	6a1b      	ldr	r3, [r3, #32]
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d0ee      	beq.n	80024e6 <HAL_RCC_OscConfig+0x37e>
 8002508:	e014      	b.n	8002534 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800250a:	f7fe ff4d 	bl	80013a8 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002510:	e00a      	b.n	8002528 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002512:	f7fe ff49 	bl	80013a8 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002520:	4293      	cmp	r3, r2
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e095      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002528:	4b4c      	ldr	r3, [pc, #304]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d1ee      	bne.n	8002512 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002534:	7dfb      	ldrb	r3, [r7, #23]
 8002536:	2b01      	cmp	r3, #1
 8002538:	d105      	bne.n	8002546 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800253a:	4b48      	ldr	r3, [pc, #288]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	4a47      	ldr	r2, [pc, #284]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002540:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002544:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	69db      	ldr	r3, [r3, #28]
 800254a:	2b00      	cmp	r3, #0
 800254c:	f000 8081 	beq.w	8002652 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002550:	4b42      	ldr	r3, [pc, #264]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f003 030c 	and.w	r3, r3, #12
 8002558:	2b08      	cmp	r3, #8
 800255a:	d061      	beq.n	8002620 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	69db      	ldr	r3, [r3, #28]
 8002560:	2b02      	cmp	r3, #2
 8002562:	d146      	bne.n	80025f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002564:	4b3f      	ldr	r3, [pc, #252]	; (8002664 <HAL_RCC_OscConfig+0x4fc>)
 8002566:	2200      	movs	r2, #0
 8002568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800256a:	f7fe ff1d 	bl	80013a8 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002572:	f7fe ff19 	bl	80013a8 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e067      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002584:	4b35      	ldr	r3, [pc, #212]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1f0      	bne.n	8002572 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002598:	d108      	bne.n	80025ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800259a:	4b30      	ldr	r3, [pc, #192]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	492d      	ldr	r1, [pc, #180]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025ac:	4b2b      	ldr	r3, [pc, #172]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a19      	ldr	r1, [r3, #32]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025bc:	430b      	orrs	r3, r1
 80025be:	4927      	ldr	r1, [pc, #156]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025c4:	4b27      	ldr	r3, [pc, #156]	; (8002664 <HAL_RCC_OscConfig+0x4fc>)
 80025c6:	2201      	movs	r2, #1
 80025c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ca:	f7fe feed 	bl	80013a8 <HAL_GetTick>
 80025ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d2:	f7fe fee9 	bl	80013a8 <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e037      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025e4:	4b1d      	ldr	r3, [pc, #116]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d0f0      	beq.n	80025d2 <HAL_RCC_OscConfig+0x46a>
 80025f0:	e02f      	b.n	8002652 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025f2:	4b1c      	ldr	r3, [pc, #112]	; (8002664 <HAL_RCC_OscConfig+0x4fc>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f8:	f7fe fed6 	bl	80013a8 <HAL_GetTick>
 80025fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025fe:	e008      	b.n	8002612 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002600:	f7fe fed2 	bl	80013a8 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b02      	cmp	r3, #2
 800260c:	d901      	bls.n	8002612 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e020      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002612:	4b12      	ldr	r3, [pc, #72]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1f0      	bne.n	8002600 <HAL_RCC_OscConfig+0x498>
 800261e:	e018      	b.n	8002652 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d101      	bne.n	800262c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e013      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800262c:	4b0b      	ldr	r3, [pc, #44]	; (800265c <HAL_RCC_OscConfig+0x4f4>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a1b      	ldr	r3, [r3, #32]
 800263c:	429a      	cmp	r2, r3
 800263e:	d106      	bne.n	800264e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800264a:	429a      	cmp	r2, r3
 800264c:	d001      	beq.n	8002652 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e000      	b.n	8002654 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40021000 	.word	0x40021000
 8002660:	40007000 	.word	0x40007000
 8002664:	42420060 	.word	0x42420060

08002668 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d101      	bne.n	800267c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e0d0      	b.n	800281e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800267c:	4b6a      	ldr	r3, [pc, #424]	; (8002828 <HAL_RCC_ClockConfig+0x1c0>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0307 	and.w	r3, r3, #7
 8002684:	683a      	ldr	r2, [r7, #0]
 8002686:	429a      	cmp	r2, r3
 8002688:	d910      	bls.n	80026ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800268a:	4b67      	ldr	r3, [pc, #412]	; (8002828 <HAL_RCC_ClockConfig+0x1c0>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f023 0207 	bic.w	r2, r3, #7
 8002692:	4965      	ldr	r1, [pc, #404]	; (8002828 <HAL_RCC_ClockConfig+0x1c0>)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	4313      	orrs	r3, r2
 8002698:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800269a:	4b63      	ldr	r3, [pc, #396]	; (8002828 <HAL_RCC_ClockConfig+0x1c0>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0307 	and.w	r3, r3, #7
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d001      	beq.n	80026ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e0b8      	b.n	800281e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d020      	beq.n	80026fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d005      	beq.n	80026d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026c4:	4b59      	ldr	r3, [pc, #356]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	4a58      	ldr	r2, [pc, #352]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 80026ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0308 	and.w	r3, r3, #8
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d005      	beq.n	80026e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026dc:	4b53      	ldr	r3, [pc, #332]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	4a52      	ldr	r2, [pc, #328]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 80026e2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026e8:	4b50      	ldr	r3, [pc, #320]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	494d      	ldr	r1, [pc, #308]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 80026f6:	4313      	orrs	r3, r2
 80026f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d040      	beq.n	8002788 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	2b01      	cmp	r3, #1
 800270c:	d107      	bne.n	800271e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800270e:	4b47      	ldr	r3, [pc, #284]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d115      	bne.n	8002746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e07f      	b.n	800281e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	2b02      	cmp	r3, #2
 8002724:	d107      	bne.n	8002736 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002726:	4b41      	ldr	r3, [pc, #260]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d109      	bne.n	8002746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e073      	b.n	800281e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002736:	4b3d      	ldr	r3, [pc, #244]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d101      	bne.n	8002746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e06b      	b.n	800281e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002746:	4b39      	ldr	r3, [pc, #228]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f023 0203 	bic.w	r2, r3, #3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	4936      	ldr	r1, [pc, #216]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 8002754:	4313      	orrs	r3, r2
 8002756:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002758:	f7fe fe26 	bl	80013a8 <HAL_GetTick>
 800275c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800275e:	e00a      	b.n	8002776 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002760:	f7fe fe22 	bl	80013a8 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	f241 3288 	movw	r2, #5000	; 0x1388
 800276e:	4293      	cmp	r3, r2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e053      	b.n	800281e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002776:	4b2d      	ldr	r3, [pc, #180]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	f003 020c 	and.w	r2, r3, #12
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	429a      	cmp	r2, r3
 8002786:	d1eb      	bne.n	8002760 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002788:	4b27      	ldr	r3, [pc, #156]	; (8002828 <HAL_RCC_ClockConfig+0x1c0>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	429a      	cmp	r2, r3
 8002794:	d210      	bcs.n	80027b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002796:	4b24      	ldr	r3, [pc, #144]	; (8002828 <HAL_RCC_ClockConfig+0x1c0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f023 0207 	bic.w	r2, r3, #7
 800279e:	4922      	ldr	r1, [pc, #136]	; (8002828 <HAL_RCC_ClockConfig+0x1c0>)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a6:	4b20      	ldr	r3, [pc, #128]	; (8002828 <HAL_RCC_ClockConfig+0x1c0>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	683a      	ldr	r2, [r7, #0]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d001      	beq.n	80027b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e032      	b.n	800281e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0304 	and.w	r3, r3, #4
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d008      	beq.n	80027d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027c4:	4b19      	ldr	r3, [pc, #100]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	4916      	ldr	r1, [pc, #88]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0308 	and.w	r3, r3, #8
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d009      	beq.n	80027f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027e2:	4b12      	ldr	r3, [pc, #72]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	00db      	lsls	r3, r3, #3
 80027f0:	490e      	ldr	r1, [pc, #56]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027f6:	f000 f821 	bl	800283c <HAL_RCC_GetSysClockFreq>
 80027fa:	4602      	mov	r2, r0
 80027fc:	4b0b      	ldr	r3, [pc, #44]	; (800282c <HAL_RCC_ClockConfig+0x1c4>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	091b      	lsrs	r3, r3, #4
 8002802:	f003 030f 	and.w	r3, r3, #15
 8002806:	490a      	ldr	r1, [pc, #40]	; (8002830 <HAL_RCC_ClockConfig+0x1c8>)
 8002808:	5ccb      	ldrb	r3, [r1, r3]
 800280a:	fa22 f303 	lsr.w	r3, r2, r3
 800280e:	4a09      	ldr	r2, [pc, #36]	; (8002834 <HAL_RCC_ClockConfig+0x1cc>)
 8002810:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002812:	4b09      	ldr	r3, [pc, #36]	; (8002838 <HAL_RCC_ClockConfig+0x1d0>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f7fe fd84 	bl	8001324 <HAL_InitTick>

  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	40022000 	.word	0x40022000
 800282c:	40021000 	.word	0x40021000
 8002830:	080056f4 	.word	0x080056f4
 8002834:	20000000 	.word	0x20000000
 8002838:	20000004 	.word	0x20000004

0800283c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800283c:	b490      	push	{r4, r7}
 800283e:	b08a      	sub	sp, #40	; 0x28
 8002840:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002842:	4b2a      	ldr	r3, [pc, #168]	; (80028ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8002844:	1d3c      	adds	r4, r7, #4
 8002846:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002848:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800284c:	f240 2301 	movw	r3, #513	; 0x201
 8002850:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002852:	2300      	movs	r3, #0
 8002854:	61fb      	str	r3, [r7, #28]
 8002856:	2300      	movs	r3, #0
 8002858:	61bb      	str	r3, [r7, #24]
 800285a:	2300      	movs	r3, #0
 800285c:	627b      	str	r3, [r7, #36]	; 0x24
 800285e:	2300      	movs	r3, #0
 8002860:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002862:	2300      	movs	r3, #0
 8002864:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002866:	4b22      	ldr	r3, [pc, #136]	; (80028f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	f003 030c 	and.w	r3, r3, #12
 8002872:	2b04      	cmp	r3, #4
 8002874:	d002      	beq.n	800287c <HAL_RCC_GetSysClockFreq+0x40>
 8002876:	2b08      	cmp	r3, #8
 8002878:	d003      	beq.n	8002882 <HAL_RCC_GetSysClockFreq+0x46>
 800287a:	e02d      	b.n	80028d8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800287c:	4b1d      	ldr	r3, [pc, #116]	; (80028f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800287e:	623b      	str	r3, [r7, #32]
      break;
 8002880:	e02d      	b.n	80028de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	0c9b      	lsrs	r3, r3, #18
 8002886:	f003 030f 	and.w	r3, r3, #15
 800288a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800288e:	4413      	add	r3, r2
 8002890:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002894:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d013      	beq.n	80028c8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028a0:	4b13      	ldr	r3, [pc, #76]	; (80028f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	0c5b      	lsrs	r3, r3, #17
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80028ae:	4413      	add	r3, r2
 80028b0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80028b4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	4a0e      	ldr	r2, [pc, #56]	; (80028f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028ba:	fb02 f203 	mul.w	r2, r2, r3
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c4:	627b      	str	r3, [r7, #36]	; 0x24
 80028c6:	e004      	b.n	80028d2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	4a0b      	ldr	r2, [pc, #44]	; (80028f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80028cc:	fb02 f303 	mul.w	r3, r2, r3
 80028d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80028d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d4:	623b      	str	r3, [r7, #32]
      break;
 80028d6:	e002      	b.n	80028de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028d8:	4b06      	ldr	r3, [pc, #24]	; (80028f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028da:	623b      	str	r3, [r7, #32]
      break;
 80028dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028de:	6a3b      	ldr	r3, [r7, #32]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3728      	adds	r7, #40	; 0x28
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bc90      	pop	{r4, r7}
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	080056d4 	.word	0x080056d4
 80028f0:	40021000 	.word	0x40021000
 80028f4:	007a1200 	.word	0x007a1200
 80028f8:	003d0900 	.word	0x003d0900

080028fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002900:	4b02      	ldr	r3, [pc, #8]	; (800290c <HAL_RCC_GetHCLKFreq+0x10>)
 8002902:	681b      	ldr	r3, [r3, #0]
}
 8002904:	4618      	mov	r0, r3
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr
 800290c:	20000000 	.word	0x20000000

08002910 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002914:	f7ff fff2 	bl	80028fc <HAL_RCC_GetHCLKFreq>
 8002918:	4602      	mov	r2, r0
 800291a:	4b05      	ldr	r3, [pc, #20]	; (8002930 <HAL_RCC_GetPCLK2Freq+0x20>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	0adb      	lsrs	r3, r3, #11
 8002920:	f003 0307 	and.w	r3, r3, #7
 8002924:	4903      	ldr	r1, [pc, #12]	; (8002934 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002926:	5ccb      	ldrb	r3, [r1, r3]
 8002928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800292c:	4618      	mov	r0, r3
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40021000 	.word	0x40021000
 8002934:	08005704 	.word	0x08005704

08002938 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002940:	4b0a      	ldr	r3, [pc, #40]	; (800296c <RCC_Delay+0x34>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a0a      	ldr	r2, [pc, #40]	; (8002970 <RCC_Delay+0x38>)
 8002946:	fba2 2303 	umull	r2, r3, r2, r3
 800294a:	0a5b      	lsrs	r3, r3, #9
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	fb02 f303 	mul.w	r3, r2, r3
 8002952:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002954:	bf00      	nop
  }
  while (Delay --);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	1e5a      	subs	r2, r3, #1
 800295a:	60fa      	str	r2, [r7, #12]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1f9      	bne.n	8002954 <RCC_Delay+0x1c>
}
 8002960:	bf00      	nop
 8002962:	bf00      	nop
 8002964:	3714      	adds	r7, #20
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr
 800296c:	20000000 	.word	0x20000000
 8002970:	10624dd3 	.word	0x10624dd3

08002974 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800297c:	2300      	movs	r3, #0
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	2300      	movs	r3, #0
 8002982:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	2b00      	cmp	r3, #0
 800298e:	d07d      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002990:	2300      	movs	r3, #0
 8002992:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002994:	4b4f      	ldr	r3, [pc, #316]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002996:	69db      	ldr	r3, [r3, #28]
 8002998:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d10d      	bne.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029a0:	4b4c      	ldr	r3, [pc, #304]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029a2:	69db      	ldr	r3, [r3, #28]
 80029a4:	4a4b      	ldr	r2, [pc, #300]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029aa:	61d3      	str	r3, [r2, #28]
 80029ac:	4b49      	ldr	r3, [pc, #292]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029ae:	69db      	ldr	r3, [r3, #28]
 80029b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b4:	60bb      	str	r3, [r7, #8]
 80029b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029b8:	2301      	movs	r3, #1
 80029ba:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029bc:	4b46      	ldr	r3, [pc, #280]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d118      	bne.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029c8:	4b43      	ldr	r3, [pc, #268]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a42      	ldr	r2, [pc, #264]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029d4:	f7fe fce8 	bl	80013a8 <HAL_GetTick>
 80029d8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029da:	e008      	b.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029dc:	f7fe fce4 	bl	80013a8 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	2b64      	cmp	r3, #100	; 0x64
 80029e8:	d901      	bls.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e06d      	b.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ee:	4b3a      	ldr	r3, [pc, #232]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d0f0      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029fa:	4b36      	ldr	r3, [pc, #216]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029fc:	6a1b      	ldr	r3, [r3, #32]
 80029fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a02:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d02e      	beq.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d027      	beq.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a18:	4b2e      	ldr	r3, [pc, #184]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a20:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a22:	4b2e      	ldr	r3, [pc, #184]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002a24:	2201      	movs	r2, #1
 8002a26:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a28:	4b2c      	ldr	r3, [pc, #176]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002a2e:	4a29      	ldr	r2, [pc, #164]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d014      	beq.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3e:	f7fe fcb3 	bl	80013a8 <HAL_GetTick>
 8002a42:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a44:	e00a      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a46:	f7fe fcaf 	bl	80013a8 <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d901      	bls.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e036      	b.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a5c:	4b1d      	ldr	r3, [pc, #116]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a5e:	6a1b      	ldr	r3, [r3, #32]
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d0ee      	beq.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a68:	4b1a      	ldr	r3, [pc, #104]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	4917      	ldr	r1, [pc, #92]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a7a:	7dfb      	ldrb	r3, [r7, #23]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d105      	bne.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a80:	4b14      	ldr	r3, [pc, #80]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a82:	69db      	ldr	r3, [r3, #28]
 8002a84:	4a13      	ldr	r2, [pc, #76]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a8a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d008      	beq.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a98:	4b0e      	ldr	r3, [pc, #56]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	490b      	ldr	r1, [pc, #44]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0310 	and.w	r3, r3, #16
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d008      	beq.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ab6:	4b07      	ldr	r3, [pc, #28]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	4904      	ldr	r1, [pc, #16]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	40007000 	.word	0x40007000
 8002adc:	42420440 	.word	0x42420440

08002ae0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002ae0:	b590      	push	{r4, r7, lr}
 8002ae2:	b08d      	sub	sp, #52	; 0x34
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002ae8:	4b5a      	ldr	r3, [pc, #360]	; (8002c54 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002aea:	f107 040c 	add.w	r4, r7, #12
 8002aee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002af0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002af4:	f240 2301 	movw	r3, #513	; 0x201
 8002af8:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002afa:	2300      	movs	r3, #0
 8002afc:	627b      	str	r3, [r7, #36]	; 0x24
 8002afe:	2300      	movs	r3, #0
 8002b00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b02:	2300      	movs	r3, #0
 8002b04:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002b06:	2300      	movs	r3, #0
 8002b08:	61fb      	str	r3, [r7, #28]
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2b10      	cmp	r3, #16
 8002b12:	d00a      	beq.n	8002b2a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b10      	cmp	r3, #16
 8002b18:	f200 8091 	bhi.w	8002c3e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d04c      	beq.n	8002bbc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d07c      	beq.n	8002c22 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002b28:	e089      	b.n	8002c3e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8002b2a:	4b4b      	ldr	r3, [pc, #300]	; (8002c58 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002b30:	4b49      	ldr	r3, [pc, #292]	; (8002c58 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 8082 	beq.w	8002c42 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	0c9b      	lsrs	r3, r3, #18
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002b4a:	4413      	add	r3, r2
 8002b4c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002b50:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d018      	beq.n	8002b8e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b5c:	4b3e      	ldr	r3, [pc, #248]	; (8002c58 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	0c5b      	lsrs	r3, r3, #17
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002b6a:	4413      	add	r3, r2
 8002b6c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002b70:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00d      	beq.n	8002b98 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002b7c:	4a37      	ldr	r2, [pc, #220]	; (8002c5c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8002b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b80:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b84:	6a3b      	ldr	r3, [r7, #32]
 8002b86:	fb02 f303 	mul.w	r3, r2, r3
 8002b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b8c:	e004      	b.n	8002b98 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b8e:	6a3b      	ldr	r3, [r7, #32]
 8002b90:	4a33      	ldr	r2, [pc, #204]	; (8002c60 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8002b92:	fb02 f303 	mul.w	r3, r2, r3
 8002b96:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002b98:	4b2f      	ldr	r3, [pc, #188]	; (8002c58 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ba0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ba4:	d102      	bne.n	8002bac <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8002ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ba8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002baa:	e04a      	b.n	8002c42 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8002bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	4a2c      	ldr	r2, [pc, #176]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8002bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb6:	085b      	lsrs	r3, r3, #1
 8002bb8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002bba:	e042      	b.n	8002c42 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8002bbc:	4b26      	ldr	r3, [pc, #152]	; (8002c58 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bcc:	d108      	bne.n	8002be0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d003      	beq.n	8002be0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8002bd8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bde:	e01f      	b.n	8002c20 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002be6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bea:	d109      	bne.n	8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8002bec:	4b1a      	ldr	r3, [pc, #104]	; (8002c58 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf0:	f003 0302 	and.w	r3, r3, #2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d003      	beq.n	8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8002bf8:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002bfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bfe:	e00f      	b.n	8002c20 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002c0a:	d11c      	bne.n	8002c46 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8002c0c:	4b12      	ldr	r3, [pc, #72]	; (8002c58 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d016      	beq.n	8002c46 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8002c18:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002c1c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002c1e:	e012      	b.n	8002c46 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8002c20:	e011      	b.n	8002c46 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002c22:	f7ff fe75 	bl	8002910 <HAL_RCC_GetPCLK2Freq>
 8002c26:	4602      	mov	r2, r0
 8002c28:	4b0b      	ldr	r3, [pc, #44]	; (8002c58 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	0b9b      	lsrs	r3, r3, #14
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	3301      	adds	r3, #1
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002c3c:	e004      	b.n	8002c48 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8002c3e:	bf00      	nop
 8002c40:	e002      	b.n	8002c48 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8002c42:	bf00      	nop
 8002c44:	e000      	b.n	8002c48 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8002c46:	bf00      	nop
    }
  }
  return (frequency);
 8002c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3734      	adds	r7, #52	; 0x34
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd90      	pop	{r4, r7, pc}
 8002c52:	bf00      	nop
 8002c54:	080056e4 	.word	0x080056e4
 8002c58:	40021000 	.word	0x40021000
 8002c5c:	007a1200 	.word	0x007a1200
 8002c60:	003d0900 	.word	0x003d0900
 8002c64:	aaaaaaab 	.word	0xaaaaaaab

08002c68 <__errno>:
 8002c68:	4b01      	ldr	r3, [pc, #4]	; (8002c70 <__errno+0x8>)
 8002c6a:	6818      	ldr	r0, [r3, #0]
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	2000000c 	.word	0x2000000c

08002c74 <__libc_init_array>:
 8002c74:	b570      	push	{r4, r5, r6, lr}
 8002c76:	2600      	movs	r6, #0
 8002c78:	4d0c      	ldr	r5, [pc, #48]	; (8002cac <__libc_init_array+0x38>)
 8002c7a:	4c0d      	ldr	r4, [pc, #52]	; (8002cb0 <__libc_init_array+0x3c>)
 8002c7c:	1b64      	subs	r4, r4, r5
 8002c7e:	10a4      	asrs	r4, r4, #2
 8002c80:	42a6      	cmp	r6, r4
 8002c82:	d109      	bne.n	8002c98 <__libc_init_array+0x24>
 8002c84:	f002 fd0e 	bl	80056a4 <_init>
 8002c88:	2600      	movs	r6, #0
 8002c8a:	4d0a      	ldr	r5, [pc, #40]	; (8002cb4 <__libc_init_array+0x40>)
 8002c8c:	4c0a      	ldr	r4, [pc, #40]	; (8002cb8 <__libc_init_array+0x44>)
 8002c8e:	1b64      	subs	r4, r4, r5
 8002c90:	10a4      	asrs	r4, r4, #2
 8002c92:	42a6      	cmp	r6, r4
 8002c94:	d105      	bne.n	8002ca2 <__libc_init_array+0x2e>
 8002c96:	bd70      	pop	{r4, r5, r6, pc}
 8002c98:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c9c:	4798      	blx	r3
 8002c9e:	3601      	adds	r6, #1
 8002ca0:	e7ee      	b.n	8002c80 <__libc_init_array+0xc>
 8002ca2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ca6:	4798      	blx	r3
 8002ca8:	3601      	adds	r6, #1
 8002caa:	e7f2      	b.n	8002c92 <__libc_init_array+0x1e>
 8002cac:	08005aec 	.word	0x08005aec
 8002cb0:	08005aec 	.word	0x08005aec
 8002cb4:	08005aec 	.word	0x08005aec
 8002cb8:	08005af0 	.word	0x08005af0

08002cbc <memset>:
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	4402      	add	r2, r0
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d100      	bne.n	8002cc6 <memset+0xa>
 8002cc4:	4770      	bx	lr
 8002cc6:	f803 1b01 	strb.w	r1, [r3], #1
 8002cca:	e7f9      	b.n	8002cc0 <memset+0x4>

08002ccc <__cvt>:
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cd2:	461f      	mov	r7, r3
 8002cd4:	bfbb      	ittet	lt
 8002cd6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002cda:	461f      	movlt	r7, r3
 8002cdc:	2300      	movge	r3, #0
 8002cde:	232d      	movlt	r3, #45	; 0x2d
 8002ce0:	b088      	sub	sp, #32
 8002ce2:	4614      	mov	r4, r2
 8002ce4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002ce6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002ce8:	7013      	strb	r3, [r2, #0]
 8002cea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002cec:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002cf0:	f023 0820 	bic.w	r8, r3, #32
 8002cf4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002cf8:	d005      	beq.n	8002d06 <__cvt+0x3a>
 8002cfa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002cfe:	d100      	bne.n	8002d02 <__cvt+0x36>
 8002d00:	3501      	adds	r5, #1
 8002d02:	2302      	movs	r3, #2
 8002d04:	e000      	b.n	8002d08 <__cvt+0x3c>
 8002d06:	2303      	movs	r3, #3
 8002d08:	aa07      	add	r2, sp, #28
 8002d0a:	9204      	str	r2, [sp, #16]
 8002d0c:	aa06      	add	r2, sp, #24
 8002d0e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002d12:	e9cd 3500 	strd	r3, r5, [sp]
 8002d16:	4622      	mov	r2, r4
 8002d18:	463b      	mov	r3, r7
 8002d1a:	f000 fcdd 	bl	80036d8 <_dtoa_r>
 8002d1e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002d22:	4606      	mov	r6, r0
 8002d24:	d102      	bne.n	8002d2c <__cvt+0x60>
 8002d26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002d28:	07db      	lsls	r3, r3, #31
 8002d2a:	d522      	bpl.n	8002d72 <__cvt+0xa6>
 8002d2c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002d30:	eb06 0905 	add.w	r9, r6, r5
 8002d34:	d110      	bne.n	8002d58 <__cvt+0x8c>
 8002d36:	7833      	ldrb	r3, [r6, #0]
 8002d38:	2b30      	cmp	r3, #48	; 0x30
 8002d3a:	d10a      	bne.n	8002d52 <__cvt+0x86>
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	2300      	movs	r3, #0
 8002d40:	4620      	mov	r0, r4
 8002d42:	4639      	mov	r1, r7
 8002d44:	f7fd fe30 	bl	80009a8 <__aeabi_dcmpeq>
 8002d48:	b918      	cbnz	r0, 8002d52 <__cvt+0x86>
 8002d4a:	f1c5 0501 	rsb	r5, r5, #1
 8002d4e:	f8ca 5000 	str.w	r5, [sl]
 8002d52:	f8da 3000 	ldr.w	r3, [sl]
 8002d56:	4499      	add	r9, r3
 8002d58:	2200      	movs	r2, #0
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	4620      	mov	r0, r4
 8002d5e:	4639      	mov	r1, r7
 8002d60:	f7fd fe22 	bl	80009a8 <__aeabi_dcmpeq>
 8002d64:	b108      	cbz	r0, 8002d6a <__cvt+0x9e>
 8002d66:	f8cd 901c 	str.w	r9, [sp, #28]
 8002d6a:	2230      	movs	r2, #48	; 0x30
 8002d6c:	9b07      	ldr	r3, [sp, #28]
 8002d6e:	454b      	cmp	r3, r9
 8002d70:	d307      	bcc.n	8002d82 <__cvt+0xb6>
 8002d72:	4630      	mov	r0, r6
 8002d74:	9b07      	ldr	r3, [sp, #28]
 8002d76:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002d78:	1b9b      	subs	r3, r3, r6
 8002d7a:	6013      	str	r3, [r2, #0]
 8002d7c:	b008      	add	sp, #32
 8002d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d82:	1c59      	adds	r1, r3, #1
 8002d84:	9107      	str	r1, [sp, #28]
 8002d86:	701a      	strb	r2, [r3, #0]
 8002d88:	e7f0      	b.n	8002d6c <__cvt+0xa0>

08002d8a <__exponent>:
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d8e:	2900      	cmp	r1, #0
 8002d90:	f803 2b02 	strb.w	r2, [r3], #2
 8002d94:	bfb6      	itet	lt
 8002d96:	222d      	movlt	r2, #45	; 0x2d
 8002d98:	222b      	movge	r2, #43	; 0x2b
 8002d9a:	4249      	neglt	r1, r1
 8002d9c:	2909      	cmp	r1, #9
 8002d9e:	7042      	strb	r2, [r0, #1]
 8002da0:	dd2b      	ble.n	8002dfa <__exponent+0x70>
 8002da2:	f10d 0407 	add.w	r4, sp, #7
 8002da6:	46a4      	mov	ip, r4
 8002da8:	270a      	movs	r7, #10
 8002daa:	fb91 f6f7 	sdiv	r6, r1, r7
 8002dae:	460a      	mov	r2, r1
 8002db0:	46a6      	mov	lr, r4
 8002db2:	fb07 1516 	mls	r5, r7, r6, r1
 8002db6:	2a63      	cmp	r2, #99	; 0x63
 8002db8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8002dbc:	4631      	mov	r1, r6
 8002dbe:	f104 34ff 	add.w	r4, r4, #4294967295
 8002dc2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002dc6:	dcf0      	bgt.n	8002daa <__exponent+0x20>
 8002dc8:	3130      	adds	r1, #48	; 0x30
 8002dca:	f1ae 0502 	sub.w	r5, lr, #2
 8002dce:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002dd2:	4629      	mov	r1, r5
 8002dd4:	1c44      	adds	r4, r0, #1
 8002dd6:	4561      	cmp	r1, ip
 8002dd8:	d30a      	bcc.n	8002df0 <__exponent+0x66>
 8002dda:	f10d 0209 	add.w	r2, sp, #9
 8002dde:	eba2 020e 	sub.w	r2, r2, lr
 8002de2:	4565      	cmp	r5, ip
 8002de4:	bf88      	it	hi
 8002de6:	2200      	movhi	r2, #0
 8002de8:	4413      	add	r3, r2
 8002dea:	1a18      	subs	r0, r3, r0
 8002dec:	b003      	add	sp, #12
 8002dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002df0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002df4:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002df8:	e7ed      	b.n	8002dd6 <__exponent+0x4c>
 8002dfa:	2330      	movs	r3, #48	; 0x30
 8002dfc:	3130      	adds	r1, #48	; 0x30
 8002dfe:	7083      	strb	r3, [r0, #2]
 8002e00:	70c1      	strb	r1, [r0, #3]
 8002e02:	1d03      	adds	r3, r0, #4
 8002e04:	e7f1      	b.n	8002dea <__exponent+0x60>
	...

08002e08 <_printf_float>:
 8002e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e0c:	b091      	sub	sp, #68	; 0x44
 8002e0e:	460c      	mov	r4, r1
 8002e10:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8002e14:	4616      	mov	r6, r2
 8002e16:	461f      	mov	r7, r3
 8002e18:	4605      	mov	r5, r0
 8002e1a:	f001 fb41 	bl	80044a0 <_localeconv_r>
 8002e1e:	6803      	ldr	r3, [r0, #0]
 8002e20:	4618      	mov	r0, r3
 8002e22:	9309      	str	r3, [sp, #36]	; 0x24
 8002e24:	f7fd f994 	bl	8000150 <strlen>
 8002e28:	2300      	movs	r3, #0
 8002e2a:	930e      	str	r3, [sp, #56]	; 0x38
 8002e2c:	f8d8 3000 	ldr.w	r3, [r8]
 8002e30:	900a      	str	r0, [sp, #40]	; 0x28
 8002e32:	3307      	adds	r3, #7
 8002e34:	f023 0307 	bic.w	r3, r3, #7
 8002e38:	f103 0208 	add.w	r2, r3, #8
 8002e3c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002e40:	f8d4 b000 	ldr.w	fp, [r4]
 8002e44:	f8c8 2000 	str.w	r2, [r8]
 8002e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002e50:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8002e54:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8002e58:	930b      	str	r3, [sp, #44]	; 0x2c
 8002e5a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e5e:	4640      	mov	r0, r8
 8002e60:	4b9c      	ldr	r3, [pc, #624]	; (80030d4 <_printf_float+0x2cc>)
 8002e62:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002e64:	f7fd fdd2 	bl	8000a0c <__aeabi_dcmpun>
 8002e68:	bb70      	cbnz	r0, 8002ec8 <_printf_float+0xc0>
 8002e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e6e:	4640      	mov	r0, r8
 8002e70:	4b98      	ldr	r3, [pc, #608]	; (80030d4 <_printf_float+0x2cc>)
 8002e72:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002e74:	f7fd fdac 	bl	80009d0 <__aeabi_dcmple>
 8002e78:	bb30      	cbnz	r0, 8002ec8 <_printf_float+0xc0>
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	4640      	mov	r0, r8
 8002e80:	4651      	mov	r1, sl
 8002e82:	f7fd fd9b 	bl	80009bc <__aeabi_dcmplt>
 8002e86:	b110      	cbz	r0, 8002e8e <_printf_float+0x86>
 8002e88:	232d      	movs	r3, #45	; 0x2d
 8002e8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e8e:	4b92      	ldr	r3, [pc, #584]	; (80030d8 <_printf_float+0x2d0>)
 8002e90:	4892      	ldr	r0, [pc, #584]	; (80030dc <_printf_float+0x2d4>)
 8002e92:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8002e96:	bf94      	ite	ls
 8002e98:	4698      	movls	r8, r3
 8002e9a:	4680      	movhi	r8, r0
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	f04f 0a00 	mov.w	sl, #0
 8002ea2:	6123      	str	r3, [r4, #16]
 8002ea4:	f02b 0304 	bic.w	r3, fp, #4
 8002ea8:	6023      	str	r3, [r4, #0]
 8002eaa:	4633      	mov	r3, r6
 8002eac:	4621      	mov	r1, r4
 8002eae:	4628      	mov	r0, r5
 8002eb0:	9700      	str	r7, [sp, #0]
 8002eb2:	aa0f      	add	r2, sp, #60	; 0x3c
 8002eb4:	f000 f9d4 	bl	8003260 <_printf_common>
 8002eb8:	3001      	adds	r0, #1
 8002eba:	f040 8090 	bne.w	8002fde <_printf_float+0x1d6>
 8002ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec2:	b011      	add	sp, #68	; 0x44
 8002ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ec8:	4642      	mov	r2, r8
 8002eca:	4653      	mov	r3, sl
 8002ecc:	4640      	mov	r0, r8
 8002ece:	4651      	mov	r1, sl
 8002ed0:	f7fd fd9c 	bl	8000a0c <__aeabi_dcmpun>
 8002ed4:	b148      	cbz	r0, 8002eea <_printf_float+0xe2>
 8002ed6:	f1ba 0f00 	cmp.w	sl, #0
 8002eda:	bfb8      	it	lt
 8002edc:	232d      	movlt	r3, #45	; 0x2d
 8002ede:	4880      	ldr	r0, [pc, #512]	; (80030e0 <_printf_float+0x2d8>)
 8002ee0:	bfb8      	it	lt
 8002ee2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002ee6:	4b7f      	ldr	r3, [pc, #508]	; (80030e4 <_printf_float+0x2dc>)
 8002ee8:	e7d3      	b.n	8002e92 <_printf_float+0x8a>
 8002eea:	6863      	ldr	r3, [r4, #4]
 8002eec:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002ef0:	1c5a      	adds	r2, r3, #1
 8002ef2:	d142      	bne.n	8002f7a <_printf_float+0x172>
 8002ef4:	2306      	movs	r3, #6
 8002ef6:	6063      	str	r3, [r4, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	9206      	str	r2, [sp, #24]
 8002efc:	aa0e      	add	r2, sp, #56	; 0x38
 8002efe:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8002f02:	aa0d      	add	r2, sp, #52	; 0x34
 8002f04:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8002f08:	9203      	str	r2, [sp, #12]
 8002f0a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002f0e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002f12:	6023      	str	r3, [r4, #0]
 8002f14:	6863      	ldr	r3, [r4, #4]
 8002f16:	4642      	mov	r2, r8
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	4628      	mov	r0, r5
 8002f1c:	4653      	mov	r3, sl
 8002f1e:	910b      	str	r1, [sp, #44]	; 0x2c
 8002f20:	f7ff fed4 	bl	8002ccc <__cvt>
 8002f24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002f26:	4680      	mov	r8, r0
 8002f28:	2947      	cmp	r1, #71	; 0x47
 8002f2a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002f2c:	d108      	bne.n	8002f40 <_printf_float+0x138>
 8002f2e:	1cc8      	adds	r0, r1, #3
 8002f30:	db02      	blt.n	8002f38 <_printf_float+0x130>
 8002f32:	6863      	ldr	r3, [r4, #4]
 8002f34:	4299      	cmp	r1, r3
 8002f36:	dd40      	ble.n	8002fba <_printf_float+0x1b2>
 8002f38:	f1a9 0902 	sub.w	r9, r9, #2
 8002f3c:	fa5f f989 	uxtb.w	r9, r9
 8002f40:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002f44:	d81f      	bhi.n	8002f86 <_printf_float+0x17e>
 8002f46:	464a      	mov	r2, r9
 8002f48:	3901      	subs	r1, #1
 8002f4a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002f4e:	910d      	str	r1, [sp, #52]	; 0x34
 8002f50:	f7ff ff1b 	bl	8002d8a <__exponent>
 8002f54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f56:	4682      	mov	sl, r0
 8002f58:	1813      	adds	r3, r2, r0
 8002f5a:	2a01      	cmp	r2, #1
 8002f5c:	6123      	str	r3, [r4, #16]
 8002f5e:	dc02      	bgt.n	8002f66 <_printf_float+0x15e>
 8002f60:	6822      	ldr	r2, [r4, #0]
 8002f62:	07d2      	lsls	r2, r2, #31
 8002f64:	d501      	bpl.n	8002f6a <_printf_float+0x162>
 8002f66:	3301      	adds	r3, #1
 8002f68:	6123      	str	r3, [r4, #16]
 8002f6a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d09b      	beq.n	8002eaa <_printf_float+0xa2>
 8002f72:	232d      	movs	r3, #45	; 0x2d
 8002f74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f78:	e797      	b.n	8002eaa <_printf_float+0xa2>
 8002f7a:	2947      	cmp	r1, #71	; 0x47
 8002f7c:	d1bc      	bne.n	8002ef8 <_printf_float+0xf0>
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1ba      	bne.n	8002ef8 <_printf_float+0xf0>
 8002f82:	2301      	movs	r3, #1
 8002f84:	e7b7      	b.n	8002ef6 <_printf_float+0xee>
 8002f86:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8002f8a:	d118      	bne.n	8002fbe <_printf_float+0x1b6>
 8002f8c:	2900      	cmp	r1, #0
 8002f8e:	6863      	ldr	r3, [r4, #4]
 8002f90:	dd0b      	ble.n	8002faa <_printf_float+0x1a2>
 8002f92:	6121      	str	r1, [r4, #16]
 8002f94:	b913      	cbnz	r3, 8002f9c <_printf_float+0x194>
 8002f96:	6822      	ldr	r2, [r4, #0]
 8002f98:	07d0      	lsls	r0, r2, #31
 8002f9a:	d502      	bpl.n	8002fa2 <_printf_float+0x19a>
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	440b      	add	r3, r1
 8002fa0:	6123      	str	r3, [r4, #16]
 8002fa2:	f04f 0a00 	mov.w	sl, #0
 8002fa6:	65a1      	str	r1, [r4, #88]	; 0x58
 8002fa8:	e7df      	b.n	8002f6a <_printf_float+0x162>
 8002faa:	b913      	cbnz	r3, 8002fb2 <_printf_float+0x1aa>
 8002fac:	6822      	ldr	r2, [r4, #0]
 8002fae:	07d2      	lsls	r2, r2, #31
 8002fb0:	d501      	bpl.n	8002fb6 <_printf_float+0x1ae>
 8002fb2:	3302      	adds	r3, #2
 8002fb4:	e7f4      	b.n	8002fa0 <_printf_float+0x198>
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e7f2      	b.n	8002fa0 <_printf_float+0x198>
 8002fba:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002fbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002fc0:	4299      	cmp	r1, r3
 8002fc2:	db05      	blt.n	8002fd0 <_printf_float+0x1c8>
 8002fc4:	6823      	ldr	r3, [r4, #0]
 8002fc6:	6121      	str	r1, [r4, #16]
 8002fc8:	07d8      	lsls	r0, r3, #31
 8002fca:	d5ea      	bpl.n	8002fa2 <_printf_float+0x19a>
 8002fcc:	1c4b      	adds	r3, r1, #1
 8002fce:	e7e7      	b.n	8002fa0 <_printf_float+0x198>
 8002fd0:	2900      	cmp	r1, #0
 8002fd2:	bfcc      	ite	gt
 8002fd4:	2201      	movgt	r2, #1
 8002fd6:	f1c1 0202 	rsble	r2, r1, #2
 8002fda:	4413      	add	r3, r2
 8002fdc:	e7e0      	b.n	8002fa0 <_printf_float+0x198>
 8002fde:	6823      	ldr	r3, [r4, #0]
 8002fe0:	055a      	lsls	r2, r3, #21
 8002fe2:	d407      	bmi.n	8002ff4 <_printf_float+0x1ec>
 8002fe4:	6923      	ldr	r3, [r4, #16]
 8002fe6:	4642      	mov	r2, r8
 8002fe8:	4631      	mov	r1, r6
 8002fea:	4628      	mov	r0, r5
 8002fec:	47b8      	blx	r7
 8002fee:	3001      	adds	r0, #1
 8002ff0:	d12b      	bne.n	800304a <_printf_float+0x242>
 8002ff2:	e764      	b.n	8002ebe <_printf_float+0xb6>
 8002ff4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002ff8:	f240 80dd 	bls.w	80031b6 <_printf_float+0x3ae>
 8002ffc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003000:	2200      	movs	r2, #0
 8003002:	2300      	movs	r3, #0
 8003004:	f7fd fcd0 	bl	80009a8 <__aeabi_dcmpeq>
 8003008:	2800      	cmp	r0, #0
 800300a:	d033      	beq.n	8003074 <_printf_float+0x26c>
 800300c:	2301      	movs	r3, #1
 800300e:	4631      	mov	r1, r6
 8003010:	4628      	mov	r0, r5
 8003012:	4a35      	ldr	r2, [pc, #212]	; (80030e8 <_printf_float+0x2e0>)
 8003014:	47b8      	blx	r7
 8003016:	3001      	adds	r0, #1
 8003018:	f43f af51 	beq.w	8002ebe <_printf_float+0xb6>
 800301c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003020:	429a      	cmp	r2, r3
 8003022:	db02      	blt.n	800302a <_printf_float+0x222>
 8003024:	6823      	ldr	r3, [r4, #0]
 8003026:	07d8      	lsls	r0, r3, #31
 8003028:	d50f      	bpl.n	800304a <_printf_float+0x242>
 800302a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800302e:	4631      	mov	r1, r6
 8003030:	4628      	mov	r0, r5
 8003032:	47b8      	blx	r7
 8003034:	3001      	adds	r0, #1
 8003036:	f43f af42 	beq.w	8002ebe <_printf_float+0xb6>
 800303a:	f04f 0800 	mov.w	r8, #0
 800303e:	f104 091a 	add.w	r9, r4, #26
 8003042:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003044:	3b01      	subs	r3, #1
 8003046:	4543      	cmp	r3, r8
 8003048:	dc09      	bgt.n	800305e <_printf_float+0x256>
 800304a:	6823      	ldr	r3, [r4, #0]
 800304c:	079b      	lsls	r3, r3, #30
 800304e:	f100 8102 	bmi.w	8003256 <_printf_float+0x44e>
 8003052:	68e0      	ldr	r0, [r4, #12]
 8003054:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003056:	4298      	cmp	r0, r3
 8003058:	bfb8      	it	lt
 800305a:	4618      	movlt	r0, r3
 800305c:	e731      	b.n	8002ec2 <_printf_float+0xba>
 800305e:	2301      	movs	r3, #1
 8003060:	464a      	mov	r2, r9
 8003062:	4631      	mov	r1, r6
 8003064:	4628      	mov	r0, r5
 8003066:	47b8      	blx	r7
 8003068:	3001      	adds	r0, #1
 800306a:	f43f af28 	beq.w	8002ebe <_printf_float+0xb6>
 800306e:	f108 0801 	add.w	r8, r8, #1
 8003072:	e7e6      	b.n	8003042 <_printf_float+0x23a>
 8003074:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003076:	2b00      	cmp	r3, #0
 8003078:	dc38      	bgt.n	80030ec <_printf_float+0x2e4>
 800307a:	2301      	movs	r3, #1
 800307c:	4631      	mov	r1, r6
 800307e:	4628      	mov	r0, r5
 8003080:	4a19      	ldr	r2, [pc, #100]	; (80030e8 <_printf_float+0x2e0>)
 8003082:	47b8      	blx	r7
 8003084:	3001      	adds	r0, #1
 8003086:	f43f af1a 	beq.w	8002ebe <_printf_float+0xb6>
 800308a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800308e:	4313      	orrs	r3, r2
 8003090:	d102      	bne.n	8003098 <_printf_float+0x290>
 8003092:	6823      	ldr	r3, [r4, #0]
 8003094:	07d9      	lsls	r1, r3, #31
 8003096:	d5d8      	bpl.n	800304a <_printf_float+0x242>
 8003098:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800309c:	4631      	mov	r1, r6
 800309e:	4628      	mov	r0, r5
 80030a0:	47b8      	blx	r7
 80030a2:	3001      	adds	r0, #1
 80030a4:	f43f af0b 	beq.w	8002ebe <_printf_float+0xb6>
 80030a8:	f04f 0900 	mov.w	r9, #0
 80030ac:	f104 0a1a 	add.w	sl, r4, #26
 80030b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80030b2:	425b      	negs	r3, r3
 80030b4:	454b      	cmp	r3, r9
 80030b6:	dc01      	bgt.n	80030bc <_printf_float+0x2b4>
 80030b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80030ba:	e794      	b.n	8002fe6 <_printf_float+0x1de>
 80030bc:	2301      	movs	r3, #1
 80030be:	4652      	mov	r2, sl
 80030c0:	4631      	mov	r1, r6
 80030c2:	4628      	mov	r0, r5
 80030c4:	47b8      	blx	r7
 80030c6:	3001      	adds	r0, #1
 80030c8:	f43f aef9 	beq.w	8002ebe <_printf_float+0xb6>
 80030cc:	f109 0901 	add.w	r9, r9, #1
 80030d0:	e7ee      	b.n	80030b0 <_printf_float+0x2a8>
 80030d2:	bf00      	nop
 80030d4:	7fefffff 	.word	0x7fefffff
 80030d8:	08005710 	.word	0x08005710
 80030dc:	08005714 	.word	0x08005714
 80030e0:	0800571c 	.word	0x0800571c
 80030e4:	08005718 	.word	0x08005718
 80030e8:	08005720 	.word	0x08005720
 80030ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80030ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030f0:	429a      	cmp	r2, r3
 80030f2:	bfa8      	it	ge
 80030f4:	461a      	movge	r2, r3
 80030f6:	2a00      	cmp	r2, #0
 80030f8:	4691      	mov	r9, r2
 80030fa:	dc37      	bgt.n	800316c <_printf_float+0x364>
 80030fc:	f04f 0b00 	mov.w	fp, #0
 8003100:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003104:	f104 021a 	add.w	r2, r4, #26
 8003108:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800310c:	ebaa 0309 	sub.w	r3, sl, r9
 8003110:	455b      	cmp	r3, fp
 8003112:	dc33      	bgt.n	800317c <_printf_float+0x374>
 8003114:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003118:	429a      	cmp	r2, r3
 800311a:	db3b      	blt.n	8003194 <_printf_float+0x38c>
 800311c:	6823      	ldr	r3, [r4, #0]
 800311e:	07da      	lsls	r2, r3, #31
 8003120:	d438      	bmi.n	8003194 <_printf_float+0x38c>
 8003122:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003124:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003126:	eba2 030a 	sub.w	r3, r2, sl
 800312a:	eba2 0901 	sub.w	r9, r2, r1
 800312e:	4599      	cmp	r9, r3
 8003130:	bfa8      	it	ge
 8003132:	4699      	movge	r9, r3
 8003134:	f1b9 0f00 	cmp.w	r9, #0
 8003138:	dc34      	bgt.n	80031a4 <_printf_float+0x39c>
 800313a:	f04f 0800 	mov.w	r8, #0
 800313e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003142:	f104 0a1a 	add.w	sl, r4, #26
 8003146:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800314a:	1a9b      	subs	r3, r3, r2
 800314c:	eba3 0309 	sub.w	r3, r3, r9
 8003150:	4543      	cmp	r3, r8
 8003152:	f77f af7a 	ble.w	800304a <_printf_float+0x242>
 8003156:	2301      	movs	r3, #1
 8003158:	4652      	mov	r2, sl
 800315a:	4631      	mov	r1, r6
 800315c:	4628      	mov	r0, r5
 800315e:	47b8      	blx	r7
 8003160:	3001      	adds	r0, #1
 8003162:	f43f aeac 	beq.w	8002ebe <_printf_float+0xb6>
 8003166:	f108 0801 	add.w	r8, r8, #1
 800316a:	e7ec      	b.n	8003146 <_printf_float+0x33e>
 800316c:	4613      	mov	r3, r2
 800316e:	4631      	mov	r1, r6
 8003170:	4642      	mov	r2, r8
 8003172:	4628      	mov	r0, r5
 8003174:	47b8      	blx	r7
 8003176:	3001      	adds	r0, #1
 8003178:	d1c0      	bne.n	80030fc <_printf_float+0x2f4>
 800317a:	e6a0      	b.n	8002ebe <_printf_float+0xb6>
 800317c:	2301      	movs	r3, #1
 800317e:	4631      	mov	r1, r6
 8003180:	4628      	mov	r0, r5
 8003182:	920b      	str	r2, [sp, #44]	; 0x2c
 8003184:	47b8      	blx	r7
 8003186:	3001      	adds	r0, #1
 8003188:	f43f ae99 	beq.w	8002ebe <_printf_float+0xb6>
 800318c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800318e:	f10b 0b01 	add.w	fp, fp, #1
 8003192:	e7b9      	b.n	8003108 <_printf_float+0x300>
 8003194:	4631      	mov	r1, r6
 8003196:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800319a:	4628      	mov	r0, r5
 800319c:	47b8      	blx	r7
 800319e:	3001      	adds	r0, #1
 80031a0:	d1bf      	bne.n	8003122 <_printf_float+0x31a>
 80031a2:	e68c      	b.n	8002ebe <_printf_float+0xb6>
 80031a4:	464b      	mov	r3, r9
 80031a6:	4631      	mov	r1, r6
 80031a8:	4628      	mov	r0, r5
 80031aa:	eb08 020a 	add.w	r2, r8, sl
 80031ae:	47b8      	blx	r7
 80031b0:	3001      	adds	r0, #1
 80031b2:	d1c2      	bne.n	800313a <_printf_float+0x332>
 80031b4:	e683      	b.n	8002ebe <_printf_float+0xb6>
 80031b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80031b8:	2a01      	cmp	r2, #1
 80031ba:	dc01      	bgt.n	80031c0 <_printf_float+0x3b8>
 80031bc:	07db      	lsls	r3, r3, #31
 80031be:	d537      	bpl.n	8003230 <_printf_float+0x428>
 80031c0:	2301      	movs	r3, #1
 80031c2:	4642      	mov	r2, r8
 80031c4:	4631      	mov	r1, r6
 80031c6:	4628      	mov	r0, r5
 80031c8:	47b8      	blx	r7
 80031ca:	3001      	adds	r0, #1
 80031cc:	f43f ae77 	beq.w	8002ebe <_printf_float+0xb6>
 80031d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80031d4:	4631      	mov	r1, r6
 80031d6:	4628      	mov	r0, r5
 80031d8:	47b8      	blx	r7
 80031da:	3001      	adds	r0, #1
 80031dc:	f43f ae6f 	beq.w	8002ebe <_printf_float+0xb6>
 80031e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80031e4:	2200      	movs	r2, #0
 80031e6:	2300      	movs	r3, #0
 80031e8:	f7fd fbde 	bl	80009a8 <__aeabi_dcmpeq>
 80031ec:	b9d8      	cbnz	r0, 8003226 <_printf_float+0x41e>
 80031ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80031f0:	f108 0201 	add.w	r2, r8, #1
 80031f4:	3b01      	subs	r3, #1
 80031f6:	4631      	mov	r1, r6
 80031f8:	4628      	mov	r0, r5
 80031fa:	47b8      	blx	r7
 80031fc:	3001      	adds	r0, #1
 80031fe:	d10e      	bne.n	800321e <_printf_float+0x416>
 8003200:	e65d      	b.n	8002ebe <_printf_float+0xb6>
 8003202:	2301      	movs	r3, #1
 8003204:	464a      	mov	r2, r9
 8003206:	4631      	mov	r1, r6
 8003208:	4628      	mov	r0, r5
 800320a:	47b8      	blx	r7
 800320c:	3001      	adds	r0, #1
 800320e:	f43f ae56 	beq.w	8002ebe <_printf_float+0xb6>
 8003212:	f108 0801 	add.w	r8, r8, #1
 8003216:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003218:	3b01      	subs	r3, #1
 800321a:	4543      	cmp	r3, r8
 800321c:	dcf1      	bgt.n	8003202 <_printf_float+0x3fa>
 800321e:	4653      	mov	r3, sl
 8003220:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003224:	e6e0      	b.n	8002fe8 <_printf_float+0x1e0>
 8003226:	f04f 0800 	mov.w	r8, #0
 800322a:	f104 091a 	add.w	r9, r4, #26
 800322e:	e7f2      	b.n	8003216 <_printf_float+0x40e>
 8003230:	2301      	movs	r3, #1
 8003232:	4642      	mov	r2, r8
 8003234:	e7df      	b.n	80031f6 <_printf_float+0x3ee>
 8003236:	2301      	movs	r3, #1
 8003238:	464a      	mov	r2, r9
 800323a:	4631      	mov	r1, r6
 800323c:	4628      	mov	r0, r5
 800323e:	47b8      	blx	r7
 8003240:	3001      	adds	r0, #1
 8003242:	f43f ae3c 	beq.w	8002ebe <_printf_float+0xb6>
 8003246:	f108 0801 	add.w	r8, r8, #1
 800324a:	68e3      	ldr	r3, [r4, #12]
 800324c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800324e:	1a5b      	subs	r3, r3, r1
 8003250:	4543      	cmp	r3, r8
 8003252:	dcf0      	bgt.n	8003236 <_printf_float+0x42e>
 8003254:	e6fd      	b.n	8003052 <_printf_float+0x24a>
 8003256:	f04f 0800 	mov.w	r8, #0
 800325a:	f104 0919 	add.w	r9, r4, #25
 800325e:	e7f4      	b.n	800324a <_printf_float+0x442>

08003260 <_printf_common>:
 8003260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003264:	4616      	mov	r6, r2
 8003266:	4699      	mov	r9, r3
 8003268:	688a      	ldr	r2, [r1, #8]
 800326a:	690b      	ldr	r3, [r1, #16]
 800326c:	4607      	mov	r7, r0
 800326e:	4293      	cmp	r3, r2
 8003270:	bfb8      	it	lt
 8003272:	4613      	movlt	r3, r2
 8003274:	6033      	str	r3, [r6, #0]
 8003276:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800327a:	460c      	mov	r4, r1
 800327c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003280:	b10a      	cbz	r2, 8003286 <_printf_common+0x26>
 8003282:	3301      	adds	r3, #1
 8003284:	6033      	str	r3, [r6, #0]
 8003286:	6823      	ldr	r3, [r4, #0]
 8003288:	0699      	lsls	r1, r3, #26
 800328a:	bf42      	ittt	mi
 800328c:	6833      	ldrmi	r3, [r6, #0]
 800328e:	3302      	addmi	r3, #2
 8003290:	6033      	strmi	r3, [r6, #0]
 8003292:	6825      	ldr	r5, [r4, #0]
 8003294:	f015 0506 	ands.w	r5, r5, #6
 8003298:	d106      	bne.n	80032a8 <_printf_common+0x48>
 800329a:	f104 0a19 	add.w	sl, r4, #25
 800329e:	68e3      	ldr	r3, [r4, #12]
 80032a0:	6832      	ldr	r2, [r6, #0]
 80032a2:	1a9b      	subs	r3, r3, r2
 80032a4:	42ab      	cmp	r3, r5
 80032a6:	dc28      	bgt.n	80032fa <_printf_common+0x9a>
 80032a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80032ac:	1e13      	subs	r3, r2, #0
 80032ae:	6822      	ldr	r2, [r4, #0]
 80032b0:	bf18      	it	ne
 80032b2:	2301      	movne	r3, #1
 80032b4:	0692      	lsls	r2, r2, #26
 80032b6:	d42d      	bmi.n	8003314 <_printf_common+0xb4>
 80032b8:	4649      	mov	r1, r9
 80032ba:	4638      	mov	r0, r7
 80032bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032c0:	47c0      	blx	r8
 80032c2:	3001      	adds	r0, #1
 80032c4:	d020      	beq.n	8003308 <_printf_common+0xa8>
 80032c6:	6823      	ldr	r3, [r4, #0]
 80032c8:	68e5      	ldr	r5, [r4, #12]
 80032ca:	f003 0306 	and.w	r3, r3, #6
 80032ce:	2b04      	cmp	r3, #4
 80032d0:	bf18      	it	ne
 80032d2:	2500      	movne	r5, #0
 80032d4:	6832      	ldr	r2, [r6, #0]
 80032d6:	f04f 0600 	mov.w	r6, #0
 80032da:	68a3      	ldr	r3, [r4, #8]
 80032dc:	bf08      	it	eq
 80032de:	1aad      	subeq	r5, r5, r2
 80032e0:	6922      	ldr	r2, [r4, #16]
 80032e2:	bf08      	it	eq
 80032e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032e8:	4293      	cmp	r3, r2
 80032ea:	bfc4      	itt	gt
 80032ec:	1a9b      	subgt	r3, r3, r2
 80032ee:	18ed      	addgt	r5, r5, r3
 80032f0:	341a      	adds	r4, #26
 80032f2:	42b5      	cmp	r5, r6
 80032f4:	d11a      	bne.n	800332c <_printf_common+0xcc>
 80032f6:	2000      	movs	r0, #0
 80032f8:	e008      	b.n	800330c <_printf_common+0xac>
 80032fa:	2301      	movs	r3, #1
 80032fc:	4652      	mov	r2, sl
 80032fe:	4649      	mov	r1, r9
 8003300:	4638      	mov	r0, r7
 8003302:	47c0      	blx	r8
 8003304:	3001      	adds	r0, #1
 8003306:	d103      	bne.n	8003310 <_printf_common+0xb0>
 8003308:	f04f 30ff 	mov.w	r0, #4294967295
 800330c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003310:	3501      	adds	r5, #1
 8003312:	e7c4      	b.n	800329e <_printf_common+0x3e>
 8003314:	2030      	movs	r0, #48	; 0x30
 8003316:	18e1      	adds	r1, r4, r3
 8003318:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800331c:	1c5a      	adds	r2, r3, #1
 800331e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003322:	4422      	add	r2, r4
 8003324:	3302      	adds	r3, #2
 8003326:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800332a:	e7c5      	b.n	80032b8 <_printf_common+0x58>
 800332c:	2301      	movs	r3, #1
 800332e:	4622      	mov	r2, r4
 8003330:	4649      	mov	r1, r9
 8003332:	4638      	mov	r0, r7
 8003334:	47c0      	blx	r8
 8003336:	3001      	adds	r0, #1
 8003338:	d0e6      	beq.n	8003308 <_printf_common+0xa8>
 800333a:	3601      	adds	r6, #1
 800333c:	e7d9      	b.n	80032f2 <_printf_common+0x92>
	...

08003340 <_printf_i>:
 8003340:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003344:	460c      	mov	r4, r1
 8003346:	7e27      	ldrb	r7, [r4, #24]
 8003348:	4691      	mov	r9, r2
 800334a:	2f78      	cmp	r7, #120	; 0x78
 800334c:	4680      	mov	r8, r0
 800334e:	469a      	mov	sl, r3
 8003350:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003352:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003356:	d807      	bhi.n	8003368 <_printf_i+0x28>
 8003358:	2f62      	cmp	r7, #98	; 0x62
 800335a:	d80a      	bhi.n	8003372 <_printf_i+0x32>
 800335c:	2f00      	cmp	r7, #0
 800335e:	f000 80d9 	beq.w	8003514 <_printf_i+0x1d4>
 8003362:	2f58      	cmp	r7, #88	; 0x58
 8003364:	f000 80a4 	beq.w	80034b0 <_printf_i+0x170>
 8003368:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800336c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003370:	e03a      	b.n	80033e8 <_printf_i+0xa8>
 8003372:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003376:	2b15      	cmp	r3, #21
 8003378:	d8f6      	bhi.n	8003368 <_printf_i+0x28>
 800337a:	a001      	add	r0, pc, #4	; (adr r0, 8003380 <_printf_i+0x40>)
 800337c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003380:	080033d9 	.word	0x080033d9
 8003384:	080033ed 	.word	0x080033ed
 8003388:	08003369 	.word	0x08003369
 800338c:	08003369 	.word	0x08003369
 8003390:	08003369 	.word	0x08003369
 8003394:	08003369 	.word	0x08003369
 8003398:	080033ed 	.word	0x080033ed
 800339c:	08003369 	.word	0x08003369
 80033a0:	08003369 	.word	0x08003369
 80033a4:	08003369 	.word	0x08003369
 80033a8:	08003369 	.word	0x08003369
 80033ac:	080034fb 	.word	0x080034fb
 80033b0:	0800341d 	.word	0x0800341d
 80033b4:	080034dd 	.word	0x080034dd
 80033b8:	08003369 	.word	0x08003369
 80033bc:	08003369 	.word	0x08003369
 80033c0:	0800351d 	.word	0x0800351d
 80033c4:	08003369 	.word	0x08003369
 80033c8:	0800341d 	.word	0x0800341d
 80033cc:	08003369 	.word	0x08003369
 80033d0:	08003369 	.word	0x08003369
 80033d4:	080034e5 	.word	0x080034e5
 80033d8:	680b      	ldr	r3, [r1, #0]
 80033da:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80033de:	1d1a      	adds	r2, r3, #4
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	600a      	str	r2, [r1, #0]
 80033e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0a4      	b.n	8003536 <_printf_i+0x1f6>
 80033ec:	6825      	ldr	r5, [r4, #0]
 80033ee:	6808      	ldr	r0, [r1, #0]
 80033f0:	062e      	lsls	r6, r5, #24
 80033f2:	f100 0304 	add.w	r3, r0, #4
 80033f6:	d50a      	bpl.n	800340e <_printf_i+0xce>
 80033f8:	6805      	ldr	r5, [r0, #0]
 80033fa:	600b      	str	r3, [r1, #0]
 80033fc:	2d00      	cmp	r5, #0
 80033fe:	da03      	bge.n	8003408 <_printf_i+0xc8>
 8003400:	232d      	movs	r3, #45	; 0x2d
 8003402:	426d      	negs	r5, r5
 8003404:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003408:	230a      	movs	r3, #10
 800340a:	485e      	ldr	r0, [pc, #376]	; (8003584 <_printf_i+0x244>)
 800340c:	e019      	b.n	8003442 <_printf_i+0x102>
 800340e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003412:	6805      	ldr	r5, [r0, #0]
 8003414:	600b      	str	r3, [r1, #0]
 8003416:	bf18      	it	ne
 8003418:	b22d      	sxthne	r5, r5
 800341a:	e7ef      	b.n	80033fc <_printf_i+0xbc>
 800341c:	680b      	ldr	r3, [r1, #0]
 800341e:	6825      	ldr	r5, [r4, #0]
 8003420:	1d18      	adds	r0, r3, #4
 8003422:	6008      	str	r0, [r1, #0]
 8003424:	0628      	lsls	r0, r5, #24
 8003426:	d501      	bpl.n	800342c <_printf_i+0xec>
 8003428:	681d      	ldr	r5, [r3, #0]
 800342a:	e002      	b.n	8003432 <_printf_i+0xf2>
 800342c:	0669      	lsls	r1, r5, #25
 800342e:	d5fb      	bpl.n	8003428 <_printf_i+0xe8>
 8003430:	881d      	ldrh	r5, [r3, #0]
 8003432:	2f6f      	cmp	r7, #111	; 0x6f
 8003434:	bf0c      	ite	eq
 8003436:	2308      	moveq	r3, #8
 8003438:	230a      	movne	r3, #10
 800343a:	4852      	ldr	r0, [pc, #328]	; (8003584 <_printf_i+0x244>)
 800343c:	2100      	movs	r1, #0
 800343e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003442:	6866      	ldr	r6, [r4, #4]
 8003444:	2e00      	cmp	r6, #0
 8003446:	bfa8      	it	ge
 8003448:	6821      	ldrge	r1, [r4, #0]
 800344a:	60a6      	str	r6, [r4, #8]
 800344c:	bfa4      	itt	ge
 800344e:	f021 0104 	bicge.w	r1, r1, #4
 8003452:	6021      	strge	r1, [r4, #0]
 8003454:	b90d      	cbnz	r5, 800345a <_printf_i+0x11a>
 8003456:	2e00      	cmp	r6, #0
 8003458:	d04d      	beq.n	80034f6 <_printf_i+0x1b6>
 800345a:	4616      	mov	r6, r2
 800345c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003460:	fb03 5711 	mls	r7, r3, r1, r5
 8003464:	5dc7      	ldrb	r7, [r0, r7]
 8003466:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800346a:	462f      	mov	r7, r5
 800346c:	42bb      	cmp	r3, r7
 800346e:	460d      	mov	r5, r1
 8003470:	d9f4      	bls.n	800345c <_printf_i+0x11c>
 8003472:	2b08      	cmp	r3, #8
 8003474:	d10b      	bne.n	800348e <_printf_i+0x14e>
 8003476:	6823      	ldr	r3, [r4, #0]
 8003478:	07df      	lsls	r7, r3, #31
 800347a:	d508      	bpl.n	800348e <_printf_i+0x14e>
 800347c:	6923      	ldr	r3, [r4, #16]
 800347e:	6861      	ldr	r1, [r4, #4]
 8003480:	4299      	cmp	r1, r3
 8003482:	bfde      	ittt	le
 8003484:	2330      	movle	r3, #48	; 0x30
 8003486:	f806 3c01 	strble.w	r3, [r6, #-1]
 800348a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800348e:	1b92      	subs	r2, r2, r6
 8003490:	6122      	str	r2, [r4, #16]
 8003492:	464b      	mov	r3, r9
 8003494:	4621      	mov	r1, r4
 8003496:	4640      	mov	r0, r8
 8003498:	f8cd a000 	str.w	sl, [sp]
 800349c:	aa03      	add	r2, sp, #12
 800349e:	f7ff fedf 	bl	8003260 <_printf_common>
 80034a2:	3001      	adds	r0, #1
 80034a4:	d14c      	bne.n	8003540 <_printf_i+0x200>
 80034a6:	f04f 30ff 	mov.w	r0, #4294967295
 80034aa:	b004      	add	sp, #16
 80034ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034b0:	4834      	ldr	r0, [pc, #208]	; (8003584 <_printf_i+0x244>)
 80034b2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80034b6:	680e      	ldr	r6, [r1, #0]
 80034b8:	6823      	ldr	r3, [r4, #0]
 80034ba:	f856 5b04 	ldr.w	r5, [r6], #4
 80034be:	061f      	lsls	r7, r3, #24
 80034c0:	600e      	str	r6, [r1, #0]
 80034c2:	d514      	bpl.n	80034ee <_printf_i+0x1ae>
 80034c4:	07d9      	lsls	r1, r3, #31
 80034c6:	bf44      	itt	mi
 80034c8:	f043 0320 	orrmi.w	r3, r3, #32
 80034cc:	6023      	strmi	r3, [r4, #0]
 80034ce:	b91d      	cbnz	r5, 80034d8 <_printf_i+0x198>
 80034d0:	6823      	ldr	r3, [r4, #0]
 80034d2:	f023 0320 	bic.w	r3, r3, #32
 80034d6:	6023      	str	r3, [r4, #0]
 80034d8:	2310      	movs	r3, #16
 80034da:	e7af      	b.n	800343c <_printf_i+0xfc>
 80034dc:	6823      	ldr	r3, [r4, #0]
 80034de:	f043 0320 	orr.w	r3, r3, #32
 80034e2:	6023      	str	r3, [r4, #0]
 80034e4:	2378      	movs	r3, #120	; 0x78
 80034e6:	4828      	ldr	r0, [pc, #160]	; (8003588 <_printf_i+0x248>)
 80034e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80034ec:	e7e3      	b.n	80034b6 <_printf_i+0x176>
 80034ee:	065e      	lsls	r6, r3, #25
 80034f0:	bf48      	it	mi
 80034f2:	b2ad      	uxthmi	r5, r5
 80034f4:	e7e6      	b.n	80034c4 <_printf_i+0x184>
 80034f6:	4616      	mov	r6, r2
 80034f8:	e7bb      	b.n	8003472 <_printf_i+0x132>
 80034fa:	680b      	ldr	r3, [r1, #0]
 80034fc:	6826      	ldr	r6, [r4, #0]
 80034fe:	1d1d      	adds	r5, r3, #4
 8003500:	6960      	ldr	r0, [r4, #20]
 8003502:	600d      	str	r5, [r1, #0]
 8003504:	0635      	lsls	r5, r6, #24
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	d501      	bpl.n	800350e <_printf_i+0x1ce>
 800350a:	6018      	str	r0, [r3, #0]
 800350c:	e002      	b.n	8003514 <_printf_i+0x1d4>
 800350e:	0671      	lsls	r1, r6, #25
 8003510:	d5fb      	bpl.n	800350a <_printf_i+0x1ca>
 8003512:	8018      	strh	r0, [r3, #0]
 8003514:	2300      	movs	r3, #0
 8003516:	4616      	mov	r6, r2
 8003518:	6123      	str	r3, [r4, #16]
 800351a:	e7ba      	b.n	8003492 <_printf_i+0x152>
 800351c:	680b      	ldr	r3, [r1, #0]
 800351e:	1d1a      	adds	r2, r3, #4
 8003520:	600a      	str	r2, [r1, #0]
 8003522:	681e      	ldr	r6, [r3, #0]
 8003524:	2100      	movs	r1, #0
 8003526:	4630      	mov	r0, r6
 8003528:	6862      	ldr	r2, [r4, #4]
 800352a:	f000 ffc9 	bl	80044c0 <memchr>
 800352e:	b108      	cbz	r0, 8003534 <_printf_i+0x1f4>
 8003530:	1b80      	subs	r0, r0, r6
 8003532:	6060      	str	r0, [r4, #4]
 8003534:	6863      	ldr	r3, [r4, #4]
 8003536:	6123      	str	r3, [r4, #16]
 8003538:	2300      	movs	r3, #0
 800353a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800353e:	e7a8      	b.n	8003492 <_printf_i+0x152>
 8003540:	4632      	mov	r2, r6
 8003542:	4649      	mov	r1, r9
 8003544:	4640      	mov	r0, r8
 8003546:	6923      	ldr	r3, [r4, #16]
 8003548:	47d0      	blx	sl
 800354a:	3001      	adds	r0, #1
 800354c:	d0ab      	beq.n	80034a6 <_printf_i+0x166>
 800354e:	6823      	ldr	r3, [r4, #0]
 8003550:	079b      	lsls	r3, r3, #30
 8003552:	d413      	bmi.n	800357c <_printf_i+0x23c>
 8003554:	68e0      	ldr	r0, [r4, #12]
 8003556:	9b03      	ldr	r3, [sp, #12]
 8003558:	4298      	cmp	r0, r3
 800355a:	bfb8      	it	lt
 800355c:	4618      	movlt	r0, r3
 800355e:	e7a4      	b.n	80034aa <_printf_i+0x16a>
 8003560:	2301      	movs	r3, #1
 8003562:	4632      	mov	r2, r6
 8003564:	4649      	mov	r1, r9
 8003566:	4640      	mov	r0, r8
 8003568:	47d0      	blx	sl
 800356a:	3001      	adds	r0, #1
 800356c:	d09b      	beq.n	80034a6 <_printf_i+0x166>
 800356e:	3501      	adds	r5, #1
 8003570:	68e3      	ldr	r3, [r4, #12]
 8003572:	9903      	ldr	r1, [sp, #12]
 8003574:	1a5b      	subs	r3, r3, r1
 8003576:	42ab      	cmp	r3, r5
 8003578:	dcf2      	bgt.n	8003560 <_printf_i+0x220>
 800357a:	e7eb      	b.n	8003554 <_printf_i+0x214>
 800357c:	2500      	movs	r5, #0
 800357e:	f104 0619 	add.w	r6, r4, #25
 8003582:	e7f5      	b.n	8003570 <_printf_i+0x230>
 8003584:	08005722 	.word	0x08005722
 8003588:	08005733 	.word	0x08005733

0800358c <iprintf>:
 800358c:	b40f      	push	{r0, r1, r2, r3}
 800358e:	4b0a      	ldr	r3, [pc, #40]	; (80035b8 <iprintf+0x2c>)
 8003590:	b513      	push	{r0, r1, r4, lr}
 8003592:	681c      	ldr	r4, [r3, #0]
 8003594:	b124      	cbz	r4, 80035a0 <iprintf+0x14>
 8003596:	69a3      	ldr	r3, [r4, #24]
 8003598:	b913      	cbnz	r3, 80035a0 <iprintf+0x14>
 800359a:	4620      	mov	r0, r4
 800359c:	f000 fee2 	bl	8004364 <__sinit>
 80035a0:	ab05      	add	r3, sp, #20
 80035a2:	4620      	mov	r0, r4
 80035a4:	9a04      	ldr	r2, [sp, #16]
 80035a6:	68a1      	ldr	r1, [r4, #8]
 80035a8:	9301      	str	r3, [sp, #4]
 80035aa:	f001 fc03 	bl	8004db4 <_vfiprintf_r>
 80035ae:	b002      	add	sp, #8
 80035b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035b4:	b004      	add	sp, #16
 80035b6:	4770      	bx	lr
 80035b8:	2000000c 	.word	0x2000000c

080035bc <quorem>:
 80035bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035c0:	6903      	ldr	r3, [r0, #16]
 80035c2:	690c      	ldr	r4, [r1, #16]
 80035c4:	4607      	mov	r7, r0
 80035c6:	42a3      	cmp	r3, r4
 80035c8:	f2c0 8083 	blt.w	80036d2 <quorem+0x116>
 80035cc:	3c01      	subs	r4, #1
 80035ce:	f100 0514 	add.w	r5, r0, #20
 80035d2:	f101 0814 	add.w	r8, r1, #20
 80035d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80035da:	9301      	str	r3, [sp, #4]
 80035dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80035e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80035e4:	3301      	adds	r3, #1
 80035e6:	429a      	cmp	r2, r3
 80035e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80035ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80035f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80035f4:	d332      	bcc.n	800365c <quorem+0xa0>
 80035f6:	f04f 0e00 	mov.w	lr, #0
 80035fa:	4640      	mov	r0, r8
 80035fc:	46ac      	mov	ip, r5
 80035fe:	46f2      	mov	sl, lr
 8003600:	f850 2b04 	ldr.w	r2, [r0], #4
 8003604:	b293      	uxth	r3, r2
 8003606:	fb06 e303 	mla	r3, r6, r3, lr
 800360a:	0c12      	lsrs	r2, r2, #16
 800360c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003610:	fb06 e202 	mla	r2, r6, r2, lr
 8003614:	b29b      	uxth	r3, r3
 8003616:	ebaa 0303 	sub.w	r3, sl, r3
 800361a:	f8dc a000 	ldr.w	sl, [ip]
 800361e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003622:	fa1f fa8a 	uxth.w	sl, sl
 8003626:	4453      	add	r3, sl
 8003628:	fa1f fa82 	uxth.w	sl, r2
 800362c:	f8dc 2000 	ldr.w	r2, [ip]
 8003630:	4581      	cmp	r9, r0
 8003632:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8003636:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800363a:	b29b      	uxth	r3, r3
 800363c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003640:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003644:	f84c 3b04 	str.w	r3, [ip], #4
 8003648:	d2da      	bcs.n	8003600 <quorem+0x44>
 800364a:	f855 300b 	ldr.w	r3, [r5, fp]
 800364e:	b92b      	cbnz	r3, 800365c <quorem+0xa0>
 8003650:	9b01      	ldr	r3, [sp, #4]
 8003652:	3b04      	subs	r3, #4
 8003654:	429d      	cmp	r5, r3
 8003656:	461a      	mov	r2, r3
 8003658:	d32f      	bcc.n	80036ba <quorem+0xfe>
 800365a:	613c      	str	r4, [r7, #16]
 800365c:	4638      	mov	r0, r7
 800365e:	f001 f9c5 	bl	80049ec <__mcmp>
 8003662:	2800      	cmp	r0, #0
 8003664:	db25      	blt.n	80036b2 <quorem+0xf6>
 8003666:	4628      	mov	r0, r5
 8003668:	f04f 0c00 	mov.w	ip, #0
 800366c:	3601      	adds	r6, #1
 800366e:	f858 1b04 	ldr.w	r1, [r8], #4
 8003672:	f8d0 e000 	ldr.w	lr, [r0]
 8003676:	b28b      	uxth	r3, r1
 8003678:	ebac 0303 	sub.w	r3, ip, r3
 800367c:	fa1f f28e 	uxth.w	r2, lr
 8003680:	4413      	add	r3, r2
 8003682:	0c0a      	lsrs	r2, r1, #16
 8003684:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003688:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800368c:	b29b      	uxth	r3, r3
 800368e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003692:	45c1      	cmp	r9, r8
 8003694:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003698:	f840 3b04 	str.w	r3, [r0], #4
 800369c:	d2e7      	bcs.n	800366e <quorem+0xb2>
 800369e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80036a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80036a6:	b922      	cbnz	r2, 80036b2 <quorem+0xf6>
 80036a8:	3b04      	subs	r3, #4
 80036aa:	429d      	cmp	r5, r3
 80036ac:	461a      	mov	r2, r3
 80036ae:	d30a      	bcc.n	80036c6 <quorem+0x10a>
 80036b0:	613c      	str	r4, [r7, #16]
 80036b2:	4630      	mov	r0, r6
 80036b4:	b003      	add	sp, #12
 80036b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036ba:	6812      	ldr	r2, [r2, #0]
 80036bc:	3b04      	subs	r3, #4
 80036be:	2a00      	cmp	r2, #0
 80036c0:	d1cb      	bne.n	800365a <quorem+0x9e>
 80036c2:	3c01      	subs	r4, #1
 80036c4:	e7c6      	b.n	8003654 <quorem+0x98>
 80036c6:	6812      	ldr	r2, [r2, #0]
 80036c8:	3b04      	subs	r3, #4
 80036ca:	2a00      	cmp	r2, #0
 80036cc:	d1f0      	bne.n	80036b0 <quorem+0xf4>
 80036ce:	3c01      	subs	r4, #1
 80036d0:	e7eb      	b.n	80036aa <quorem+0xee>
 80036d2:	2000      	movs	r0, #0
 80036d4:	e7ee      	b.n	80036b4 <quorem+0xf8>
	...

080036d8 <_dtoa_r>:
 80036d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036dc:	4616      	mov	r6, r2
 80036de:	461f      	mov	r7, r3
 80036e0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80036e2:	b099      	sub	sp, #100	; 0x64
 80036e4:	4605      	mov	r5, r0
 80036e6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80036ea:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80036ee:	b974      	cbnz	r4, 800370e <_dtoa_r+0x36>
 80036f0:	2010      	movs	r0, #16
 80036f2:	f000 fedd 	bl	80044b0 <malloc>
 80036f6:	4602      	mov	r2, r0
 80036f8:	6268      	str	r0, [r5, #36]	; 0x24
 80036fa:	b920      	cbnz	r0, 8003706 <_dtoa_r+0x2e>
 80036fc:	21ea      	movs	r1, #234	; 0xea
 80036fe:	4bae      	ldr	r3, [pc, #696]	; (80039b8 <_dtoa_r+0x2e0>)
 8003700:	48ae      	ldr	r0, [pc, #696]	; (80039bc <_dtoa_r+0x2e4>)
 8003702:	f001 fdad 	bl	8005260 <__assert_func>
 8003706:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800370a:	6004      	str	r4, [r0, #0]
 800370c:	60c4      	str	r4, [r0, #12]
 800370e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003710:	6819      	ldr	r1, [r3, #0]
 8003712:	b151      	cbz	r1, 800372a <_dtoa_r+0x52>
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	2301      	movs	r3, #1
 8003718:	4093      	lsls	r3, r2
 800371a:	604a      	str	r2, [r1, #4]
 800371c:	608b      	str	r3, [r1, #8]
 800371e:	4628      	mov	r0, r5
 8003720:	f000 ff2a 	bl	8004578 <_Bfree>
 8003724:	2200      	movs	r2, #0
 8003726:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003728:	601a      	str	r2, [r3, #0]
 800372a:	1e3b      	subs	r3, r7, #0
 800372c:	bfaf      	iteee	ge
 800372e:	2300      	movge	r3, #0
 8003730:	2201      	movlt	r2, #1
 8003732:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003736:	9305      	strlt	r3, [sp, #20]
 8003738:	bfa8      	it	ge
 800373a:	f8c8 3000 	strge.w	r3, [r8]
 800373e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8003742:	4b9f      	ldr	r3, [pc, #636]	; (80039c0 <_dtoa_r+0x2e8>)
 8003744:	bfb8      	it	lt
 8003746:	f8c8 2000 	strlt.w	r2, [r8]
 800374a:	ea33 0309 	bics.w	r3, r3, r9
 800374e:	d119      	bne.n	8003784 <_dtoa_r+0xac>
 8003750:	f242 730f 	movw	r3, #9999	; 0x270f
 8003754:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003756:	6013      	str	r3, [r2, #0]
 8003758:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800375c:	4333      	orrs	r3, r6
 800375e:	f000 8580 	beq.w	8004262 <_dtoa_r+0xb8a>
 8003762:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003764:	b953      	cbnz	r3, 800377c <_dtoa_r+0xa4>
 8003766:	4b97      	ldr	r3, [pc, #604]	; (80039c4 <_dtoa_r+0x2ec>)
 8003768:	e022      	b.n	80037b0 <_dtoa_r+0xd8>
 800376a:	4b97      	ldr	r3, [pc, #604]	; (80039c8 <_dtoa_r+0x2f0>)
 800376c:	9308      	str	r3, [sp, #32]
 800376e:	3308      	adds	r3, #8
 8003770:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8003772:	6013      	str	r3, [r2, #0]
 8003774:	9808      	ldr	r0, [sp, #32]
 8003776:	b019      	add	sp, #100	; 0x64
 8003778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800377c:	4b91      	ldr	r3, [pc, #580]	; (80039c4 <_dtoa_r+0x2ec>)
 800377e:	9308      	str	r3, [sp, #32]
 8003780:	3303      	adds	r3, #3
 8003782:	e7f5      	b.n	8003770 <_dtoa_r+0x98>
 8003784:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003788:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800378c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003790:	2200      	movs	r2, #0
 8003792:	2300      	movs	r3, #0
 8003794:	f7fd f908 	bl	80009a8 <__aeabi_dcmpeq>
 8003798:	4680      	mov	r8, r0
 800379a:	b158      	cbz	r0, 80037b4 <_dtoa_r+0xdc>
 800379c:	2301      	movs	r3, #1
 800379e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80037a0:	6013      	str	r3, [r2, #0]
 80037a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f000 8559 	beq.w	800425c <_dtoa_r+0xb84>
 80037aa:	4888      	ldr	r0, [pc, #544]	; (80039cc <_dtoa_r+0x2f4>)
 80037ac:	6018      	str	r0, [r3, #0]
 80037ae:	1e43      	subs	r3, r0, #1
 80037b0:	9308      	str	r3, [sp, #32]
 80037b2:	e7df      	b.n	8003774 <_dtoa_r+0x9c>
 80037b4:	ab16      	add	r3, sp, #88	; 0x58
 80037b6:	9301      	str	r3, [sp, #4]
 80037b8:	ab17      	add	r3, sp, #92	; 0x5c
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	4628      	mov	r0, r5
 80037be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80037c2:	f001 f9bf 	bl	8004b44 <__d2b>
 80037c6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80037ca:	4682      	mov	sl, r0
 80037cc:	2c00      	cmp	r4, #0
 80037ce:	d07e      	beq.n	80038ce <_dtoa_r+0x1f6>
 80037d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80037d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80037d6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80037da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037de:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80037e2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80037e6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80037ea:	2200      	movs	r2, #0
 80037ec:	4b78      	ldr	r3, [pc, #480]	; (80039d0 <_dtoa_r+0x2f8>)
 80037ee:	f7fc fcbb 	bl	8000168 <__aeabi_dsub>
 80037f2:	a36b      	add	r3, pc, #428	; (adr r3, 80039a0 <_dtoa_r+0x2c8>)
 80037f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f8:	f7fc fe6e 	bl	80004d8 <__aeabi_dmul>
 80037fc:	a36a      	add	r3, pc, #424	; (adr r3, 80039a8 <_dtoa_r+0x2d0>)
 80037fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003802:	f7fc fcb3 	bl	800016c <__adddf3>
 8003806:	4606      	mov	r6, r0
 8003808:	4620      	mov	r0, r4
 800380a:	460f      	mov	r7, r1
 800380c:	f7fc fdfa 	bl	8000404 <__aeabi_i2d>
 8003810:	a367      	add	r3, pc, #412	; (adr r3, 80039b0 <_dtoa_r+0x2d8>)
 8003812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003816:	f7fc fe5f 	bl	80004d8 <__aeabi_dmul>
 800381a:	4602      	mov	r2, r0
 800381c:	460b      	mov	r3, r1
 800381e:	4630      	mov	r0, r6
 8003820:	4639      	mov	r1, r7
 8003822:	f7fc fca3 	bl	800016c <__adddf3>
 8003826:	4606      	mov	r6, r0
 8003828:	460f      	mov	r7, r1
 800382a:	f7fd f905 	bl	8000a38 <__aeabi_d2iz>
 800382e:	2200      	movs	r2, #0
 8003830:	4681      	mov	r9, r0
 8003832:	2300      	movs	r3, #0
 8003834:	4630      	mov	r0, r6
 8003836:	4639      	mov	r1, r7
 8003838:	f7fd f8c0 	bl	80009bc <__aeabi_dcmplt>
 800383c:	b148      	cbz	r0, 8003852 <_dtoa_r+0x17a>
 800383e:	4648      	mov	r0, r9
 8003840:	f7fc fde0 	bl	8000404 <__aeabi_i2d>
 8003844:	4632      	mov	r2, r6
 8003846:	463b      	mov	r3, r7
 8003848:	f7fd f8ae 	bl	80009a8 <__aeabi_dcmpeq>
 800384c:	b908      	cbnz	r0, 8003852 <_dtoa_r+0x17a>
 800384e:	f109 39ff 	add.w	r9, r9, #4294967295
 8003852:	f1b9 0f16 	cmp.w	r9, #22
 8003856:	d857      	bhi.n	8003908 <_dtoa_r+0x230>
 8003858:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800385c:	4b5d      	ldr	r3, [pc, #372]	; (80039d4 <_dtoa_r+0x2fc>)
 800385e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8003862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003866:	f7fd f8a9 	bl	80009bc <__aeabi_dcmplt>
 800386a:	2800      	cmp	r0, #0
 800386c:	d04e      	beq.n	800390c <_dtoa_r+0x234>
 800386e:	2300      	movs	r3, #0
 8003870:	f109 39ff 	add.w	r9, r9, #4294967295
 8003874:	930f      	str	r3, [sp, #60]	; 0x3c
 8003876:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003878:	1b1c      	subs	r4, r3, r4
 800387a:	1e63      	subs	r3, r4, #1
 800387c:	9309      	str	r3, [sp, #36]	; 0x24
 800387e:	bf49      	itett	mi
 8003880:	f1c4 0301 	rsbmi	r3, r4, #1
 8003884:	2300      	movpl	r3, #0
 8003886:	9306      	strmi	r3, [sp, #24]
 8003888:	2300      	movmi	r3, #0
 800388a:	bf54      	ite	pl
 800388c:	9306      	strpl	r3, [sp, #24]
 800388e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8003890:	f1b9 0f00 	cmp.w	r9, #0
 8003894:	db3c      	blt.n	8003910 <_dtoa_r+0x238>
 8003896:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003898:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800389c:	444b      	add	r3, r9
 800389e:	9309      	str	r3, [sp, #36]	; 0x24
 80038a0:	2300      	movs	r3, #0
 80038a2:	930a      	str	r3, [sp, #40]	; 0x28
 80038a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80038a6:	2b09      	cmp	r3, #9
 80038a8:	d86c      	bhi.n	8003984 <_dtoa_r+0x2ac>
 80038aa:	2b05      	cmp	r3, #5
 80038ac:	bfc4      	itt	gt
 80038ae:	3b04      	subgt	r3, #4
 80038b0:	9322      	strgt	r3, [sp, #136]	; 0x88
 80038b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80038b4:	bfc8      	it	gt
 80038b6:	2400      	movgt	r4, #0
 80038b8:	f1a3 0302 	sub.w	r3, r3, #2
 80038bc:	bfd8      	it	le
 80038be:	2401      	movle	r4, #1
 80038c0:	2b03      	cmp	r3, #3
 80038c2:	f200 808b 	bhi.w	80039dc <_dtoa_r+0x304>
 80038c6:	e8df f003 	tbb	[pc, r3]
 80038ca:	4f2d      	.short	0x4f2d
 80038cc:	5b4d      	.short	0x5b4d
 80038ce:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80038d2:	441c      	add	r4, r3
 80038d4:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80038d8:	2b20      	cmp	r3, #32
 80038da:	bfc3      	ittte	gt
 80038dc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80038e0:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80038e4:	fa09 f303 	lslgt.w	r3, r9, r3
 80038e8:	f1c3 0320 	rsble	r3, r3, #32
 80038ec:	bfc6      	itte	gt
 80038ee:	fa26 f000 	lsrgt.w	r0, r6, r0
 80038f2:	4318      	orrgt	r0, r3
 80038f4:	fa06 f003 	lslle.w	r0, r6, r3
 80038f8:	f7fc fd74 	bl	80003e4 <__aeabi_ui2d>
 80038fc:	2301      	movs	r3, #1
 80038fe:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003902:	3c01      	subs	r4, #1
 8003904:	9313      	str	r3, [sp, #76]	; 0x4c
 8003906:	e770      	b.n	80037ea <_dtoa_r+0x112>
 8003908:	2301      	movs	r3, #1
 800390a:	e7b3      	b.n	8003874 <_dtoa_r+0x19c>
 800390c:	900f      	str	r0, [sp, #60]	; 0x3c
 800390e:	e7b2      	b.n	8003876 <_dtoa_r+0x19e>
 8003910:	9b06      	ldr	r3, [sp, #24]
 8003912:	eba3 0309 	sub.w	r3, r3, r9
 8003916:	9306      	str	r3, [sp, #24]
 8003918:	f1c9 0300 	rsb	r3, r9, #0
 800391c:	930a      	str	r3, [sp, #40]	; 0x28
 800391e:	2300      	movs	r3, #0
 8003920:	930e      	str	r3, [sp, #56]	; 0x38
 8003922:	e7bf      	b.n	80038a4 <_dtoa_r+0x1cc>
 8003924:	2300      	movs	r3, #0
 8003926:	930b      	str	r3, [sp, #44]	; 0x2c
 8003928:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800392a:	2b00      	cmp	r3, #0
 800392c:	dc59      	bgt.n	80039e2 <_dtoa_r+0x30a>
 800392e:	f04f 0b01 	mov.w	fp, #1
 8003932:	465b      	mov	r3, fp
 8003934:	f8cd b008 	str.w	fp, [sp, #8]
 8003938:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800393c:	2200      	movs	r2, #0
 800393e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003940:	6042      	str	r2, [r0, #4]
 8003942:	2204      	movs	r2, #4
 8003944:	f102 0614 	add.w	r6, r2, #20
 8003948:	429e      	cmp	r6, r3
 800394a:	6841      	ldr	r1, [r0, #4]
 800394c:	d94f      	bls.n	80039ee <_dtoa_r+0x316>
 800394e:	4628      	mov	r0, r5
 8003950:	f000 fdd2 	bl	80044f8 <_Balloc>
 8003954:	9008      	str	r0, [sp, #32]
 8003956:	2800      	cmp	r0, #0
 8003958:	d14d      	bne.n	80039f6 <_dtoa_r+0x31e>
 800395a:	4602      	mov	r2, r0
 800395c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003960:	4b1d      	ldr	r3, [pc, #116]	; (80039d8 <_dtoa_r+0x300>)
 8003962:	e6cd      	b.n	8003700 <_dtoa_r+0x28>
 8003964:	2301      	movs	r3, #1
 8003966:	e7de      	b.n	8003926 <_dtoa_r+0x24e>
 8003968:	2300      	movs	r3, #0
 800396a:	930b      	str	r3, [sp, #44]	; 0x2c
 800396c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800396e:	eb09 0b03 	add.w	fp, r9, r3
 8003972:	f10b 0301 	add.w	r3, fp, #1
 8003976:	2b01      	cmp	r3, #1
 8003978:	9302      	str	r3, [sp, #8]
 800397a:	bfb8      	it	lt
 800397c:	2301      	movlt	r3, #1
 800397e:	e7dd      	b.n	800393c <_dtoa_r+0x264>
 8003980:	2301      	movs	r3, #1
 8003982:	e7f2      	b.n	800396a <_dtoa_r+0x292>
 8003984:	2401      	movs	r4, #1
 8003986:	2300      	movs	r3, #0
 8003988:	940b      	str	r4, [sp, #44]	; 0x2c
 800398a:	9322      	str	r3, [sp, #136]	; 0x88
 800398c:	f04f 3bff 	mov.w	fp, #4294967295
 8003990:	2200      	movs	r2, #0
 8003992:	2312      	movs	r3, #18
 8003994:	f8cd b008 	str.w	fp, [sp, #8]
 8003998:	9223      	str	r2, [sp, #140]	; 0x8c
 800399a:	e7cf      	b.n	800393c <_dtoa_r+0x264>
 800399c:	f3af 8000 	nop.w
 80039a0:	636f4361 	.word	0x636f4361
 80039a4:	3fd287a7 	.word	0x3fd287a7
 80039a8:	8b60c8b3 	.word	0x8b60c8b3
 80039ac:	3fc68a28 	.word	0x3fc68a28
 80039b0:	509f79fb 	.word	0x509f79fb
 80039b4:	3fd34413 	.word	0x3fd34413
 80039b8:	08005751 	.word	0x08005751
 80039bc:	08005768 	.word	0x08005768
 80039c0:	7ff00000 	.word	0x7ff00000
 80039c4:	0800574d 	.word	0x0800574d
 80039c8:	08005744 	.word	0x08005744
 80039cc:	08005721 	.word	0x08005721
 80039d0:	3ff80000 	.word	0x3ff80000
 80039d4:	080058c0 	.word	0x080058c0
 80039d8:	080057c7 	.word	0x080057c7
 80039dc:	2301      	movs	r3, #1
 80039de:	930b      	str	r3, [sp, #44]	; 0x2c
 80039e0:	e7d4      	b.n	800398c <_dtoa_r+0x2b4>
 80039e2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80039e6:	465b      	mov	r3, fp
 80039e8:	f8cd b008 	str.w	fp, [sp, #8]
 80039ec:	e7a6      	b.n	800393c <_dtoa_r+0x264>
 80039ee:	3101      	adds	r1, #1
 80039f0:	6041      	str	r1, [r0, #4]
 80039f2:	0052      	lsls	r2, r2, #1
 80039f4:	e7a6      	b.n	8003944 <_dtoa_r+0x26c>
 80039f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80039f8:	9a08      	ldr	r2, [sp, #32]
 80039fa:	601a      	str	r2, [r3, #0]
 80039fc:	9b02      	ldr	r3, [sp, #8]
 80039fe:	2b0e      	cmp	r3, #14
 8003a00:	f200 80a8 	bhi.w	8003b54 <_dtoa_r+0x47c>
 8003a04:	2c00      	cmp	r4, #0
 8003a06:	f000 80a5 	beq.w	8003b54 <_dtoa_r+0x47c>
 8003a0a:	f1b9 0f00 	cmp.w	r9, #0
 8003a0e:	dd34      	ble.n	8003a7a <_dtoa_r+0x3a2>
 8003a10:	4a9a      	ldr	r2, [pc, #616]	; (8003c7c <_dtoa_r+0x5a4>)
 8003a12:	f009 030f 	and.w	r3, r9, #15
 8003a16:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003a1a:	f419 7f80 	tst.w	r9, #256	; 0x100
 8003a1e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003a22:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003a26:	ea4f 1429 	mov.w	r4, r9, asr #4
 8003a2a:	d016      	beq.n	8003a5a <_dtoa_r+0x382>
 8003a2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003a30:	4b93      	ldr	r3, [pc, #588]	; (8003c80 <_dtoa_r+0x5a8>)
 8003a32:	2703      	movs	r7, #3
 8003a34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003a38:	f7fc fe78 	bl	800072c <__aeabi_ddiv>
 8003a3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003a40:	f004 040f 	and.w	r4, r4, #15
 8003a44:	4e8e      	ldr	r6, [pc, #568]	; (8003c80 <_dtoa_r+0x5a8>)
 8003a46:	b954      	cbnz	r4, 8003a5e <_dtoa_r+0x386>
 8003a48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003a4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003a50:	f7fc fe6c 	bl	800072c <__aeabi_ddiv>
 8003a54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003a58:	e029      	b.n	8003aae <_dtoa_r+0x3d6>
 8003a5a:	2702      	movs	r7, #2
 8003a5c:	e7f2      	b.n	8003a44 <_dtoa_r+0x36c>
 8003a5e:	07e1      	lsls	r1, r4, #31
 8003a60:	d508      	bpl.n	8003a74 <_dtoa_r+0x39c>
 8003a62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003a66:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003a6a:	f7fc fd35 	bl	80004d8 <__aeabi_dmul>
 8003a6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003a72:	3701      	adds	r7, #1
 8003a74:	1064      	asrs	r4, r4, #1
 8003a76:	3608      	adds	r6, #8
 8003a78:	e7e5      	b.n	8003a46 <_dtoa_r+0x36e>
 8003a7a:	f000 80a5 	beq.w	8003bc8 <_dtoa_r+0x4f0>
 8003a7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003a82:	f1c9 0400 	rsb	r4, r9, #0
 8003a86:	4b7d      	ldr	r3, [pc, #500]	; (8003c7c <_dtoa_r+0x5a4>)
 8003a88:	f004 020f 	and.w	r2, r4, #15
 8003a8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a94:	f7fc fd20 	bl	80004d8 <__aeabi_dmul>
 8003a98:	2702      	movs	r7, #2
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003aa0:	4e77      	ldr	r6, [pc, #476]	; (8003c80 <_dtoa_r+0x5a8>)
 8003aa2:	1124      	asrs	r4, r4, #4
 8003aa4:	2c00      	cmp	r4, #0
 8003aa6:	f040 8084 	bne.w	8003bb2 <_dtoa_r+0x4da>
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1d2      	bne.n	8003a54 <_dtoa_r+0x37c>
 8003aae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f000 808b 	beq.w	8003bcc <_dtoa_r+0x4f4>
 8003ab6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003aba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003abe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	4b6f      	ldr	r3, [pc, #444]	; (8003c84 <_dtoa_r+0x5ac>)
 8003ac6:	f7fc ff79 	bl	80009bc <__aeabi_dcmplt>
 8003aca:	2800      	cmp	r0, #0
 8003acc:	d07e      	beq.n	8003bcc <_dtoa_r+0x4f4>
 8003ace:	9b02      	ldr	r3, [sp, #8]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d07b      	beq.n	8003bcc <_dtoa_r+0x4f4>
 8003ad4:	f1bb 0f00 	cmp.w	fp, #0
 8003ad8:	dd38      	ble.n	8003b4c <_dtoa_r+0x474>
 8003ada:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003ade:	2200      	movs	r2, #0
 8003ae0:	4b69      	ldr	r3, [pc, #420]	; (8003c88 <_dtoa_r+0x5b0>)
 8003ae2:	f7fc fcf9 	bl	80004d8 <__aeabi_dmul>
 8003ae6:	465c      	mov	r4, fp
 8003ae8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003aec:	f109 38ff 	add.w	r8, r9, #4294967295
 8003af0:	3701      	adds	r7, #1
 8003af2:	4638      	mov	r0, r7
 8003af4:	f7fc fc86 	bl	8000404 <__aeabi_i2d>
 8003af8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003afc:	f7fc fcec 	bl	80004d8 <__aeabi_dmul>
 8003b00:	2200      	movs	r2, #0
 8003b02:	4b62      	ldr	r3, [pc, #392]	; (8003c8c <_dtoa_r+0x5b4>)
 8003b04:	f7fc fb32 	bl	800016c <__adddf3>
 8003b08:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8003b0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003b10:	9611      	str	r6, [sp, #68]	; 0x44
 8003b12:	2c00      	cmp	r4, #0
 8003b14:	d15d      	bne.n	8003bd2 <_dtoa_r+0x4fa>
 8003b16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	4b5c      	ldr	r3, [pc, #368]	; (8003c90 <_dtoa_r+0x5b8>)
 8003b1e:	f7fc fb23 	bl	8000168 <__aeabi_dsub>
 8003b22:	4602      	mov	r2, r0
 8003b24:	460b      	mov	r3, r1
 8003b26:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003b2a:	4633      	mov	r3, r6
 8003b2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003b2e:	f7fc ff63 	bl	80009f8 <__aeabi_dcmpgt>
 8003b32:	2800      	cmp	r0, #0
 8003b34:	f040 829e 	bne.w	8004074 <_dtoa_r+0x99c>
 8003b38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003b3e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8003b42:	f7fc ff3b 	bl	80009bc <__aeabi_dcmplt>
 8003b46:	2800      	cmp	r0, #0
 8003b48:	f040 8292 	bne.w	8004070 <_dtoa_r+0x998>
 8003b4c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8003b50:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003b54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	f2c0 8153 	blt.w	8003e02 <_dtoa_r+0x72a>
 8003b5c:	f1b9 0f0e 	cmp.w	r9, #14
 8003b60:	f300 814f 	bgt.w	8003e02 <_dtoa_r+0x72a>
 8003b64:	4b45      	ldr	r3, [pc, #276]	; (8003c7c <_dtoa_r+0x5a4>)
 8003b66:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8003b6a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003b6e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003b72:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f280 80db 	bge.w	8003d30 <_dtoa_r+0x658>
 8003b7a:	9b02      	ldr	r3, [sp, #8]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f300 80d7 	bgt.w	8003d30 <_dtoa_r+0x658>
 8003b82:	f040 8274 	bne.w	800406e <_dtoa_r+0x996>
 8003b86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	4b40      	ldr	r3, [pc, #256]	; (8003c90 <_dtoa_r+0x5b8>)
 8003b8e:	f7fc fca3 	bl	80004d8 <__aeabi_dmul>
 8003b92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b96:	f7fc ff25 	bl	80009e4 <__aeabi_dcmpge>
 8003b9a:	9c02      	ldr	r4, [sp, #8]
 8003b9c:	4626      	mov	r6, r4
 8003b9e:	2800      	cmp	r0, #0
 8003ba0:	f040 824a 	bne.w	8004038 <_dtoa_r+0x960>
 8003ba4:	2331      	movs	r3, #49	; 0x31
 8003ba6:	9f08      	ldr	r7, [sp, #32]
 8003ba8:	f109 0901 	add.w	r9, r9, #1
 8003bac:	f807 3b01 	strb.w	r3, [r7], #1
 8003bb0:	e246      	b.n	8004040 <_dtoa_r+0x968>
 8003bb2:	07e2      	lsls	r2, r4, #31
 8003bb4:	d505      	bpl.n	8003bc2 <_dtoa_r+0x4ea>
 8003bb6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003bba:	f7fc fc8d 	bl	80004d8 <__aeabi_dmul>
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	3701      	adds	r7, #1
 8003bc2:	1064      	asrs	r4, r4, #1
 8003bc4:	3608      	adds	r6, #8
 8003bc6:	e76d      	b.n	8003aa4 <_dtoa_r+0x3cc>
 8003bc8:	2702      	movs	r7, #2
 8003bca:	e770      	b.n	8003aae <_dtoa_r+0x3d6>
 8003bcc:	46c8      	mov	r8, r9
 8003bce:	9c02      	ldr	r4, [sp, #8]
 8003bd0:	e78f      	b.n	8003af2 <_dtoa_r+0x41a>
 8003bd2:	9908      	ldr	r1, [sp, #32]
 8003bd4:	4b29      	ldr	r3, [pc, #164]	; (8003c7c <_dtoa_r+0x5a4>)
 8003bd6:	4421      	add	r1, r4
 8003bd8:	9112      	str	r1, [sp, #72]	; 0x48
 8003bda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003bdc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003be0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8003be4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003be8:	2900      	cmp	r1, #0
 8003bea:	d055      	beq.n	8003c98 <_dtoa_r+0x5c0>
 8003bec:	2000      	movs	r0, #0
 8003bee:	4929      	ldr	r1, [pc, #164]	; (8003c94 <_dtoa_r+0x5bc>)
 8003bf0:	f7fc fd9c 	bl	800072c <__aeabi_ddiv>
 8003bf4:	463b      	mov	r3, r7
 8003bf6:	4632      	mov	r2, r6
 8003bf8:	f7fc fab6 	bl	8000168 <__aeabi_dsub>
 8003bfc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003c00:	9f08      	ldr	r7, [sp, #32]
 8003c02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c06:	f7fc ff17 	bl	8000a38 <__aeabi_d2iz>
 8003c0a:	4604      	mov	r4, r0
 8003c0c:	f7fc fbfa 	bl	8000404 <__aeabi_i2d>
 8003c10:	4602      	mov	r2, r0
 8003c12:	460b      	mov	r3, r1
 8003c14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c18:	f7fc faa6 	bl	8000168 <__aeabi_dsub>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	460b      	mov	r3, r1
 8003c20:	3430      	adds	r4, #48	; 0x30
 8003c22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003c26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003c2a:	f807 4b01 	strb.w	r4, [r7], #1
 8003c2e:	f7fc fec5 	bl	80009bc <__aeabi_dcmplt>
 8003c32:	2800      	cmp	r0, #0
 8003c34:	d174      	bne.n	8003d20 <_dtoa_r+0x648>
 8003c36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	4911      	ldr	r1, [pc, #68]	; (8003c84 <_dtoa_r+0x5ac>)
 8003c3e:	f7fc fa93 	bl	8000168 <__aeabi_dsub>
 8003c42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003c46:	f7fc feb9 	bl	80009bc <__aeabi_dcmplt>
 8003c4a:	2800      	cmp	r0, #0
 8003c4c:	f040 80b6 	bne.w	8003dbc <_dtoa_r+0x6e4>
 8003c50:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003c52:	429f      	cmp	r7, r3
 8003c54:	f43f af7a 	beq.w	8003b4c <_dtoa_r+0x474>
 8003c58:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	4b0a      	ldr	r3, [pc, #40]	; (8003c88 <_dtoa_r+0x5b0>)
 8003c60:	f7fc fc3a 	bl	80004d8 <__aeabi_dmul>
 8003c64:	2200      	movs	r2, #0
 8003c66:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003c6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c6e:	4b06      	ldr	r3, [pc, #24]	; (8003c88 <_dtoa_r+0x5b0>)
 8003c70:	f7fc fc32 	bl	80004d8 <__aeabi_dmul>
 8003c74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003c78:	e7c3      	b.n	8003c02 <_dtoa_r+0x52a>
 8003c7a:	bf00      	nop
 8003c7c:	080058c0 	.word	0x080058c0
 8003c80:	08005898 	.word	0x08005898
 8003c84:	3ff00000 	.word	0x3ff00000
 8003c88:	40240000 	.word	0x40240000
 8003c8c:	401c0000 	.word	0x401c0000
 8003c90:	40140000 	.word	0x40140000
 8003c94:	3fe00000 	.word	0x3fe00000
 8003c98:	4630      	mov	r0, r6
 8003c9a:	4639      	mov	r1, r7
 8003c9c:	f7fc fc1c 	bl	80004d8 <__aeabi_dmul>
 8003ca0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003ca2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003ca6:	9c08      	ldr	r4, [sp, #32]
 8003ca8:	9314      	str	r3, [sp, #80]	; 0x50
 8003caa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003cae:	f7fc fec3 	bl	8000a38 <__aeabi_d2iz>
 8003cb2:	9015      	str	r0, [sp, #84]	; 0x54
 8003cb4:	f7fc fba6 	bl	8000404 <__aeabi_i2d>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	460b      	mov	r3, r1
 8003cbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003cc0:	f7fc fa52 	bl	8000168 <__aeabi_dsub>
 8003cc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003cc6:	4606      	mov	r6, r0
 8003cc8:	3330      	adds	r3, #48	; 0x30
 8003cca:	f804 3b01 	strb.w	r3, [r4], #1
 8003cce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003cd0:	460f      	mov	r7, r1
 8003cd2:	429c      	cmp	r4, r3
 8003cd4:	f04f 0200 	mov.w	r2, #0
 8003cd8:	d124      	bne.n	8003d24 <_dtoa_r+0x64c>
 8003cda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003cde:	4bb3      	ldr	r3, [pc, #716]	; (8003fac <_dtoa_r+0x8d4>)
 8003ce0:	f7fc fa44 	bl	800016c <__adddf3>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4630      	mov	r0, r6
 8003cea:	4639      	mov	r1, r7
 8003cec:	f7fc fe84 	bl	80009f8 <__aeabi_dcmpgt>
 8003cf0:	2800      	cmp	r0, #0
 8003cf2:	d162      	bne.n	8003dba <_dtoa_r+0x6e2>
 8003cf4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003cf8:	2000      	movs	r0, #0
 8003cfa:	49ac      	ldr	r1, [pc, #688]	; (8003fac <_dtoa_r+0x8d4>)
 8003cfc:	f7fc fa34 	bl	8000168 <__aeabi_dsub>
 8003d00:	4602      	mov	r2, r0
 8003d02:	460b      	mov	r3, r1
 8003d04:	4630      	mov	r0, r6
 8003d06:	4639      	mov	r1, r7
 8003d08:	f7fc fe58 	bl	80009bc <__aeabi_dcmplt>
 8003d0c:	2800      	cmp	r0, #0
 8003d0e:	f43f af1d 	beq.w	8003b4c <_dtoa_r+0x474>
 8003d12:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003d14:	1e7b      	subs	r3, r7, #1
 8003d16:	9314      	str	r3, [sp, #80]	; 0x50
 8003d18:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8003d1c:	2b30      	cmp	r3, #48	; 0x30
 8003d1e:	d0f8      	beq.n	8003d12 <_dtoa_r+0x63a>
 8003d20:	46c1      	mov	r9, r8
 8003d22:	e03a      	b.n	8003d9a <_dtoa_r+0x6c2>
 8003d24:	4ba2      	ldr	r3, [pc, #648]	; (8003fb0 <_dtoa_r+0x8d8>)
 8003d26:	f7fc fbd7 	bl	80004d8 <__aeabi_dmul>
 8003d2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d2e:	e7bc      	b.n	8003caa <_dtoa_r+0x5d2>
 8003d30:	9f08      	ldr	r7, [sp, #32]
 8003d32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003d36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d3a:	f7fc fcf7 	bl	800072c <__aeabi_ddiv>
 8003d3e:	f7fc fe7b 	bl	8000a38 <__aeabi_d2iz>
 8003d42:	4604      	mov	r4, r0
 8003d44:	f7fc fb5e 	bl	8000404 <__aeabi_i2d>
 8003d48:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003d4c:	f7fc fbc4 	bl	80004d8 <__aeabi_dmul>
 8003d50:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8003d54:	460b      	mov	r3, r1
 8003d56:	4602      	mov	r2, r0
 8003d58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d5c:	f7fc fa04 	bl	8000168 <__aeabi_dsub>
 8003d60:	f807 6b01 	strb.w	r6, [r7], #1
 8003d64:	9e08      	ldr	r6, [sp, #32]
 8003d66:	9b02      	ldr	r3, [sp, #8]
 8003d68:	1bbe      	subs	r6, r7, r6
 8003d6a:	42b3      	cmp	r3, r6
 8003d6c:	d13a      	bne.n	8003de4 <_dtoa_r+0x70c>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	460b      	mov	r3, r1
 8003d72:	f7fc f9fb 	bl	800016c <__adddf3>
 8003d76:	4602      	mov	r2, r0
 8003d78:	460b      	mov	r3, r1
 8003d7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003d82:	f7fc fe39 	bl	80009f8 <__aeabi_dcmpgt>
 8003d86:	bb58      	cbnz	r0, 8003de0 <_dtoa_r+0x708>
 8003d88:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003d8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d90:	f7fc fe0a 	bl	80009a8 <__aeabi_dcmpeq>
 8003d94:	b108      	cbz	r0, 8003d9a <_dtoa_r+0x6c2>
 8003d96:	07e1      	lsls	r1, r4, #31
 8003d98:	d422      	bmi.n	8003de0 <_dtoa_r+0x708>
 8003d9a:	4628      	mov	r0, r5
 8003d9c:	4651      	mov	r1, sl
 8003d9e:	f000 fbeb 	bl	8004578 <_Bfree>
 8003da2:	2300      	movs	r3, #0
 8003da4:	703b      	strb	r3, [r7, #0]
 8003da6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8003da8:	f109 0001 	add.w	r0, r9, #1
 8003dac:	6018      	str	r0, [r3, #0]
 8003dae:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	f43f acdf 	beq.w	8003774 <_dtoa_r+0x9c>
 8003db6:	601f      	str	r7, [r3, #0]
 8003db8:	e4dc      	b.n	8003774 <_dtoa_r+0x9c>
 8003dba:	4627      	mov	r7, r4
 8003dbc:	463b      	mov	r3, r7
 8003dbe:	461f      	mov	r7, r3
 8003dc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003dc4:	2a39      	cmp	r2, #57	; 0x39
 8003dc6:	d107      	bne.n	8003dd8 <_dtoa_r+0x700>
 8003dc8:	9a08      	ldr	r2, [sp, #32]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d1f7      	bne.n	8003dbe <_dtoa_r+0x6e6>
 8003dce:	2230      	movs	r2, #48	; 0x30
 8003dd0:	9908      	ldr	r1, [sp, #32]
 8003dd2:	f108 0801 	add.w	r8, r8, #1
 8003dd6:	700a      	strb	r2, [r1, #0]
 8003dd8:	781a      	ldrb	r2, [r3, #0]
 8003dda:	3201      	adds	r2, #1
 8003ddc:	701a      	strb	r2, [r3, #0]
 8003dde:	e79f      	b.n	8003d20 <_dtoa_r+0x648>
 8003de0:	46c8      	mov	r8, r9
 8003de2:	e7eb      	b.n	8003dbc <_dtoa_r+0x6e4>
 8003de4:	2200      	movs	r2, #0
 8003de6:	4b72      	ldr	r3, [pc, #456]	; (8003fb0 <_dtoa_r+0x8d8>)
 8003de8:	f7fc fb76 	bl	80004d8 <__aeabi_dmul>
 8003dec:	4602      	mov	r2, r0
 8003dee:	460b      	mov	r3, r1
 8003df0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003df4:	2200      	movs	r2, #0
 8003df6:	2300      	movs	r3, #0
 8003df8:	f7fc fdd6 	bl	80009a8 <__aeabi_dcmpeq>
 8003dfc:	2800      	cmp	r0, #0
 8003dfe:	d098      	beq.n	8003d32 <_dtoa_r+0x65a>
 8003e00:	e7cb      	b.n	8003d9a <_dtoa_r+0x6c2>
 8003e02:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003e04:	2a00      	cmp	r2, #0
 8003e06:	f000 80cd 	beq.w	8003fa4 <_dtoa_r+0x8cc>
 8003e0a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003e0c:	2a01      	cmp	r2, #1
 8003e0e:	f300 80af 	bgt.w	8003f70 <_dtoa_r+0x898>
 8003e12:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003e14:	2a00      	cmp	r2, #0
 8003e16:	f000 80a7 	beq.w	8003f68 <_dtoa_r+0x890>
 8003e1a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003e1e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003e20:	9f06      	ldr	r7, [sp, #24]
 8003e22:	9a06      	ldr	r2, [sp, #24]
 8003e24:	2101      	movs	r1, #1
 8003e26:	441a      	add	r2, r3
 8003e28:	9206      	str	r2, [sp, #24]
 8003e2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e2c:	4628      	mov	r0, r5
 8003e2e:	441a      	add	r2, r3
 8003e30:	9209      	str	r2, [sp, #36]	; 0x24
 8003e32:	f000 fc5b 	bl	80046ec <__i2b>
 8003e36:	4606      	mov	r6, r0
 8003e38:	2f00      	cmp	r7, #0
 8003e3a:	dd0c      	ble.n	8003e56 <_dtoa_r+0x77e>
 8003e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	dd09      	ble.n	8003e56 <_dtoa_r+0x77e>
 8003e42:	42bb      	cmp	r3, r7
 8003e44:	bfa8      	it	ge
 8003e46:	463b      	movge	r3, r7
 8003e48:	9a06      	ldr	r2, [sp, #24]
 8003e4a:	1aff      	subs	r7, r7, r3
 8003e4c:	1ad2      	subs	r2, r2, r3
 8003e4e:	9206      	str	r2, [sp, #24]
 8003e50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	9309      	str	r3, [sp, #36]	; 0x24
 8003e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e58:	b1f3      	cbz	r3, 8003e98 <_dtoa_r+0x7c0>
 8003e5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f000 80a9 	beq.w	8003fb4 <_dtoa_r+0x8dc>
 8003e62:	2c00      	cmp	r4, #0
 8003e64:	dd10      	ble.n	8003e88 <_dtoa_r+0x7b0>
 8003e66:	4631      	mov	r1, r6
 8003e68:	4622      	mov	r2, r4
 8003e6a:	4628      	mov	r0, r5
 8003e6c:	f000 fcf8 	bl	8004860 <__pow5mult>
 8003e70:	4652      	mov	r2, sl
 8003e72:	4601      	mov	r1, r0
 8003e74:	4606      	mov	r6, r0
 8003e76:	4628      	mov	r0, r5
 8003e78:	f000 fc4e 	bl	8004718 <__multiply>
 8003e7c:	4680      	mov	r8, r0
 8003e7e:	4651      	mov	r1, sl
 8003e80:	4628      	mov	r0, r5
 8003e82:	f000 fb79 	bl	8004578 <_Bfree>
 8003e86:	46c2      	mov	sl, r8
 8003e88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e8a:	1b1a      	subs	r2, r3, r4
 8003e8c:	d004      	beq.n	8003e98 <_dtoa_r+0x7c0>
 8003e8e:	4651      	mov	r1, sl
 8003e90:	4628      	mov	r0, r5
 8003e92:	f000 fce5 	bl	8004860 <__pow5mult>
 8003e96:	4682      	mov	sl, r0
 8003e98:	2101      	movs	r1, #1
 8003e9a:	4628      	mov	r0, r5
 8003e9c:	f000 fc26 	bl	80046ec <__i2b>
 8003ea0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ea2:	4604      	mov	r4, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f340 8087 	ble.w	8003fb8 <_dtoa_r+0x8e0>
 8003eaa:	461a      	mov	r2, r3
 8003eac:	4601      	mov	r1, r0
 8003eae:	4628      	mov	r0, r5
 8003eb0:	f000 fcd6 	bl	8004860 <__pow5mult>
 8003eb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003eb6:	4604      	mov	r4, r0
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	f340 8080 	ble.w	8003fbe <_dtoa_r+0x8e6>
 8003ebe:	f04f 0800 	mov.w	r8, #0
 8003ec2:	6923      	ldr	r3, [r4, #16]
 8003ec4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003ec8:	6918      	ldr	r0, [r3, #16]
 8003eca:	f000 fbc1 	bl	8004650 <__hi0bits>
 8003ece:	f1c0 0020 	rsb	r0, r0, #32
 8003ed2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ed4:	4418      	add	r0, r3
 8003ed6:	f010 001f 	ands.w	r0, r0, #31
 8003eda:	f000 8092 	beq.w	8004002 <_dtoa_r+0x92a>
 8003ede:	f1c0 0320 	rsb	r3, r0, #32
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	f340 808a 	ble.w	8003ffc <_dtoa_r+0x924>
 8003ee8:	f1c0 001c 	rsb	r0, r0, #28
 8003eec:	9b06      	ldr	r3, [sp, #24]
 8003eee:	4407      	add	r7, r0
 8003ef0:	4403      	add	r3, r0
 8003ef2:	9306      	str	r3, [sp, #24]
 8003ef4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ef6:	4403      	add	r3, r0
 8003ef8:	9309      	str	r3, [sp, #36]	; 0x24
 8003efa:	9b06      	ldr	r3, [sp, #24]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	dd05      	ble.n	8003f0c <_dtoa_r+0x834>
 8003f00:	4651      	mov	r1, sl
 8003f02:	461a      	mov	r2, r3
 8003f04:	4628      	mov	r0, r5
 8003f06:	f000 fd05 	bl	8004914 <__lshift>
 8003f0a:	4682      	mov	sl, r0
 8003f0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	dd05      	ble.n	8003f1e <_dtoa_r+0x846>
 8003f12:	4621      	mov	r1, r4
 8003f14:	461a      	mov	r2, r3
 8003f16:	4628      	mov	r0, r5
 8003f18:	f000 fcfc 	bl	8004914 <__lshift>
 8003f1c:	4604      	mov	r4, r0
 8003f1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d070      	beq.n	8004006 <_dtoa_r+0x92e>
 8003f24:	4621      	mov	r1, r4
 8003f26:	4650      	mov	r0, sl
 8003f28:	f000 fd60 	bl	80049ec <__mcmp>
 8003f2c:	2800      	cmp	r0, #0
 8003f2e:	da6a      	bge.n	8004006 <_dtoa_r+0x92e>
 8003f30:	2300      	movs	r3, #0
 8003f32:	4651      	mov	r1, sl
 8003f34:	220a      	movs	r2, #10
 8003f36:	4628      	mov	r0, r5
 8003f38:	f000 fb40 	bl	80045bc <__multadd>
 8003f3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f3e:	4682      	mov	sl, r0
 8003f40:	f109 39ff 	add.w	r9, r9, #4294967295
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 8193 	beq.w	8004270 <_dtoa_r+0xb98>
 8003f4a:	4631      	mov	r1, r6
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	220a      	movs	r2, #10
 8003f50:	4628      	mov	r0, r5
 8003f52:	f000 fb33 	bl	80045bc <__multadd>
 8003f56:	f1bb 0f00 	cmp.w	fp, #0
 8003f5a:	4606      	mov	r6, r0
 8003f5c:	f300 8093 	bgt.w	8004086 <_dtoa_r+0x9ae>
 8003f60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	dc57      	bgt.n	8004016 <_dtoa_r+0x93e>
 8003f66:	e08e      	b.n	8004086 <_dtoa_r+0x9ae>
 8003f68:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003f6a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003f6e:	e756      	b.n	8003e1e <_dtoa_r+0x746>
 8003f70:	9b02      	ldr	r3, [sp, #8]
 8003f72:	1e5c      	subs	r4, r3, #1
 8003f74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f76:	42a3      	cmp	r3, r4
 8003f78:	bfb7      	itett	lt
 8003f7a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003f7c:	1b1c      	subge	r4, r3, r4
 8003f7e:	1ae2      	sublt	r2, r4, r3
 8003f80:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8003f82:	bfbe      	ittt	lt
 8003f84:	940a      	strlt	r4, [sp, #40]	; 0x28
 8003f86:	189b      	addlt	r3, r3, r2
 8003f88:	930e      	strlt	r3, [sp, #56]	; 0x38
 8003f8a:	9b02      	ldr	r3, [sp, #8]
 8003f8c:	bfb8      	it	lt
 8003f8e:	2400      	movlt	r4, #0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	bfbb      	ittet	lt
 8003f94:	9b06      	ldrlt	r3, [sp, #24]
 8003f96:	9a02      	ldrlt	r2, [sp, #8]
 8003f98:	9f06      	ldrge	r7, [sp, #24]
 8003f9a:	1a9f      	sublt	r7, r3, r2
 8003f9c:	bfac      	ite	ge
 8003f9e:	9b02      	ldrge	r3, [sp, #8]
 8003fa0:	2300      	movlt	r3, #0
 8003fa2:	e73e      	b.n	8003e22 <_dtoa_r+0x74a>
 8003fa4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003fa6:	9f06      	ldr	r7, [sp, #24]
 8003fa8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8003faa:	e745      	b.n	8003e38 <_dtoa_r+0x760>
 8003fac:	3fe00000 	.word	0x3fe00000
 8003fb0:	40240000 	.word	0x40240000
 8003fb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003fb6:	e76a      	b.n	8003e8e <_dtoa_r+0x7b6>
 8003fb8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	dc19      	bgt.n	8003ff2 <_dtoa_r+0x91a>
 8003fbe:	9b04      	ldr	r3, [sp, #16]
 8003fc0:	b9bb      	cbnz	r3, 8003ff2 <_dtoa_r+0x91a>
 8003fc2:	9b05      	ldr	r3, [sp, #20]
 8003fc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fc8:	b99b      	cbnz	r3, 8003ff2 <_dtoa_r+0x91a>
 8003fca:	9b05      	ldr	r3, [sp, #20]
 8003fcc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003fd0:	0d1b      	lsrs	r3, r3, #20
 8003fd2:	051b      	lsls	r3, r3, #20
 8003fd4:	b183      	cbz	r3, 8003ff8 <_dtoa_r+0x920>
 8003fd6:	f04f 0801 	mov.w	r8, #1
 8003fda:	9b06      	ldr	r3, [sp, #24]
 8003fdc:	3301      	adds	r3, #1
 8003fde:	9306      	str	r3, [sp, #24]
 8003fe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	9309      	str	r3, [sp, #36]	; 0x24
 8003fe6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	f47f af6a 	bne.w	8003ec2 <_dtoa_r+0x7ea>
 8003fee:	2001      	movs	r0, #1
 8003ff0:	e76f      	b.n	8003ed2 <_dtoa_r+0x7fa>
 8003ff2:	f04f 0800 	mov.w	r8, #0
 8003ff6:	e7f6      	b.n	8003fe6 <_dtoa_r+0x90e>
 8003ff8:	4698      	mov	r8, r3
 8003ffa:	e7f4      	b.n	8003fe6 <_dtoa_r+0x90e>
 8003ffc:	f43f af7d 	beq.w	8003efa <_dtoa_r+0x822>
 8004000:	4618      	mov	r0, r3
 8004002:	301c      	adds	r0, #28
 8004004:	e772      	b.n	8003eec <_dtoa_r+0x814>
 8004006:	9b02      	ldr	r3, [sp, #8]
 8004008:	2b00      	cmp	r3, #0
 800400a:	dc36      	bgt.n	800407a <_dtoa_r+0x9a2>
 800400c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800400e:	2b02      	cmp	r3, #2
 8004010:	dd33      	ble.n	800407a <_dtoa_r+0x9a2>
 8004012:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004016:	f1bb 0f00 	cmp.w	fp, #0
 800401a:	d10d      	bne.n	8004038 <_dtoa_r+0x960>
 800401c:	4621      	mov	r1, r4
 800401e:	465b      	mov	r3, fp
 8004020:	2205      	movs	r2, #5
 8004022:	4628      	mov	r0, r5
 8004024:	f000 faca 	bl	80045bc <__multadd>
 8004028:	4601      	mov	r1, r0
 800402a:	4604      	mov	r4, r0
 800402c:	4650      	mov	r0, sl
 800402e:	f000 fcdd 	bl	80049ec <__mcmp>
 8004032:	2800      	cmp	r0, #0
 8004034:	f73f adb6 	bgt.w	8003ba4 <_dtoa_r+0x4cc>
 8004038:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800403a:	9f08      	ldr	r7, [sp, #32]
 800403c:	ea6f 0903 	mvn.w	r9, r3
 8004040:	f04f 0800 	mov.w	r8, #0
 8004044:	4621      	mov	r1, r4
 8004046:	4628      	mov	r0, r5
 8004048:	f000 fa96 	bl	8004578 <_Bfree>
 800404c:	2e00      	cmp	r6, #0
 800404e:	f43f aea4 	beq.w	8003d9a <_dtoa_r+0x6c2>
 8004052:	f1b8 0f00 	cmp.w	r8, #0
 8004056:	d005      	beq.n	8004064 <_dtoa_r+0x98c>
 8004058:	45b0      	cmp	r8, r6
 800405a:	d003      	beq.n	8004064 <_dtoa_r+0x98c>
 800405c:	4641      	mov	r1, r8
 800405e:	4628      	mov	r0, r5
 8004060:	f000 fa8a 	bl	8004578 <_Bfree>
 8004064:	4631      	mov	r1, r6
 8004066:	4628      	mov	r0, r5
 8004068:	f000 fa86 	bl	8004578 <_Bfree>
 800406c:	e695      	b.n	8003d9a <_dtoa_r+0x6c2>
 800406e:	2400      	movs	r4, #0
 8004070:	4626      	mov	r6, r4
 8004072:	e7e1      	b.n	8004038 <_dtoa_r+0x960>
 8004074:	46c1      	mov	r9, r8
 8004076:	4626      	mov	r6, r4
 8004078:	e594      	b.n	8003ba4 <_dtoa_r+0x4cc>
 800407a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800407c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 80fc 	beq.w	800427e <_dtoa_r+0xba6>
 8004086:	2f00      	cmp	r7, #0
 8004088:	dd05      	ble.n	8004096 <_dtoa_r+0x9be>
 800408a:	4631      	mov	r1, r6
 800408c:	463a      	mov	r2, r7
 800408e:	4628      	mov	r0, r5
 8004090:	f000 fc40 	bl	8004914 <__lshift>
 8004094:	4606      	mov	r6, r0
 8004096:	f1b8 0f00 	cmp.w	r8, #0
 800409a:	d05c      	beq.n	8004156 <_dtoa_r+0xa7e>
 800409c:	4628      	mov	r0, r5
 800409e:	6871      	ldr	r1, [r6, #4]
 80040a0:	f000 fa2a 	bl	80044f8 <_Balloc>
 80040a4:	4607      	mov	r7, r0
 80040a6:	b928      	cbnz	r0, 80040b4 <_dtoa_r+0x9dc>
 80040a8:	4602      	mov	r2, r0
 80040aa:	f240 21ea 	movw	r1, #746	; 0x2ea
 80040ae:	4b7e      	ldr	r3, [pc, #504]	; (80042a8 <_dtoa_r+0xbd0>)
 80040b0:	f7ff bb26 	b.w	8003700 <_dtoa_r+0x28>
 80040b4:	6932      	ldr	r2, [r6, #16]
 80040b6:	f106 010c 	add.w	r1, r6, #12
 80040ba:	3202      	adds	r2, #2
 80040bc:	0092      	lsls	r2, r2, #2
 80040be:	300c      	adds	r0, #12
 80040c0:	f000 fa0c 	bl	80044dc <memcpy>
 80040c4:	2201      	movs	r2, #1
 80040c6:	4639      	mov	r1, r7
 80040c8:	4628      	mov	r0, r5
 80040ca:	f000 fc23 	bl	8004914 <__lshift>
 80040ce:	46b0      	mov	r8, r6
 80040d0:	4606      	mov	r6, r0
 80040d2:	9b08      	ldr	r3, [sp, #32]
 80040d4:	3301      	adds	r3, #1
 80040d6:	9302      	str	r3, [sp, #8]
 80040d8:	9b08      	ldr	r3, [sp, #32]
 80040da:	445b      	add	r3, fp
 80040dc:	930a      	str	r3, [sp, #40]	; 0x28
 80040de:	9b04      	ldr	r3, [sp, #16]
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	9309      	str	r3, [sp, #36]	; 0x24
 80040e6:	9b02      	ldr	r3, [sp, #8]
 80040e8:	4621      	mov	r1, r4
 80040ea:	4650      	mov	r0, sl
 80040ec:	f103 3bff 	add.w	fp, r3, #4294967295
 80040f0:	f7ff fa64 	bl	80035bc <quorem>
 80040f4:	4603      	mov	r3, r0
 80040f6:	4641      	mov	r1, r8
 80040f8:	3330      	adds	r3, #48	; 0x30
 80040fa:	9004      	str	r0, [sp, #16]
 80040fc:	4650      	mov	r0, sl
 80040fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8004100:	f000 fc74 	bl	80049ec <__mcmp>
 8004104:	4632      	mov	r2, r6
 8004106:	9006      	str	r0, [sp, #24]
 8004108:	4621      	mov	r1, r4
 800410a:	4628      	mov	r0, r5
 800410c:	f000 fc8a 	bl	8004a24 <__mdiff>
 8004110:	68c2      	ldr	r2, [r0, #12]
 8004112:	4607      	mov	r7, r0
 8004114:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004116:	bb02      	cbnz	r2, 800415a <_dtoa_r+0xa82>
 8004118:	4601      	mov	r1, r0
 800411a:	4650      	mov	r0, sl
 800411c:	f000 fc66 	bl	80049ec <__mcmp>
 8004120:	4602      	mov	r2, r0
 8004122:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004124:	4639      	mov	r1, r7
 8004126:	4628      	mov	r0, r5
 8004128:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800412c:	f000 fa24 	bl	8004578 <_Bfree>
 8004130:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004132:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004134:	9f02      	ldr	r7, [sp, #8]
 8004136:	ea43 0102 	orr.w	r1, r3, r2
 800413a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800413c:	430b      	orrs	r3, r1
 800413e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004140:	d10d      	bne.n	800415e <_dtoa_r+0xa86>
 8004142:	2b39      	cmp	r3, #57	; 0x39
 8004144:	d027      	beq.n	8004196 <_dtoa_r+0xabe>
 8004146:	9a06      	ldr	r2, [sp, #24]
 8004148:	2a00      	cmp	r2, #0
 800414a:	dd01      	ble.n	8004150 <_dtoa_r+0xa78>
 800414c:	9b04      	ldr	r3, [sp, #16]
 800414e:	3331      	adds	r3, #49	; 0x31
 8004150:	f88b 3000 	strb.w	r3, [fp]
 8004154:	e776      	b.n	8004044 <_dtoa_r+0x96c>
 8004156:	4630      	mov	r0, r6
 8004158:	e7b9      	b.n	80040ce <_dtoa_r+0x9f6>
 800415a:	2201      	movs	r2, #1
 800415c:	e7e2      	b.n	8004124 <_dtoa_r+0xa4c>
 800415e:	9906      	ldr	r1, [sp, #24]
 8004160:	2900      	cmp	r1, #0
 8004162:	db04      	blt.n	800416e <_dtoa_r+0xa96>
 8004164:	9822      	ldr	r0, [sp, #136]	; 0x88
 8004166:	4301      	orrs	r1, r0
 8004168:	9809      	ldr	r0, [sp, #36]	; 0x24
 800416a:	4301      	orrs	r1, r0
 800416c:	d120      	bne.n	80041b0 <_dtoa_r+0xad8>
 800416e:	2a00      	cmp	r2, #0
 8004170:	ddee      	ble.n	8004150 <_dtoa_r+0xa78>
 8004172:	4651      	mov	r1, sl
 8004174:	2201      	movs	r2, #1
 8004176:	4628      	mov	r0, r5
 8004178:	9302      	str	r3, [sp, #8]
 800417a:	f000 fbcb 	bl	8004914 <__lshift>
 800417e:	4621      	mov	r1, r4
 8004180:	4682      	mov	sl, r0
 8004182:	f000 fc33 	bl	80049ec <__mcmp>
 8004186:	2800      	cmp	r0, #0
 8004188:	9b02      	ldr	r3, [sp, #8]
 800418a:	dc02      	bgt.n	8004192 <_dtoa_r+0xaba>
 800418c:	d1e0      	bne.n	8004150 <_dtoa_r+0xa78>
 800418e:	07da      	lsls	r2, r3, #31
 8004190:	d5de      	bpl.n	8004150 <_dtoa_r+0xa78>
 8004192:	2b39      	cmp	r3, #57	; 0x39
 8004194:	d1da      	bne.n	800414c <_dtoa_r+0xa74>
 8004196:	2339      	movs	r3, #57	; 0x39
 8004198:	f88b 3000 	strb.w	r3, [fp]
 800419c:	463b      	mov	r3, r7
 800419e:	461f      	mov	r7, r3
 80041a0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80041a4:	3b01      	subs	r3, #1
 80041a6:	2a39      	cmp	r2, #57	; 0x39
 80041a8:	d050      	beq.n	800424c <_dtoa_r+0xb74>
 80041aa:	3201      	adds	r2, #1
 80041ac:	701a      	strb	r2, [r3, #0]
 80041ae:	e749      	b.n	8004044 <_dtoa_r+0x96c>
 80041b0:	2a00      	cmp	r2, #0
 80041b2:	dd03      	ble.n	80041bc <_dtoa_r+0xae4>
 80041b4:	2b39      	cmp	r3, #57	; 0x39
 80041b6:	d0ee      	beq.n	8004196 <_dtoa_r+0xabe>
 80041b8:	3301      	adds	r3, #1
 80041ba:	e7c9      	b.n	8004150 <_dtoa_r+0xa78>
 80041bc:	9a02      	ldr	r2, [sp, #8]
 80041be:	990a      	ldr	r1, [sp, #40]	; 0x28
 80041c0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80041c4:	428a      	cmp	r2, r1
 80041c6:	d02a      	beq.n	800421e <_dtoa_r+0xb46>
 80041c8:	4651      	mov	r1, sl
 80041ca:	2300      	movs	r3, #0
 80041cc:	220a      	movs	r2, #10
 80041ce:	4628      	mov	r0, r5
 80041d0:	f000 f9f4 	bl	80045bc <__multadd>
 80041d4:	45b0      	cmp	r8, r6
 80041d6:	4682      	mov	sl, r0
 80041d8:	f04f 0300 	mov.w	r3, #0
 80041dc:	f04f 020a 	mov.w	r2, #10
 80041e0:	4641      	mov	r1, r8
 80041e2:	4628      	mov	r0, r5
 80041e4:	d107      	bne.n	80041f6 <_dtoa_r+0xb1e>
 80041e6:	f000 f9e9 	bl	80045bc <__multadd>
 80041ea:	4680      	mov	r8, r0
 80041ec:	4606      	mov	r6, r0
 80041ee:	9b02      	ldr	r3, [sp, #8]
 80041f0:	3301      	adds	r3, #1
 80041f2:	9302      	str	r3, [sp, #8]
 80041f4:	e777      	b.n	80040e6 <_dtoa_r+0xa0e>
 80041f6:	f000 f9e1 	bl	80045bc <__multadd>
 80041fa:	4631      	mov	r1, r6
 80041fc:	4680      	mov	r8, r0
 80041fe:	2300      	movs	r3, #0
 8004200:	220a      	movs	r2, #10
 8004202:	4628      	mov	r0, r5
 8004204:	f000 f9da 	bl	80045bc <__multadd>
 8004208:	4606      	mov	r6, r0
 800420a:	e7f0      	b.n	80041ee <_dtoa_r+0xb16>
 800420c:	f1bb 0f00 	cmp.w	fp, #0
 8004210:	bfcc      	ite	gt
 8004212:	465f      	movgt	r7, fp
 8004214:	2701      	movle	r7, #1
 8004216:	f04f 0800 	mov.w	r8, #0
 800421a:	9a08      	ldr	r2, [sp, #32]
 800421c:	4417      	add	r7, r2
 800421e:	4651      	mov	r1, sl
 8004220:	2201      	movs	r2, #1
 8004222:	4628      	mov	r0, r5
 8004224:	9302      	str	r3, [sp, #8]
 8004226:	f000 fb75 	bl	8004914 <__lshift>
 800422a:	4621      	mov	r1, r4
 800422c:	4682      	mov	sl, r0
 800422e:	f000 fbdd 	bl	80049ec <__mcmp>
 8004232:	2800      	cmp	r0, #0
 8004234:	dcb2      	bgt.n	800419c <_dtoa_r+0xac4>
 8004236:	d102      	bne.n	800423e <_dtoa_r+0xb66>
 8004238:	9b02      	ldr	r3, [sp, #8]
 800423a:	07db      	lsls	r3, r3, #31
 800423c:	d4ae      	bmi.n	800419c <_dtoa_r+0xac4>
 800423e:	463b      	mov	r3, r7
 8004240:	461f      	mov	r7, r3
 8004242:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004246:	2a30      	cmp	r2, #48	; 0x30
 8004248:	d0fa      	beq.n	8004240 <_dtoa_r+0xb68>
 800424a:	e6fb      	b.n	8004044 <_dtoa_r+0x96c>
 800424c:	9a08      	ldr	r2, [sp, #32]
 800424e:	429a      	cmp	r2, r3
 8004250:	d1a5      	bne.n	800419e <_dtoa_r+0xac6>
 8004252:	2331      	movs	r3, #49	; 0x31
 8004254:	f109 0901 	add.w	r9, r9, #1
 8004258:	7013      	strb	r3, [r2, #0]
 800425a:	e6f3      	b.n	8004044 <_dtoa_r+0x96c>
 800425c:	4b13      	ldr	r3, [pc, #76]	; (80042ac <_dtoa_r+0xbd4>)
 800425e:	f7ff baa7 	b.w	80037b0 <_dtoa_r+0xd8>
 8004262:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004264:	2b00      	cmp	r3, #0
 8004266:	f47f aa80 	bne.w	800376a <_dtoa_r+0x92>
 800426a:	4b11      	ldr	r3, [pc, #68]	; (80042b0 <_dtoa_r+0xbd8>)
 800426c:	f7ff baa0 	b.w	80037b0 <_dtoa_r+0xd8>
 8004270:	f1bb 0f00 	cmp.w	fp, #0
 8004274:	dc03      	bgt.n	800427e <_dtoa_r+0xba6>
 8004276:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004278:	2b02      	cmp	r3, #2
 800427a:	f73f aecc 	bgt.w	8004016 <_dtoa_r+0x93e>
 800427e:	9f08      	ldr	r7, [sp, #32]
 8004280:	4621      	mov	r1, r4
 8004282:	4650      	mov	r0, sl
 8004284:	f7ff f99a 	bl	80035bc <quorem>
 8004288:	9a08      	ldr	r2, [sp, #32]
 800428a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800428e:	f807 3b01 	strb.w	r3, [r7], #1
 8004292:	1aba      	subs	r2, r7, r2
 8004294:	4593      	cmp	fp, r2
 8004296:	ddb9      	ble.n	800420c <_dtoa_r+0xb34>
 8004298:	4651      	mov	r1, sl
 800429a:	2300      	movs	r3, #0
 800429c:	220a      	movs	r2, #10
 800429e:	4628      	mov	r0, r5
 80042a0:	f000 f98c 	bl	80045bc <__multadd>
 80042a4:	4682      	mov	sl, r0
 80042a6:	e7eb      	b.n	8004280 <_dtoa_r+0xba8>
 80042a8:	080057c7 	.word	0x080057c7
 80042ac:	08005720 	.word	0x08005720
 80042b0:	08005744 	.word	0x08005744

080042b4 <std>:
 80042b4:	2300      	movs	r3, #0
 80042b6:	b510      	push	{r4, lr}
 80042b8:	4604      	mov	r4, r0
 80042ba:	e9c0 3300 	strd	r3, r3, [r0]
 80042be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80042c2:	6083      	str	r3, [r0, #8]
 80042c4:	8181      	strh	r1, [r0, #12]
 80042c6:	6643      	str	r3, [r0, #100]	; 0x64
 80042c8:	81c2      	strh	r2, [r0, #14]
 80042ca:	6183      	str	r3, [r0, #24]
 80042cc:	4619      	mov	r1, r3
 80042ce:	2208      	movs	r2, #8
 80042d0:	305c      	adds	r0, #92	; 0x5c
 80042d2:	f7fe fcf3 	bl	8002cbc <memset>
 80042d6:	4b05      	ldr	r3, [pc, #20]	; (80042ec <std+0x38>)
 80042d8:	6224      	str	r4, [r4, #32]
 80042da:	6263      	str	r3, [r4, #36]	; 0x24
 80042dc:	4b04      	ldr	r3, [pc, #16]	; (80042f0 <std+0x3c>)
 80042de:	62a3      	str	r3, [r4, #40]	; 0x28
 80042e0:	4b04      	ldr	r3, [pc, #16]	; (80042f4 <std+0x40>)
 80042e2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80042e4:	4b04      	ldr	r3, [pc, #16]	; (80042f8 <std+0x44>)
 80042e6:	6323      	str	r3, [r4, #48]	; 0x30
 80042e8:	bd10      	pop	{r4, pc}
 80042ea:	bf00      	nop
 80042ec:	08005035 	.word	0x08005035
 80042f0:	08005057 	.word	0x08005057
 80042f4:	0800508f 	.word	0x0800508f
 80042f8:	080050b3 	.word	0x080050b3

080042fc <_cleanup_r>:
 80042fc:	4901      	ldr	r1, [pc, #4]	; (8004304 <_cleanup_r+0x8>)
 80042fe:	f000 b8af 	b.w	8004460 <_fwalk_reent>
 8004302:	bf00      	nop
 8004304:	080053c9 	.word	0x080053c9

08004308 <__sfmoreglue>:
 8004308:	b570      	push	{r4, r5, r6, lr}
 800430a:	2568      	movs	r5, #104	; 0x68
 800430c:	1e4a      	subs	r2, r1, #1
 800430e:	4355      	muls	r5, r2
 8004310:	460e      	mov	r6, r1
 8004312:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004316:	f000 fccb 	bl	8004cb0 <_malloc_r>
 800431a:	4604      	mov	r4, r0
 800431c:	b140      	cbz	r0, 8004330 <__sfmoreglue+0x28>
 800431e:	2100      	movs	r1, #0
 8004320:	e9c0 1600 	strd	r1, r6, [r0]
 8004324:	300c      	adds	r0, #12
 8004326:	60a0      	str	r0, [r4, #8]
 8004328:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800432c:	f7fe fcc6 	bl	8002cbc <memset>
 8004330:	4620      	mov	r0, r4
 8004332:	bd70      	pop	{r4, r5, r6, pc}

08004334 <__sfp_lock_acquire>:
 8004334:	4801      	ldr	r0, [pc, #4]	; (800433c <__sfp_lock_acquire+0x8>)
 8004336:	f000 b8b8 	b.w	80044aa <__retarget_lock_acquire_recursive>
 800433a:	bf00      	nop
 800433c:	20000240 	.word	0x20000240

08004340 <__sfp_lock_release>:
 8004340:	4801      	ldr	r0, [pc, #4]	; (8004348 <__sfp_lock_release+0x8>)
 8004342:	f000 b8b3 	b.w	80044ac <__retarget_lock_release_recursive>
 8004346:	bf00      	nop
 8004348:	20000240 	.word	0x20000240

0800434c <__sinit_lock_acquire>:
 800434c:	4801      	ldr	r0, [pc, #4]	; (8004354 <__sinit_lock_acquire+0x8>)
 800434e:	f000 b8ac 	b.w	80044aa <__retarget_lock_acquire_recursive>
 8004352:	bf00      	nop
 8004354:	2000023b 	.word	0x2000023b

08004358 <__sinit_lock_release>:
 8004358:	4801      	ldr	r0, [pc, #4]	; (8004360 <__sinit_lock_release+0x8>)
 800435a:	f000 b8a7 	b.w	80044ac <__retarget_lock_release_recursive>
 800435e:	bf00      	nop
 8004360:	2000023b 	.word	0x2000023b

08004364 <__sinit>:
 8004364:	b510      	push	{r4, lr}
 8004366:	4604      	mov	r4, r0
 8004368:	f7ff fff0 	bl	800434c <__sinit_lock_acquire>
 800436c:	69a3      	ldr	r3, [r4, #24]
 800436e:	b11b      	cbz	r3, 8004378 <__sinit+0x14>
 8004370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004374:	f7ff bff0 	b.w	8004358 <__sinit_lock_release>
 8004378:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800437c:	6523      	str	r3, [r4, #80]	; 0x50
 800437e:	4b13      	ldr	r3, [pc, #76]	; (80043cc <__sinit+0x68>)
 8004380:	4a13      	ldr	r2, [pc, #76]	; (80043d0 <__sinit+0x6c>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	62a2      	str	r2, [r4, #40]	; 0x28
 8004386:	42a3      	cmp	r3, r4
 8004388:	bf08      	it	eq
 800438a:	2301      	moveq	r3, #1
 800438c:	4620      	mov	r0, r4
 800438e:	bf08      	it	eq
 8004390:	61a3      	streq	r3, [r4, #24]
 8004392:	f000 f81f 	bl	80043d4 <__sfp>
 8004396:	6060      	str	r0, [r4, #4]
 8004398:	4620      	mov	r0, r4
 800439a:	f000 f81b 	bl	80043d4 <__sfp>
 800439e:	60a0      	str	r0, [r4, #8]
 80043a0:	4620      	mov	r0, r4
 80043a2:	f000 f817 	bl	80043d4 <__sfp>
 80043a6:	2200      	movs	r2, #0
 80043a8:	2104      	movs	r1, #4
 80043aa:	60e0      	str	r0, [r4, #12]
 80043ac:	6860      	ldr	r0, [r4, #4]
 80043ae:	f7ff ff81 	bl	80042b4 <std>
 80043b2:	2201      	movs	r2, #1
 80043b4:	2109      	movs	r1, #9
 80043b6:	68a0      	ldr	r0, [r4, #8]
 80043b8:	f7ff ff7c 	bl	80042b4 <std>
 80043bc:	2202      	movs	r2, #2
 80043be:	2112      	movs	r1, #18
 80043c0:	68e0      	ldr	r0, [r4, #12]
 80043c2:	f7ff ff77 	bl	80042b4 <std>
 80043c6:	2301      	movs	r3, #1
 80043c8:	61a3      	str	r3, [r4, #24]
 80043ca:	e7d1      	b.n	8004370 <__sinit+0xc>
 80043cc:	0800570c 	.word	0x0800570c
 80043d0:	080042fd 	.word	0x080042fd

080043d4 <__sfp>:
 80043d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043d6:	4607      	mov	r7, r0
 80043d8:	f7ff ffac 	bl	8004334 <__sfp_lock_acquire>
 80043dc:	4b1e      	ldr	r3, [pc, #120]	; (8004458 <__sfp+0x84>)
 80043de:	681e      	ldr	r6, [r3, #0]
 80043e0:	69b3      	ldr	r3, [r6, #24]
 80043e2:	b913      	cbnz	r3, 80043ea <__sfp+0x16>
 80043e4:	4630      	mov	r0, r6
 80043e6:	f7ff ffbd 	bl	8004364 <__sinit>
 80043ea:	3648      	adds	r6, #72	; 0x48
 80043ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80043f0:	3b01      	subs	r3, #1
 80043f2:	d503      	bpl.n	80043fc <__sfp+0x28>
 80043f4:	6833      	ldr	r3, [r6, #0]
 80043f6:	b30b      	cbz	r3, 800443c <__sfp+0x68>
 80043f8:	6836      	ldr	r6, [r6, #0]
 80043fa:	e7f7      	b.n	80043ec <__sfp+0x18>
 80043fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004400:	b9d5      	cbnz	r5, 8004438 <__sfp+0x64>
 8004402:	4b16      	ldr	r3, [pc, #88]	; (800445c <__sfp+0x88>)
 8004404:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004408:	60e3      	str	r3, [r4, #12]
 800440a:	6665      	str	r5, [r4, #100]	; 0x64
 800440c:	f000 f84c 	bl	80044a8 <__retarget_lock_init_recursive>
 8004410:	f7ff ff96 	bl	8004340 <__sfp_lock_release>
 8004414:	2208      	movs	r2, #8
 8004416:	4629      	mov	r1, r5
 8004418:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800441c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004420:	6025      	str	r5, [r4, #0]
 8004422:	61a5      	str	r5, [r4, #24]
 8004424:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004428:	f7fe fc48 	bl	8002cbc <memset>
 800442c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004430:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004434:	4620      	mov	r0, r4
 8004436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004438:	3468      	adds	r4, #104	; 0x68
 800443a:	e7d9      	b.n	80043f0 <__sfp+0x1c>
 800443c:	2104      	movs	r1, #4
 800443e:	4638      	mov	r0, r7
 8004440:	f7ff ff62 	bl	8004308 <__sfmoreglue>
 8004444:	4604      	mov	r4, r0
 8004446:	6030      	str	r0, [r6, #0]
 8004448:	2800      	cmp	r0, #0
 800444a:	d1d5      	bne.n	80043f8 <__sfp+0x24>
 800444c:	f7ff ff78 	bl	8004340 <__sfp_lock_release>
 8004450:	230c      	movs	r3, #12
 8004452:	603b      	str	r3, [r7, #0]
 8004454:	e7ee      	b.n	8004434 <__sfp+0x60>
 8004456:	bf00      	nop
 8004458:	0800570c 	.word	0x0800570c
 800445c:	ffff0001 	.word	0xffff0001

08004460 <_fwalk_reent>:
 8004460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004464:	4606      	mov	r6, r0
 8004466:	4688      	mov	r8, r1
 8004468:	2700      	movs	r7, #0
 800446a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800446e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004472:	f1b9 0901 	subs.w	r9, r9, #1
 8004476:	d505      	bpl.n	8004484 <_fwalk_reent+0x24>
 8004478:	6824      	ldr	r4, [r4, #0]
 800447a:	2c00      	cmp	r4, #0
 800447c:	d1f7      	bne.n	800446e <_fwalk_reent+0xe>
 800447e:	4638      	mov	r0, r7
 8004480:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004484:	89ab      	ldrh	r3, [r5, #12]
 8004486:	2b01      	cmp	r3, #1
 8004488:	d907      	bls.n	800449a <_fwalk_reent+0x3a>
 800448a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800448e:	3301      	adds	r3, #1
 8004490:	d003      	beq.n	800449a <_fwalk_reent+0x3a>
 8004492:	4629      	mov	r1, r5
 8004494:	4630      	mov	r0, r6
 8004496:	47c0      	blx	r8
 8004498:	4307      	orrs	r7, r0
 800449a:	3568      	adds	r5, #104	; 0x68
 800449c:	e7e9      	b.n	8004472 <_fwalk_reent+0x12>
	...

080044a0 <_localeconv_r>:
 80044a0:	4800      	ldr	r0, [pc, #0]	; (80044a4 <_localeconv_r+0x4>)
 80044a2:	4770      	bx	lr
 80044a4:	20000160 	.word	0x20000160

080044a8 <__retarget_lock_init_recursive>:
 80044a8:	4770      	bx	lr

080044aa <__retarget_lock_acquire_recursive>:
 80044aa:	4770      	bx	lr

080044ac <__retarget_lock_release_recursive>:
 80044ac:	4770      	bx	lr
	...

080044b0 <malloc>:
 80044b0:	4b02      	ldr	r3, [pc, #8]	; (80044bc <malloc+0xc>)
 80044b2:	4601      	mov	r1, r0
 80044b4:	6818      	ldr	r0, [r3, #0]
 80044b6:	f000 bbfb 	b.w	8004cb0 <_malloc_r>
 80044ba:	bf00      	nop
 80044bc:	2000000c 	.word	0x2000000c

080044c0 <memchr>:
 80044c0:	4603      	mov	r3, r0
 80044c2:	b510      	push	{r4, lr}
 80044c4:	b2c9      	uxtb	r1, r1
 80044c6:	4402      	add	r2, r0
 80044c8:	4293      	cmp	r3, r2
 80044ca:	4618      	mov	r0, r3
 80044cc:	d101      	bne.n	80044d2 <memchr+0x12>
 80044ce:	2000      	movs	r0, #0
 80044d0:	e003      	b.n	80044da <memchr+0x1a>
 80044d2:	7804      	ldrb	r4, [r0, #0]
 80044d4:	3301      	adds	r3, #1
 80044d6:	428c      	cmp	r4, r1
 80044d8:	d1f6      	bne.n	80044c8 <memchr+0x8>
 80044da:	bd10      	pop	{r4, pc}

080044dc <memcpy>:
 80044dc:	440a      	add	r2, r1
 80044de:	4291      	cmp	r1, r2
 80044e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80044e4:	d100      	bne.n	80044e8 <memcpy+0xc>
 80044e6:	4770      	bx	lr
 80044e8:	b510      	push	{r4, lr}
 80044ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80044ee:	4291      	cmp	r1, r2
 80044f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80044f4:	d1f9      	bne.n	80044ea <memcpy+0xe>
 80044f6:	bd10      	pop	{r4, pc}

080044f8 <_Balloc>:
 80044f8:	b570      	push	{r4, r5, r6, lr}
 80044fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80044fc:	4604      	mov	r4, r0
 80044fe:	460d      	mov	r5, r1
 8004500:	b976      	cbnz	r6, 8004520 <_Balloc+0x28>
 8004502:	2010      	movs	r0, #16
 8004504:	f7ff ffd4 	bl	80044b0 <malloc>
 8004508:	4602      	mov	r2, r0
 800450a:	6260      	str	r0, [r4, #36]	; 0x24
 800450c:	b920      	cbnz	r0, 8004518 <_Balloc+0x20>
 800450e:	2166      	movs	r1, #102	; 0x66
 8004510:	4b17      	ldr	r3, [pc, #92]	; (8004570 <_Balloc+0x78>)
 8004512:	4818      	ldr	r0, [pc, #96]	; (8004574 <_Balloc+0x7c>)
 8004514:	f000 fea4 	bl	8005260 <__assert_func>
 8004518:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800451c:	6006      	str	r6, [r0, #0]
 800451e:	60c6      	str	r6, [r0, #12]
 8004520:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004522:	68f3      	ldr	r3, [r6, #12]
 8004524:	b183      	cbz	r3, 8004548 <_Balloc+0x50>
 8004526:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800452e:	b9b8      	cbnz	r0, 8004560 <_Balloc+0x68>
 8004530:	2101      	movs	r1, #1
 8004532:	fa01 f605 	lsl.w	r6, r1, r5
 8004536:	1d72      	adds	r2, r6, #5
 8004538:	4620      	mov	r0, r4
 800453a:	0092      	lsls	r2, r2, #2
 800453c:	f000 fb5e 	bl	8004bfc <_calloc_r>
 8004540:	b160      	cbz	r0, 800455c <_Balloc+0x64>
 8004542:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004546:	e00e      	b.n	8004566 <_Balloc+0x6e>
 8004548:	2221      	movs	r2, #33	; 0x21
 800454a:	2104      	movs	r1, #4
 800454c:	4620      	mov	r0, r4
 800454e:	f000 fb55 	bl	8004bfc <_calloc_r>
 8004552:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004554:	60f0      	str	r0, [r6, #12]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1e4      	bne.n	8004526 <_Balloc+0x2e>
 800455c:	2000      	movs	r0, #0
 800455e:	bd70      	pop	{r4, r5, r6, pc}
 8004560:	6802      	ldr	r2, [r0, #0]
 8004562:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004566:	2300      	movs	r3, #0
 8004568:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800456c:	e7f7      	b.n	800455e <_Balloc+0x66>
 800456e:	bf00      	nop
 8004570:	08005751 	.word	0x08005751
 8004574:	08005838 	.word	0x08005838

08004578 <_Bfree>:
 8004578:	b570      	push	{r4, r5, r6, lr}
 800457a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800457c:	4605      	mov	r5, r0
 800457e:	460c      	mov	r4, r1
 8004580:	b976      	cbnz	r6, 80045a0 <_Bfree+0x28>
 8004582:	2010      	movs	r0, #16
 8004584:	f7ff ff94 	bl	80044b0 <malloc>
 8004588:	4602      	mov	r2, r0
 800458a:	6268      	str	r0, [r5, #36]	; 0x24
 800458c:	b920      	cbnz	r0, 8004598 <_Bfree+0x20>
 800458e:	218a      	movs	r1, #138	; 0x8a
 8004590:	4b08      	ldr	r3, [pc, #32]	; (80045b4 <_Bfree+0x3c>)
 8004592:	4809      	ldr	r0, [pc, #36]	; (80045b8 <_Bfree+0x40>)
 8004594:	f000 fe64 	bl	8005260 <__assert_func>
 8004598:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800459c:	6006      	str	r6, [r0, #0]
 800459e:	60c6      	str	r6, [r0, #12]
 80045a0:	b13c      	cbz	r4, 80045b2 <_Bfree+0x3a>
 80045a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80045a4:	6862      	ldr	r2, [r4, #4]
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80045ac:	6021      	str	r1, [r4, #0]
 80045ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80045b2:	bd70      	pop	{r4, r5, r6, pc}
 80045b4:	08005751 	.word	0x08005751
 80045b8:	08005838 	.word	0x08005838

080045bc <__multadd>:
 80045bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045c0:	4698      	mov	r8, r3
 80045c2:	460c      	mov	r4, r1
 80045c4:	2300      	movs	r3, #0
 80045c6:	690e      	ldr	r6, [r1, #16]
 80045c8:	4607      	mov	r7, r0
 80045ca:	f101 0014 	add.w	r0, r1, #20
 80045ce:	6805      	ldr	r5, [r0, #0]
 80045d0:	3301      	adds	r3, #1
 80045d2:	b2a9      	uxth	r1, r5
 80045d4:	fb02 8101 	mla	r1, r2, r1, r8
 80045d8:	0c2d      	lsrs	r5, r5, #16
 80045da:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80045de:	fb02 c505 	mla	r5, r2, r5, ip
 80045e2:	b289      	uxth	r1, r1
 80045e4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80045e8:	429e      	cmp	r6, r3
 80045ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80045ee:	f840 1b04 	str.w	r1, [r0], #4
 80045f2:	dcec      	bgt.n	80045ce <__multadd+0x12>
 80045f4:	f1b8 0f00 	cmp.w	r8, #0
 80045f8:	d022      	beq.n	8004640 <__multadd+0x84>
 80045fa:	68a3      	ldr	r3, [r4, #8]
 80045fc:	42b3      	cmp	r3, r6
 80045fe:	dc19      	bgt.n	8004634 <__multadd+0x78>
 8004600:	6861      	ldr	r1, [r4, #4]
 8004602:	4638      	mov	r0, r7
 8004604:	3101      	adds	r1, #1
 8004606:	f7ff ff77 	bl	80044f8 <_Balloc>
 800460a:	4605      	mov	r5, r0
 800460c:	b928      	cbnz	r0, 800461a <__multadd+0x5e>
 800460e:	4602      	mov	r2, r0
 8004610:	21b5      	movs	r1, #181	; 0xb5
 8004612:	4b0d      	ldr	r3, [pc, #52]	; (8004648 <__multadd+0x8c>)
 8004614:	480d      	ldr	r0, [pc, #52]	; (800464c <__multadd+0x90>)
 8004616:	f000 fe23 	bl	8005260 <__assert_func>
 800461a:	6922      	ldr	r2, [r4, #16]
 800461c:	f104 010c 	add.w	r1, r4, #12
 8004620:	3202      	adds	r2, #2
 8004622:	0092      	lsls	r2, r2, #2
 8004624:	300c      	adds	r0, #12
 8004626:	f7ff ff59 	bl	80044dc <memcpy>
 800462a:	4621      	mov	r1, r4
 800462c:	4638      	mov	r0, r7
 800462e:	f7ff ffa3 	bl	8004578 <_Bfree>
 8004632:	462c      	mov	r4, r5
 8004634:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004638:	3601      	adds	r6, #1
 800463a:	f8c3 8014 	str.w	r8, [r3, #20]
 800463e:	6126      	str	r6, [r4, #16]
 8004640:	4620      	mov	r0, r4
 8004642:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004646:	bf00      	nop
 8004648:	080057c7 	.word	0x080057c7
 800464c:	08005838 	.word	0x08005838

08004650 <__hi0bits>:
 8004650:	0c02      	lsrs	r2, r0, #16
 8004652:	0412      	lsls	r2, r2, #16
 8004654:	4603      	mov	r3, r0
 8004656:	b9ca      	cbnz	r2, 800468c <__hi0bits+0x3c>
 8004658:	0403      	lsls	r3, r0, #16
 800465a:	2010      	movs	r0, #16
 800465c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004660:	bf04      	itt	eq
 8004662:	021b      	lsleq	r3, r3, #8
 8004664:	3008      	addeq	r0, #8
 8004666:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800466a:	bf04      	itt	eq
 800466c:	011b      	lsleq	r3, r3, #4
 800466e:	3004      	addeq	r0, #4
 8004670:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004674:	bf04      	itt	eq
 8004676:	009b      	lsleq	r3, r3, #2
 8004678:	3002      	addeq	r0, #2
 800467a:	2b00      	cmp	r3, #0
 800467c:	db05      	blt.n	800468a <__hi0bits+0x3a>
 800467e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004682:	f100 0001 	add.w	r0, r0, #1
 8004686:	bf08      	it	eq
 8004688:	2020      	moveq	r0, #32
 800468a:	4770      	bx	lr
 800468c:	2000      	movs	r0, #0
 800468e:	e7e5      	b.n	800465c <__hi0bits+0xc>

08004690 <__lo0bits>:
 8004690:	6803      	ldr	r3, [r0, #0]
 8004692:	4602      	mov	r2, r0
 8004694:	f013 0007 	ands.w	r0, r3, #7
 8004698:	d00b      	beq.n	80046b2 <__lo0bits+0x22>
 800469a:	07d9      	lsls	r1, r3, #31
 800469c:	d422      	bmi.n	80046e4 <__lo0bits+0x54>
 800469e:	0798      	lsls	r0, r3, #30
 80046a0:	bf49      	itett	mi
 80046a2:	085b      	lsrmi	r3, r3, #1
 80046a4:	089b      	lsrpl	r3, r3, #2
 80046a6:	2001      	movmi	r0, #1
 80046a8:	6013      	strmi	r3, [r2, #0]
 80046aa:	bf5c      	itt	pl
 80046ac:	2002      	movpl	r0, #2
 80046ae:	6013      	strpl	r3, [r2, #0]
 80046b0:	4770      	bx	lr
 80046b2:	b299      	uxth	r1, r3
 80046b4:	b909      	cbnz	r1, 80046ba <__lo0bits+0x2a>
 80046b6:	2010      	movs	r0, #16
 80046b8:	0c1b      	lsrs	r3, r3, #16
 80046ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 80046be:	bf04      	itt	eq
 80046c0:	0a1b      	lsreq	r3, r3, #8
 80046c2:	3008      	addeq	r0, #8
 80046c4:	0719      	lsls	r1, r3, #28
 80046c6:	bf04      	itt	eq
 80046c8:	091b      	lsreq	r3, r3, #4
 80046ca:	3004      	addeq	r0, #4
 80046cc:	0799      	lsls	r1, r3, #30
 80046ce:	bf04      	itt	eq
 80046d0:	089b      	lsreq	r3, r3, #2
 80046d2:	3002      	addeq	r0, #2
 80046d4:	07d9      	lsls	r1, r3, #31
 80046d6:	d403      	bmi.n	80046e0 <__lo0bits+0x50>
 80046d8:	085b      	lsrs	r3, r3, #1
 80046da:	f100 0001 	add.w	r0, r0, #1
 80046de:	d003      	beq.n	80046e8 <__lo0bits+0x58>
 80046e0:	6013      	str	r3, [r2, #0]
 80046e2:	4770      	bx	lr
 80046e4:	2000      	movs	r0, #0
 80046e6:	4770      	bx	lr
 80046e8:	2020      	movs	r0, #32
 80046ea:	4770      	bx	lr

080046ec <__i2b>:
 80046ec:	b510      	push	{r4, lr}
 80046ee:	460c      	mov	r4, r1
 80046f0:	2101      	movs	r1, #1
 80046f2:	f7ff ff01 	bl	80044f8 <_Balloc>
 80046f6:	4602      	mov	r2, r0
 80046f8:	b928      	cbnz	r0, 8004706 <__i2b+0x1a>
 80046fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80046fe:	4b04      	ldr	r3, [pc, #16]	; (8004710 <__i2b+0x24>)
 8004700:	4804      	ldr	r0, [pc, #16]	; (8004714 <__i2b+0x28>)
 8004702:	f000 fdad 	bl	8005260 <__assert_func>
 8004706:	2301      	movs	r3, #1
 8004708:	6144      	str	r4, [r0, #20]
 800470a:	6103      	str	r3, [r0, #16]
 800470c:	bd10      	pop	{r4, pc}
 800470e:	bf00      	nop
 8004710:	080057c7 	.word	0x080057c7
 8004714:	08005838 	.word	0x08005838

08004718 <__multiply>:
 8004718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800471c:	4614      	mov	r4, r2
 800471e:	690a      	ldr	r2, [r1, #16]
 8004720:	6923      	ldr	r3, [r4, #16]
 8004722:	460d      	mov	r5, r1
 8004724:	429a      	cmp	r2, r3
 8004726:	bfbe      	ittt	lt
 8004728:	460b      	movlt	r3, r1
 800472a:	4625      	movlt	r5, r4
 800472c:	461c      	movlt	r4, r3
 800472e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004732:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004736:	68ab      	ldr	r3, [r5, #8]
 8004738:	6869      	ldr	r1, [r5, #4]
 800473a:	eb0a 0709 	add.w	r7, sl, r9
 800473e:	42bb      	cmp	r3, r7
 8004740:	b085      	sub	sp, #20
 8004742:	bfb8      	it	lt
 8004744:	3101      	addlt	r1, #1
 8004746:	f7ff fed7 	bl	80044f8 <_Balloc>
 800474a:	b930      	cbnz	r0, 800475a <__multiply+0x42>
 800474c:	4602      	mov	r2, r0
 800474e:	f240 115d 	movw	r1, #349	; 0x15d
 8004752:	4b41      	ldr	r3, [pc, #260]	; (8004858 <__multiply+0x140>)
 8004754:	4841      	ldr	r0, [pc, #260]	; (800485c <__multiply+0x144>)
 8004756:	f000 fd83 	bl	8005260 <__assert_func>
 800475a:	f100 0614 	add.w	r6, r0, #20
 800475e:	4633      	mov	r3, r6
 8004760:	2200      	movs	r2, #0
 8004762:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8004766:	4543      	cmp	r3, r8
 8004768:	d31e      	bcc.n	80047a8 <__multiply+0x90>
 800476a:	f105 0c14 	add.w	ip, r5, #20
 800476e:	f104 0314 	add.w	r3, r4, #20
 8004772:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004776:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800477a:	9202      	str	r2, [sp, #8]
 800477c:	ebac 0205 	sub.w	r2, ip, r5
 8004780:	3a15      	subs	r2, #21
 8004782:	f022 0203 	bic.w	r2, r2, #3
 8004786:	3204      	adds	r2, #4
 8004788:	f105 0115 	add.w	r1, r5, #21
 800478c:	458c      	cmp	ip, r1
 800478e:	bf38      	it	cc
 8004790:	2204      	movcc	r2, #4
 8004792:	9201      	str	r2, [sp, #4]
 8004794:	9a02      	ldr	r2, [sp, #8]
 8004796:	9303      	str	r3, [sp, #12]
 8004798:	429a      	cmp	r2, r3
 800479a:	d808      	bhi.n	80047ae <__multiply+0x96>
 800479c:	2f00      	cmp	r7, #0
 800479e:	dc55      	bgt.n	800484c <__multiply+0x134>
 80047a0:	6107      	str	r7, [r0, #16]
 80047a2:	b005      	add	sp, #20
 80047a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047a8:	f843 2b04 	str.w	r2, [r3], #4
 80047ac:	e7db      	b.n	8004766 <__multiply+0x4e>
 80047ae:	f8b3 a000 	ldrh.w	sl, [r3]
 80047b2:	f1ba 0f00 	cmp.w	sl, #0
 80047b6:	d020      	beq.n	80047fa <__multiply+0xe2>
 80047b8:	46b1      	mov	r9, r6
 80047ba:	2200      	movs	r2, #0
 80047bc:	f105 0e14 	add.w	lr, r5, #20
 80047c0:	f85e 4b04 	ldr.w	r4, [lr], #4
 80047c4:	f8d9 b000 	ldr.w	fp, [r9]
 80047c8:	b2a1      	uxth	r1, r4
 80047ca:	fa1f fb8b 	uxth.w	fp, fp
 80047ce:	fb0a b101 	mla	r1, sl, r1, fp
 80047d2:	4411      	add	r1, r2
 80047d4:	f8d9 2000 	ldr.w	r2, [r9]
 80047d8:	0c24      	lsrs	r4, r4, #16
 80047da:	0c12      	lsrs	r2, r2, #16
 80047dc:	fb0a 2404 	mla	r4, sl, r4, r2
 80047e0:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80047e4:	b289      	uxth	r1, r1
 80047e6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80047ea:	45f4      	cmp	ip, lr
 80047ec:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80047f0:	f849 1b04 	str.w	r1, [r9], #4
 80047f4:	d8e4      	bhi.n	80047c0 <__multiply+0xa8>
 80047f6:	9901      	ldr	r1, [sp, #4]
 80047f8:	5072      	str	r2, [r6, r1]
 80047fa:	9a03      	ldr	r2, [sp, #12]
 80047fc:	3304      	adds	r3, #4
 80047fe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004802:	f1b9 0f00 	cmp.w	r9, #0
 8004806:	d01f      	beq.n	8004848 <__multiply+0x130>
 8004808:	46b6      	mov	lr, r6
 800480a:	f04f 0a00 	mov.w	sl, #0
 800480e:	6834      	ldr	r4, [r6, #0]
 8004810:	f105 0114 	add.w	r1, r5, #20
 8004814:	880a      	ldrh	r2, [r1, #0]
 8004816:	f8be b002 	ldrh.w	fp, [lr, #2]
 800481a:	b2a4      	uxth	r4, r4
 800481c:	fb09 b202 	mla	r2, r9, r2, fp
 8004820:	4492      	add	sl, r2
 8004822:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004826:	f84e 4b04 	str.w	r4, [lr], #4
 800482a:	f851 4b04 	ldr.w	r4, [r1], #4
 800482e:	f8be 2000 	ldrh.w	r2, [lr]
 8004832:	0c24      	lsrs	r4, r4, #16
 8004834:	fb09 2404 	mla	r4, r9, r4, r2
 8004838:	458c      	cmp	ip, r1
 800483a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800483e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004842:	d8e7      	bhi.n	8004814 <__multiply+0xfc>
 8004844:	9a01      	ldr	r2, [sp, #4]
 8004846:	50b4      	str	r4, [r6, r2]
 8004848:	3604      	adds	r6, #4
 800484a:	e7a3      	b.n	8004794 <__multiply+0x7c>
 800484c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1a5      	bne.n	80047a0 <__multiply+0x88>
 8004854:	3f01      	subs	r7, #1
 8004856:	e7a1      	b.n	800479c <__multiply+0x84>
 8004858:	080057c7 	.word	0x080057c7
 800485c:	08005838 	.word	0x08005838

08004860 <__pow5mult>:
 8004860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004864:	4615      	mov	r5, r2
 8004866:	f012 0203 	ands.w	r2, r2, #3
 800486a:	4606      	mov	r6, r0
 800486c:	460f      	mov	r7, r1
 800486e:	d007      	beq.n	8004880 <__pow5mult+0x20>
 8004870:	4c25      	ldr	r4, [pc, #148]	; (8004908 <__pow5mult+0xa8>)
 8004872:	3a01      	subs	r2, #1
 8004874:	2300      	movs	r3, #0
 8004876:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800487a:	f7ff fe9f 	bl	80045bc <__multadd>
 800487e:	4607      	mov	r7, r0
 8004880:	10ad      	asrs	r5, r5, #2
 8004882:	d03d      	beq.n	8004900 <__pow5mult+0xa0>
 8004884:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004886:	b97c      	cbnz	r4, 80048a8 <__pow5mult+0x48>
 8004888:	2010      	movs	r0, #16
 800488a:	f7ff fe11 	bl	80044b0 <malloc>
 800488e:	4602      	mov	r2, r0
 8004890:	6270      	str	r0, [r6, #36]	; 0x24
 8004892:	b928      	cbnz	r0, 80048a0 <__pow5mult+0x40>
 8004894:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004898:	4b1c      	ldr	r3, [pc, #112]	; (800490c <__pow5mult+0xac>)
 800489a:	481d      	ldr	r0, [pc, #116]	; (8004910 <__pow5mult+0xb0>)
 800489c:	f000 fce0 	bl	8005260 <__assert_func>
 80048a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80048a4:	6004      	str	r4, [r0, #0]
 80048a6:	60c4      	str	r4, [r0, #12]
 80048a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80048ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80048b0:	b94c      	cbnz	r4, 80048c6 <__pow5mult+0x66>
 80048b2:	f240 2171 	movw	r1, #625	; 0x271
 80048b6:	4630      	mov	r0, r6
 80048b8:	f7ff ff18 	bl	80046ec <__i2b>
 80048bc:	2300      	movs	r3, #0
 80048be:	4604      	mov	r4, r0
 80048c0:	f8c8 0008 	str.w	r0, [r8, #8]
 80048c4:	6003      	str	r3, [r0, #0]
 80048c6:	f04f 0900 	mov.w	r9, #0
 80048ca:	07eb      	lsls	r3, r5, #31
 80048cc:	d50a      	bpl.n	80048e4 <__pow5mult+0x84>
 80048ce:	4639      	mov	r1, r7
 80048d0:	4622      	mov	r2, r4
 80048d2:	4630      	mov	r0, r6
 80048d4:	f7ff ff20 	bl	8004718 <__multiply>
 80048d8:	4680      	mov	r8, r0
 80048da:	4639      	mov	r1, r7
 80048dc:	4630      	mov	r0, r6
 80048de:	f7ff fe4b 	bl	8004578 <_Bfree>
 80048e2:	4647      	mov	r7, r8
 80048e4:	106d      	asrs	r5, r5, #1
 80048e6:	d00b      	beq.n	8004900 <__pow5mult+0xa0>
 80048e8:	6820      	ldr	r0, [r4, #0]
 80048ea:	b938      	cbnz	r0, 80048fc <__pow5mult+0x9c>
 80048ec:	4622      	mov	r2, r4
 80048ee:	4621      	mov	r1, r4
 80048f0:	4630      	mov	r0, r6
 80048f2:	f7ff ff11 	bl	8004718 <__multiply>
 80048f6:	6020      	str	r0, [r4, #0]
 80048f8:	f8c0 9000 	str.w	r9, [r0]
 80048fc:	4604      	mov	r4, r0
 80048fe:	e7e4      	b.n	80048ca <__pow5mult+0x6a>
 8004900:	4638      	mov	r0, r7
 8004902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004906:	bf00      	nop
 8004908:	08005988 	.word	0x08005988
 800490c:	08005751 	.word	0x08005751
 8004910:	08005838 	.word	0x08005838

08004914 <__lshift>:
 8004914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004918:	460c      	mov	r4, r1
 800491a:	4607      	mov	r7, r0
 800491c:	4691      	mov	r9, r2
 800491e:	6923      	ldr	r3, [r4, #16]
 8004920:	6849      	ldr	r1, [r1, #4]
 8004922:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004926:	68a3      	ldr	r3, [r4, #8]
 8004928:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800492c:	f108 0601 	add.w	r6, r8, #1
 8004930:	42b3      	cmp	r3, r6
 8004932:	db0b      	blt.n	800494c <__lshift+0x38>
 8004934:	4638      	mov	r0, r7
 8004936:	f7ff fddf 	bl	80044f8 <_Balloc>
 800493a:	4605      	mov	r5, r0
 800493c:	b948      	cbnz	r0, 8004952 <__lshift+0x3e>
 800493e:	4602      	mov	r2, r0
 8004940:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004944:	4b27      	ldr	r3, [pc, #156]	; (80049e4 <__lshift+0xd0>)
 8004946:	4828      	ldr	r0, [pc, #160]	; (80049e8 <__lshift+0xd4>)
 8004948:	f000 fc8a 	bl	8005260 <__assert_func>
 800494c:	3101      	adds	r1, #1
 800494e:	005b      	lsls	r3, r3, #1
 8004950:	e7ee      	b.n	8004930 <__lshift+0x1c>
 8004952:	2300      	movs	r3, #0
 8004954:	f100 0114 	add.w	r1, r0, #20
 8004958:	f100 0210 	add.w	r2, r0, #16
 800495c:	4618      	mov	r0, r3
 800495e:	4553      	cmp	r3, sl
 8004960:	db33      	blt.n	80049ca <__lshift+0xb6>
 8004962:	6920      	ldr	r0, [r4, #16]
 8004964:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004968:	f104 0314 	add.w	r3, r4, #20
 800496c:	f019 091f 	ands.w	r9, r9, #31
 8004970:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004974:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004978:	d02b      	beq.n	80049d2 <__lshift+0xbe>
 800497a:	468a      	mov	sl, r1
 800497c:	2200      	movs	r2, #0
 800497e:	f1c9 0e20 	rsb	lr, r9, #32
 8004982:	6818      	ldr	r0, [r3, #0]
 8004984:	fa00 f009 	lsl.w	r0, r0, r9
 8004988:	4302      	orrs	r2, r0
 800498a:	f84a 2b04 	str.w	r2, [sl], #4
 800498e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004992:	459c      	cmp	ip, r3
 8004994:	fa22 f20e 	lsr.w	r2, r2, lr
 8004998:	d8f3      	bhi.n	8004982 <__lshift+0x6e>
 800499a:	ebac 0304 	sub.w	r3, ip, r4
 800499e:	3b15      	subs	r3, #21
 80049a0:	f023 0303 	bic.w	r3, r3, #3
 80049a4:	3304      	adds	r3, #4
 80049a6:	f104 0015 	add.w	r0, r4, #21
 80049aa:	4584      	cmp	ip, r0
 80049ac:	bf38      	it	cc
 80049ae:	2304      	movcc	r3, #4
 80049b0:	50ca      	str	r2, [r1, r3]
 80049b2:	b10a      	cbz	r2, 80049b8 <__lshift+0xa4>
 80049b4:	f108 0602 	add.w	r6, r8, #2
 80049b8:	3e01      	subs	r6, #1
 80049ba:	4638      	mov	r0, r7
 80049bc:	4621      	mov	r1, r4
 80049be:	612e      	str	r6, [r5, #16]
 80049c0:	f7ff fdda 	bl	8004578 <_Bfree>
 80049c4:	4628      	mov	r0, r5
 80049c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80049ce:	3301      	adds	r3, #1
 80049d0:	e7c5      	b.n	800495e <__lshift+0x4a>
 80049d2:	3904      	subs	r1, #4
 80049d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80049d8:	459c      	cmp	ip, r3
 80049da:	f841 2f04 	str.w	r2, [r1, #4]!
 80049de:	d8f9      	bhi.n	80049d4 <__lshift+0xc0>
 80049e0:	e7ea      	b.n	80049b8 <__lshift+0xa4>
 80049e2:	bf00      	nop
 80049e4:	080057c7 	.word	0x080057c7
 80049e8:	08005838 	.word	0x08005838

080049ec <__mcmp>:
 80049ec:	4603      	mov	r3, r0
 80049ee:	690a      	ldr	r2, [r1, #16]
 80049f0:	6900      	ldr	r0, [r0, #16]
 80049f2:	b530      	push	{r4, r5, lr}
 80049f4:	1a80      	subs	r0, r0, r2
 80049f6:	d10d      	bne.n	8004a14 <__mcmp+0x28>
 80049f8:	3314      	adds	r3, #20
 80049fa:	3114      	adds	r1, #20
 80049fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004a00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004a04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004a08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004a0c:	4295      	cmp	r5, r2
 8004a0e:	d002      	beq.n	8004a16 <__mcmp+0x2a>
 8004a10:	d304      	bcc.n	8004a1c <__mcmp+0x30>
 8004a12:	2001      	movs	r0, #1
 8004a14:	bd30      	pop	{r4, r5, pc}
 8004a16:	42a3      	cmp	r3, r4
 8004a18:	d3f4      	bcc.n	8004a04 <__mcmp+0x18>
 8004a1a:	e7fb      	b.n	8004a14 <__mcmp+0x28>
 8004a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a20:	e7f8      	b.n	8004a14 <__mcmp+0x28>
	...

08004a24 <__mdiff>:
 8004a24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a28:	460c      	mov	r4, r1
 8004a2a:	4606      	mov	r6, r0
 8004a2c:	4611      	mov	r1, r2
 8004a2e:	4620      	mov	r0, r4
 8004a30:	4692      	mov	sl, r2
 8004a32:	f7ff ffdb 	bl	80049ec <__mcmp>
 8004a36:	1e05      	subs	r5, r0, #0
 8004a38:	d111      	bne.n	8004a5e <__mdiff+0x3a>
 8004a3a:	4629      	mov	r1, r5
 8004a3c:	4630      	mov	r0, r6
 8004a3e:	f7ff fd5b 	bl	80044f8 <_Balloc>
 8004a42:	4602      	mov	r2, r0
 8004a44:	b928      	cbnz	r0, 8004a52 <__mdiff+0x2e>
 8004a46:	f240 2132 	movw	r1, #562	; 0x232
 8004a4a:	4b3c      	ldr	r3, [pc, #240]	; (8004b3c <__mdiff+0x118>)
 8004a4c:	483c      	ldr	r0, [pc, #240]	; (8004b40 <__mdiff+0x11c>)
 8004a4e:	f000 fc07 	bl	8005260 <__assert_func>
 8004a52:	2301      	movs	r3, #1
 8004a54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004a58:	4610      	mov	r0, r2
 8004a5a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a5e:	bfa4      	itt	ge
 8004a60:	4653      	movge	r3, sl
 8004a62:	46a2      	movge	sl, r4
 8004a64:	4630      	mov	r0, r6
 8004a66:	f8da 1004 	ldr.w	r1, [sl, #4]
 8004a6a:	bfa6      	itte	ge
 8004a6c:	461c      	movge	r4, r3
 8004a6e:	2500      	movge	r5, #0
 8004a70:	2501      	movlt	r5, #1
 8004a72:	f7ff fd41 	bl	80044f8 <_Balloc>
 8004a76:	4602      	mov	r2, r0
 8004a78:	b918      	cbnz	r0, 8004a82 <__mdiff+0x5e>
 8004a7a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004a7e:	4b2f      	ldr	r3, [pc, #188]	; (8004b3c <__mdiff+0x118>)
 8004a80:	e7e4      	b.n	8004a4c <__mdiff+0x28>
 8004a82:	f100 0814 	add.w	r8, r0, #20
 8004a86:	f8da 7010 	ldr.w	r7, [sl, #16]
 8004a8a:	60c5      	str	r5, [r0, #12]
 8004a8c:	f04f 0c00 	mov.w	ip, #0
 8004a90:	f10a 0514 	add.w	r5, sl, #20
 8004a94:	f10a 0010 	add.w	r0, sl, #16
 8004a98:	46c2      	mov	sl, r8
 8004a9a:	6926      	ldr	r6, [r4, #16]
 8004a9c:	f104 0914 	add.w	r9, r4, #20
 8004aa0:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8004aa4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004aa8:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8004aac:	f859 3b04 	ldr.w	r3, [r9], #4
 8004ab0:	fa1f f18b 	uxth.w	r1, fp
 8004ab4:	4461      	add	r1, ip
 8004ab6:	fa1f fc83 	uxth.w	ip, r3
 8004aba:	0c1b      	lsrs	r3, r3, #16
 8004abc:	eba1 010c 	sub.w	r1, r1, ip
 8004ac0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004ac4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004ac8:	b289      	uxth	r1, r1
 8004aca:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004ace:	454e      	cmp	r6, r9
 8004ad0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004ad4:	f84a 3b04 	str.w	r3, [sl], #4
 8004ad8:	d8e6      	bhi.n	8004aa8 <__mdiff+0x84>
 8004ada:	1b33      	subs	r3, r6, r4
 8004adc:	3b15      	subs	r3, #21
 8004ade:	f023 0303 	bic.w	r3, r3, #3
 8004ae2:	3415      	adds	r4, #21
 8004ae4:	3304      	adds	r3, #4
 8004ae6:	42a6      	cmp	r6, r4
 8004ae8:	bf38      	it	cc
 8004aea:	2304      	movcc	r3, #4
 8004aec:	441d      	add	r5, r3
 8004aee:	4443      	add	r3, r8
 8004af0:	461e      	mov	r6, r3
 8004af2:	462c      	mov	r4, r5
 8004af4:	4574      	cmp	r4, lr
 8004af6:	d30e      	bcc.n	8004b16 <__mdiff+0xf2>
 8004af8:	f10e 0103 	add.w	r1, lr, #3
 8004afc:	1b49      	subs	r1, r1, r5
 8004afe:	f021 0103 	bic.w	r1, r1, #3
 8004b02:	3d03      	subs	r5, #3
 8004b04:	45ae      	cmp	lr, r5
 8004b06:	bf38      	it	cc
 8004b08:	2100      	movcc	r1, #0
 8004b0a:	4419      	add	r1, r3
 8004b0c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004b10:	b18b      	cbz	r3, 8004b36 <__mdiff+0x112>
 8004b12:	6117      	str	r7, [r2, #16]
 8004b14:	e7a0      	b.n	8004a58 <__mdiff+0x34>
 8004b16:	f854 8b04 	ldr.w	r8, [r4], #4
 8004b1a:	fa1f f188 	uxth.w	r1, r8
 8004b1e:	4461      	add	r1, ip
 8004b20:	1408      	asrs	r0, r1, #16
 8004b22:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8004b26:	b289      	uxth	r1, r1
 8004b28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004b2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004b30:	f846 1b04 	str.w	r1, [r6], #4
 8004b34:	e7de      	b.n	8004af4 <__mdiff+0xd0>
 8004b36:	3f01      	subs	r7, #1
 8004b38:	e7e8      	b.n	8004b0c <__mdiff+0xe8>
 8004b3a:	bf00      	nop
 8004b3c:	080057c7 	.word	0x080057c7
 8004b40:	08005838 	.word	0x08005838

08004b44 <__d2b>:
 8004b44:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004b48:	2101      	movs	r1, #1
 8004b4a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8004b4e:	4690      	mov	r8, r2
 8004b50:	461d      	mov	r5, r3
 8004b52:	f7ff fcd1 	bl	80044f8 <_Balloc>
 8004b56:	4604      	mov	r4, r0
 8004b58:	b930      	cbnz	r0, 8004b68 <__d2b+0x24>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	f240 310a 	movw	r1, #778	; 0x30a
 8004b60:	4b24      	ldr	r3, [pc, #144]	; (8004bf4 <__d2b+0xb0>)
 8004b62:	4825      	ldr	r0, [pc, #148]	; (8004bf8 <__d2b+0xb4>)
 8004b64:	f000 fb7c 	bl	8005260 <__assert_func>
 8004b68:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004b6c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8004b70:	bb2d      	cbnz	r5, 8004bbe <__d2b+0x7a>
 8004b72:	9301      	str	r3, [sp, #4]
 8004b74:	f1b8 0300 	subs.w	r3, r8, #0
 8004b78:	d026      	beq.n	8004bc8 <__d2b+0x84>
 8004b7a:	4668      	mov	r0, sp
 8004b7c:	9300      	str	r3, [sp, #0]
 8004b7e:	f7ff fd87 	bl	8004690 <__lo0bits>
 8004b82:	9900      	ldr	r1, [sp, #0]
 8004b84:	b1f0      	cbz	r0, 8004bc4 <__d2b+0x80>
 8004b86:	9a01      	ldr	r2, [sp, #4]
 8004b88:	f1c0 0320 	rsb	r3, r0, #32
 8004b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b90:	430b      	orrs	r3, r1
 8004b92:	40c2      	lsrs	r2, r0
 8004b94:	6163      	str	r3, [r4, #20]
 8004b96:	9201      	str	r2, [sp, #4]
 8004b98:	9b01      	ldr	r3, [sp, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	bf14      	ite	ne
 8004b9e:	2102      	movne	r1, #2
 8004ba0:	2101      	moveq	r1, #1
 8004ba2:	61a3      	str	r3, [r4, #24]
 8004ba4:	6121      	str	r1, [r4, #16]
 8004ba6:	b1c5      	cbz	r5, 8004bda <__d2b+0x96>
 8004ba8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004bac:	4405      	add	r5, r0
 8004bae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004bb2:	603d      	str	r5, [r7, #0]
 8004bb4:	6030      	str	r0, [r6, #0]
 8004bb6:	4620      	mov	r0, r4
 8004bb8:	b002      	add	sp, #8
 8004bba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bbe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bc2:	e7d6      	b.n	8004b72 <__d2b+0x2e>
 8004bc4:	6161      	str	r1, [r4, #20]
 8004bc6:	e7e7      	b.n	8004b98 <__d2b+0x54>
 8004bc8:	a801      	add	r0, sp, #4
 8004bca:	f7ff fd61 	bl	8004690 <__lo0bits>
 8004bce:	2101      	movs	r1, #1
 8004bd0:	9b01      	ldr	r3, [sp, #4]
 8004bd2:	6121      	str	r1, [r4, #16]
 8004bd4:	6163      	str	r3, [r4, #20]
 8004bd6:	3020      	adds	r0, #32
 8004bd8:	e7e5      	b.n	8004ba6 <__d2b+0x62>
 8004bda:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8004bde:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004be2:	6038      	str	r0, [r7, #0]
 8004be4:	6918      	ldr	r0, [r3, #16]
 8004be6:	f7ff fd33 	bl	8004650 <__hi0bits>
 8004bea:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8004bee:	6031      	str	r1, [r6, #0]
 8004bf0:	e7e1      	b.n	8004bb6 <__d2b+0x72>
 8004bf2:	bf00      	nop
 8004bf4:	080057c7 	.word	0x080057c7
 8004bf8:	08005838 	.word	0x08005838

08004bfc <_calloc_r>:
 8004bfc:	b538      	push	{r3, r4, r5, lr}
 8004bfe:	fb02 f501 	mul.w	r5, r2, r1
 8004c02:	4629      	mov	r1, r5
 8004c04:	f000 f854 	bl	8004cb0 <_malloc_r>
 8004c08:	4604      	mov	r4, r0
 8004c0a:	b118      	cbz	r0, 8004c14 <_calloc_r+0x18>
 8004c0c:	462a      	mov	r2, r5
 8004c0e:	2100      	movs	r1, #0
 8004c10:	f7fe f854 	bl	8002cbc <memset>
 8004c14:	4620      	mov	r0, r4
 8004c16:	bd38      	pop	{r3, r4, r5, pc}

08004c18 <_free_r>:
 8004c18:	b538      	push	{r3, r4, r5, lr}
 8004c1a:	4605      	mov	r5, r0
 8004c1c:	2900      	cmp	r1, #0
 8004c1e:	d043      	beq.n	8004ca8 <_free_r+0x90>
 8004c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c24:	1f0c      	subs	r4, r1, #4
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	bfb8      	it	lt
 8004c2a:	18e4      	addlt	r4, r4, r3
 8004c2c:	f000 fca2 	bl	8005574 <__malloc_lock>
 8004c30:	4a1e      	ldr	r2, [pc, #120]	; (8004cac <_free_r+0x94>)
 8004c32:	6813      	ldr	r3, [r2, #0]
 8004c34:	4610      	mov	r0, r2
 8004c36:	b933      	cbnz	r3, 8004c46 <_free_r+0x2e>
 8004c38:	6063      	str	r3, [r4, #4]
 8004c3a:	6014      	str	r4, [r2, #0]
 8004c3c:	4628      	mov	r0, r5
 8004c3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c42:	f000 bc9d 	b.w	8005580 <__malloc_unlock>
 8004c46:	42a3      	cmp	r3, r4
 8004c48:	d90a      	bls.n	8004c60 <_free_r+0x48>
 8004c4a:	6821      	ldr	r1, [r4, #0]
 8004c4c:	1862      	adds	r2, r4, r1
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	bf01      	itttt	eq
 8004c52:	681a      	ldreq	r2, [r3, #0]
 8004c54:	685b      	ldreq	r3, [r3, #4]
 8004c56:	1852      	addeq	r2, r2, r1
 8004c58:	6022      	streq	r2, [r4, #0]
 8004c5a:	6063      	str	r3, [r4, #4]
 8004c5c:	6004      	str	r4, [r0, #0]
 8004c5e:	e7ed      	b.n	8004c3c <_free_r+0x24>
 8004c60:	461a      	mov	r2, r3
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	b10b      	cbz	r3, 8004c6a <_free_r+0x52>
 8004c66:	42a3      	cmp	r3, r4
 8004c68:	d9fa      	bls.n	8004c60 <_free_r+0x48>
 8004c6a:	6811      	ldr	r1, [r2, #0]
 8004c6c:	1850      	adds	r0, r2, r1
 8004c6e:	42a0      	cmp	r0, r4
 8004c70:	d10b      	bne.n	8004c8a <_free_r+0x72>
 8004c72:	6820      	ldr	r0, [r4, #0]
 8004c74:	4401      	add	r1, r0
 8004c76:	1850      	adds	r0, r2, r1
 8004c78:	4283      	cmp	r3, r0
 8004c7a:	6011      	str	r1, [r2, #0]
 8004c7c:	d1de      	bne.n	8004c3c <_free_r+0x24>
 8004c7e:	6818      	ldr	r0, [r3, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	4401      	add	r1, r0
 8004c84:	6011      	str	r1, [r2, #0]
 8004c86:	6053      	str	r3, [r2, #4]
 8004c88:	e7d8      	b.n	8004c3c <_free_r+0x24>
 8004c8a:	d902      	bls.n	8004c92 <_free_r+0x7a>
 8004c8c:	230c      	movs	r3, #12
 8004c8e:	602b      	str	r3, [r5, #0]
 8004c90:	e7d4      	b.n	8004c3c <_free_r+0x24>
 8004c92:	6820      	ldr	r0, [r4, #0]
 8004c94:	1821      	adds	r1, r4, r0
 8004c96:	428b      	cmp	r3, r1
 8004c98:	bf01      	itttt	eq
 8004c9a:	6819      	ldreq	r1, [r3, #0]
 8004c9c:	685b      	ldreq	r3, [r3, #4]
 8004c9e:	1809      	addeq	r1, r1, r0
 8004ca0:	6021      	streq	r1, [r4, #0]
 8004ca2:	6063      	str	r3, [r4, #4]
 8004ca4:	6054      	str	r4, [r2, #4]
 8004ca6:	e7c9      	b.n	8004c3c <_free_r+0x24>
 8004ca8:	bd38      	pop	{r3, r4, r5, pc}
 8004caa:	bf00      	nop
 8004cac:	200001fc 	.word	0x200001fc

08004cb0 <_malloc_r>:
 8004cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cb2:	1ccd      	adds	r5, r1, #3
 8004cb4:	f025 0503 	bic.w	r5, r5, #3
 8004cb8:	3508      	adds	r5, #8
 8004cba:	2d0c      	cmp	r5, #12
 8004cbc:	bf38      	it	cc
 8004cbe:	250c      	movcc	r5, #12
 8004cc0:	2d00      	cmp	r5, #0
 8004cc2:	4606      	mov	r6, r0
 8004cc4:	db01      	blt.n	8004cca <_malloc_r+0x1a>
 8004cc6:	42a9      	cmp	r1, r5
 8004cc8:	d903      	bls.n	8004cd2 <_malloc_r+0x22>
 8004cca:	230c      	movs	r3, #12
 8004ccc:	6033      	str	r3, [r6, #0]
 8004cce:	2000      	movs	r0, #0
 8004cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cd2:	f000 fc4f 	bl	8005574 <__malloc_lock>
 8004cd6:	4921      	ldr	r1, [pc, #132]	; (8004d5c <_malloc_r+0xac>)
 8004cd8:	680a      	ldr	r2, [r1, #0]
 8004cda:	4614      	mov	r4, r2
 8004cdc:	b99c      	cbnz	r4, 8004d06 <_malloc_r+0x56>
 8004cde:	4f20      	ldr	r7, [pc, #128]	; (8004d60 <_malloc_r+0xb0>)
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	b923      	cbnz	r3, 8004cee <_malloc_r+0x3e>
 8004ce4:	4621      	mov	r1, r4
 8004ce6:	4630      	mov	r0, r6
 8004ce8:	f000 f994 	bl	8005014 <_sbrk_r>
 8004cec:	6038      	str	r0, [r7, #0]
 8004cee:	4629      	mov	r1, r5
 8004cf0:	4630      	mov	r0, r6
 8004cf2:	f000 f98f 	bl	8005014 <_sbrk_r>
 8004cf6:	1c43      	adds	r3, r0, #1
 8004cf8:	d123      	bne.n	8004d42 <_malloc_r+0x92>
 8004cfa:	230c      	movs	r3, #12
 8004cfc:	4630      	mov	r0, r6
 8004cfe:	6033      	str	r3, [r6, #0]
 8004d00:	f000 fc3e 	bl	8005580 <__malloc_unlock>
 8004d04:	e7e3      	b.n	8004cce <_malloc_r+0x1e>
 8004d06:	6823      	ldr	r3, [r4, #0]
 8004d08:	1b5b      	subs	r3, r3, r5
 8004d0a:	d417      	bmi.n	8004d3c <_malloc_r+0x8c>
 8004d0c:	2b0b      	cmp	r3, #11
 8004d0e:	d903      	bls.n	8004d18 <_malloc_r+0x68>
 8004d10:	6023      	str	r3, [r4, #0]
 8004d12:	441c      	add	r4, r3
 8004d14:	6025      	str	r5, [r4, #0]
 8004d16:	e004      	b.n	8004d22 <_malloc_r+0x72>
 8004d18:	6863      	ldr	r3, [r4, #4]
 8004d1a:	42a2      	cmp	r2, r4
 8004d1c:	bf0c      	ite	eq
 8004d1e:	600b      	streq	r3, [r1, #0]
 8004d20:	6053      	strne	r3, [r2, #4]
 8004d22:	4630      	mov	r0, r6
 8004d24:	f000 fc2c 	bl	8005580 <__malloc_unlock>
 8004d28:	f104 000b 	add.w	r0, r4, #11
 8004d2c:	1d23      	adds	r3, r4, #4
 8004d2e:	f020 0007 	bic.w	r0, r0, #7
 8004d32:	1ac2      	subs	r2, r0, r3
 8004d34:	d0cc      	beq.n	8004cd0 <_malloc_r+0x20>
 8004d36:	1a1b      	subs	r3, r3, r0
 8004d38:	50a3      	str	r3, [r4, r2]
 8004d3a:	e7c9      	b.n	8004cd0 <_malloc_r+0x20>
 8004d3c:	4622      	mov	r2, r4
 8004d3e:	6864      	ldr	r4, [r4, #4]
 8004d40:	e7cc      	b.n	8004cdc <_malloc_r+0x2c>
 8004d42:	1cc4      	adds	r4, r0, #3
 8004d44:	f024 0403 	bic.w	r4, r4, #3
 8004d48:	42a0      	cmp	r0, r4
 8004d4a:	d0e3      	beq.n	8004d14 <_malloc_r+0x64>
 8004d4c:	1a21      	subs	r1, r4, r0
 8004d4e:	4630      	mov	r0, r6
 8004d50:	f000 f960 	bl	8005014 <_sbrk_r>
 8004d54:	3001      	adds	r0, #1
 8004d56:	d1dd      	bne.n	8004d14 <_malloc_r+0x64>
 8004d58:	e7cf      	b.n	8004cfa <_malloc_r+0x4a>
 8004d5a:	bf00      	nop
 8004d5c:	200001fc 	.word	0x200001fc
 8004d60:	20000200 	.word	0x20000200

08004d64 <__sfputc_r>:
 8004d64:	6893      	ldr	r3, [r2, #8]
 8004d66:	b410      	push	{r4}
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	6093      	str	r3, [r2, #8]
 8004d6e:	da07      	bge.n	8004d80 <__sfputc_r+0x1c>
 8004d70:	6994      	ldr	r4, [r2, #24]
 8004d72:	42a3      	cmp	r3, r4
 8004d74:	db01      	blt.n	8004d7a <__sfputc_r+0x16>
 8004d76:	290a      	cmp	r1, #10
 8004d78:	d102      	bne.n	8004d80 <__sfputc_r+0x1c>
 8004d7a:	bc10      	pop	{r4}
 8004d7c:	f000 b99e 	b.w	80050bc <__swbuf_r>
 8004d80:	6813      	ldr	r3, [r2, #0]
 8004d82:	1c58      	adds	r0, r3, #1
 8004d84:	6010      	str	r0, [r2, #0]
 8004d86:	7019      	strb	r1, [r3, #0]
 8004d88:	4608      	mov	r0, r1
 8004d8a:	bc10      	pop	{r4}
 8004d8c:	4770      	bx	lr

08004d8e <__sfputs_r>:
 8004d8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d90:	4606      	mov	r6, r0
 8004d92:	460f      	mov	r7, r1
 8004d94:	4614      	mov	r4, r2
 8004d96:	18d5      	adds	r5, r2, r3
 8004d98:	42ac      	cmp	r4, r5
 8004d9a:	d101      	bne.n	8004da0 <__sfputs_r+0x12>
 8004d9c:	2000      	movs	r0, #0
 8004d9e:	e007      	b.n	8004db0 <__sfputs_r+0x22>
 8004da0:	463a      	mov	r2, r7
 8004da2:	4630      	mov	r0, r6
 8004da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004da8:	f7ff ffdc 	bl	8004d64 <__sfputc_r>
 8004dac:	1c43      	adds	r3, r0, #1
 8004dae:	d1f3      	bne.n	8004d98 <__sfputs_r+0xa>
 8004db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004db4 <_vfiprintf_r>:
 8004db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004db8:	460d      	mov	r5, r1
 8004dba:	4614      	mov	r4, r2
 8004dbc:	4698      	mov	r8, r3
 8004dbe:	4606      	mov	r6, r0
 8004dc0:	b09d      	sub	sp, #116	; 0x74
 8004dc2:	b118      	cbz	r0, 8004dcc <_vfiprintf_r+0x18>
 8004dc4:	6983      	ldr	r3, [r0, #24]
 8004dc6:	b90b      	cbnz	r3, 8004dcc <_vfiprintf_r+0x18>
 8004dc8:	f7ff facc 	bl	8004364 <__sinit>
 8004dcc:	4b89      	ldr	r3, [pc, #548]	; (8004ff4 <_vfiprintf_r+0x240>)
 8004dce:	429d      	cmp	r5, r3
 8004dd0:	d11b      	bne.n	8004e0a <_vfiprintf_r+0x56>
 8004dd2:	6875      	ldr	r5, [r6, #4]
 8004dd4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004dd6:	07d9      	lsls	r1, r3, #31
 8004dd8:	d405      	bmi.n	8004de6 <_vfiprintf_r+0x32>
 8004dda:	89ab      	ldrh	r3, [r5, #12]
 8004ddc:	059a      	lsls	r2, r3, #22
 8004dde:	d402      	bmi.n	8004de6 <_vfiprintf_r+0x32>
 8004de0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004de2:	f7ff fb62 	bl	80044aa <__retarget_lock_acquire_recursive>
 8004de6:	89ab      	ldrh	r3, [r5, #12]
 8004de8:	071b      	lsls	r3, r3, #28
 8004dea:	d501      	bpl.n	8004df0 <_vfiprintf_r+0x3c>
 8004dec:	692b      	ldr	r3, [r5, #16]
 8004dee:	b9eb      	cbnz	r3, 8004e2c <_vfiprintf_r+0x78>
 8004df0:	4629      	mov	r1, r5
 8004df2:	4630      	mov	r0, r6
 8004df4:	f000 f9c6 	bl	8005184 <__swsetup_r>
 8004df8:	b1c0      	cbz	r0, 8004e2c <_vfiprintf_r+0x78>
 8004dfa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004dfc:	07dc      	lsls	r4, r3, #31
 8004dfe:	d50e      	bpl.n	8004e1e <_vfiprintf_r+0x6a>
 8004e00:	f04f 30ff 	mov.w	r0, #4294967295
 8004e04:	b01d      	add	sp, #116	; 0x74
 8004e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e0a:	4b7b      	ldr	r3, [pc, #492]	; (8004ff8 <_vfiprintf_r+0x244>)
 8004e0c:	429d      	cmp	r5, r3
 8004e0e:	d101      	bne.n	8004e14 <_vfiprintf_r+0x60>
 8004e10:	68b5      	ldr	r5, [r6, #8]
 8004e12:	e7df      	b.n	8004dd4 <_vfiprintf_r+0x20>
 8004e14:	4b79      	ldr	r3, [pc, #484]	; (8004ffc <_vfiprintf_r+0x248>)
 8004e16:	429d      	cmp	r5, r3
 8004e18:	bf08      	it	eq
 8004e1a:	68f5      	ldreq	r5, [r6, #12]
 8004e1c:	e7da      	b.n	8004dd4 <_vfiprintf_r+0x20>
 8004e1e:	89ab      	ldrh	r3, [r5, #12]
 8004e20:	0598      	lsls	r0, r3, #22
 8004e22:	d4ed      	bmi.n	8004e00 <_vfiprintf_r+0x4c>
 8004e24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004e26:	f7ff fb41 	bl	80044ac <__retarget_lock_release_recursive>
 8004e2a:	e7e9      	b.n	8004e00 <_vfiprintf_r+0x4c>
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	9309      	str	r3, [sp, #36]	; 0x24
 8004e30:	2320      	movs	r3, #32
 8004e32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004e36:	2330      	movs	r3, #48	; 0x30
 8004e38:	f04f 0901 	mov.w	r9, #1
 8004e3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e40:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005000 <_vfiprintf_r+0x24c>
 8004e44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004e48:	4623      	mov	r3, r4
 8004e4a:	469a      	mov	sl, r3
 8004e4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e50:	b10a      	cbz	r2, 8004e56 <_vfiprintf_r+0xa2>
 8004e52:	2a25      	cmp	r2, #37	; 0x25
 8004e54:	d1f9      	bne.n	8004e4a <_vfiprintf_r+0x96>
 8004e56:	ebba 0b04 	subs.w	fp, sl, r4
 8004e5a:	d00b      	beq.n	8004e74 <_vfiprintf_r+0xc0>
 8004e5c:	465b      	mov	r3, fp
 8004e5e:	4622      	mov	r2, r4
 8004e60:	4629      	mov	r1, r5
 8004e62:	4630      	mov	r0, r6
 8004e64:	f7ff ff93 	bl	8004d8e <__sfputs_r>
 8004e68:	3001      	adds	r0, #1
 8004e6a:	f000 80aa 	beq.w	8004fc2 <_vfiprintf_r+0x20e>
 8004e6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e70:	445a      	add	r2, fp
 8004e72:	9209      	str	r2, [sp, #36]	; 0x24
 8004e74:	f89a 3000 	ldrb.w	r3, [sl]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 80a2 	beq.w	8004fc2 <_vfiprintf_r+0x20e>
 8004e7e:	2300      	movs	r3, #0
 8004e80:	f04f 32ff 	mov.w	r2, #4294967295
 8004e84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e88:	f10a 0a01 	add.w	sl, sl, #1
 8004e8c:	9304      	str	r3, [sp, #16]
 8004e8e:	9307      	str	r3, [sp, #28]
 8004e90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e94:	931a      	str	r3, [sp, #104]	; 0x68
 8004e96:	4654      	mov	r4, sl
 8004e98:	2205      	movs	r2, #5
 8004e9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e9e:	4858      	ldr	r0, [pc, #352]	; (8005000 <_vfiprintf_r+0x24c>)
 8004ea0:	f7ff fb0e 	bl	80044c0 <memchr>
 8004ea4:	9a04      	ldr	r2, [sp, #16]
 8004ea6:	b9d8      	cbnz	r0, 8004ee0 <_vfiprintf_r+0x12c>
 8004ea8:	06d1      	lsls	r1, r2, #27
 8004eaa:	bf44      	itt	mi
 8004eac:	2320      	movmi	r3, #32
 8004eae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004eb2:	0713      	lsls	r3, r2, #28
 8004eb4:	bf44      	itt	mi
 8004eb6:	232b      	movmi	r3, #43	; 0x2b
 8004eb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ebc:	f89a 3000 	ldrb.w	r3, [sl]
 8004ec0:	2b2a      	cmp	r3, #42	; 0x2a
 8004ec2:	d015      	beq.n	8004ef0 <_vfiprintf_r+0x13c>
 8004ec4:	4654      	mov	r4, sl
 8004ec6:	2000      	movs	r0, #0
 8004ec8:	f04f 0c0a 	mov.w	ip, #10
 8004ecc:	9a07      	ldr	r2, [sp, #28]
 8004ece:	4621      	mov	r1, r4
 8004ed0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ed4:	3b30      	subs	r3, #48	; 0x30
 8004ed6:	2b09      	cmp	r3, #9
 8004ed8:	d94e      	bls.n	8004f78 <_vfiprintf_r+0x1c4>
 8004eda:	b1b0      	cbz	r0, 8004f0a <_vfiprintf_r+0x156>
 8004edc:	9207      	str	r2, [sp, #28]
 8004ede:	e014      	b.n	8004f0a <_vfiprintf_r+0x156>
 8004ee0:	eba0 0308 	sub.w	r3, r0, r8
 8004ee4:	fa09 f303 	lsl.w	r3, r9, r3
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	46a2      	mov	sl, r4
 8004eec:	9304      	str	r3, [sp, #16]
 8004eee:	e7d2      	b.n	8004e96 <_vfiprintf_r+0xe2>
 8004ef0:	9b03      	ldr	r3, [sp, #12]
 8004ef2:	1d19      	adds	r1, r3, #4
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	9103      	str	r1, [sp, #12]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	bfbb      	ittet	lt
 8004efc:	425b      	neglt	r3, r3
 8004efe:	f042 0202 	orrlt.w	r2, r2, #2
 8004f02:	9307      	strge	r3, [sp, #28]
 8004f04:	9307      	strlt	r3, [sp, #28]
 8004f06:	bfb8      	it	lt
 8004f08:	9204      	strlt	r2, [sp, #16]
 8004f0a:	7823      	ldrb	r3, [r4, #0]
 8004f0c:	2b2e      	cmp	r3, #46	; 0x2e
 8004f0e:	d10c      	bne.n	8004f2a <_vfiprintf_r+0x176>
 8004f10:	7863      	ldrb	r3, [r4, #1]
 8004f12:	2b2a      	cmp	r3, #42	; 0x2a
 8004f14:	d135      	bne.n	8004f82 <_vfiprintf_r+0x1ce>
 8004f16:	9b03      	ldr	r3, [sp, #12]
 8004f18:	3402      	adds	r4, #2
 8004f1a:	1d1a      	adds	r2, r3, #4
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	9203      	str	r2, [sp, #12]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	bfb8      	it	lt
 8004f24:	f04f 33ff 	movlt.w	r3, #4294967295
 8004f28:	9305      	str	r3, [sp, #20]
 8004f2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005010 <_vfiprintf_r+0x25c>
 8004f2e:	2203      	movs	r2, #3
 8004f30:	4650      	mov	r0, sl
 8004f32:	7821      	ldrb	r1, [r4, #0]
 8004f34:	f7ff fac4 	bl	80044c0 <memchr>
 8004f38:	b140      	cbz	r0, 8004f4c <_vfiprintf_r+0x198>
 8004f3a:	2340      	movs	r3, #64	; 0x40
 8004f3c:	eba0 000a 	sub.w	r0, r0, sl
 8004f40:	fa03 f000 	lsl.w	r0, r3, r0
 8004f44:	9b04      	ldr	r3, [sp, #16]
 8004f46:	3401      	adds	r4, #1
 8004f48:	4303      	orrs	r3, r0
 8004f4a:	9304      	str	r3, [sp, #16]
 8004f4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f50:	2206      	movs	r2, #6
 8004f52:	482c      	ldr	r0, [pc, #176]	; (8005004 <_vfiprintf_r+0x250>)
 8004f54:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004f58:	f7ff fab2 	bl	80044c0 <memchr>
 8004f5c:	2800      	cmp	r0, #0
 8004f5e:	d03f      	beq.n	8004fe0 <_vfiprintf_r+0x22c>
 8004f60:	4b29      	ldr	r3, [pc, #164]	; (8005008 <_vfiprintf_r+0x254>)
 8004f62:	bb1b      	cbnz	r3, 8004fac <_vfiprintf_r+0x1f8>
 8004f64:	9b03      	ldr	r3, [sp, #12]
 8004f66:	3307      	adds	r3, #7
 8004f68:	f023 0307 	bic.w	r3, r3, #7
 8004f6c:	3308      	adds	r3, #8
 8004f6e:	9303      	str	r3, [sp, #12]
 8004f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f72:	443b      	add	r3, r7
 8004f74:	9309      	str	r3, [sp, #36]	; 0x24
 8004f76:	e767      	b.n	8004e48 <_vfiprintf_r+0x94>
 8004f78:	460c      	mov	r4, r1
 8004f7a:	2001      	movs	r0, #1
 8004f7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f80:	e7a5      	b.n	8004ece <_vfiprintf_r+0x11a>
 8004f82:	2300      	movs	r3, #0
 8004f84:	f04f 0c0a 	mov.w	ip, #10
 8004f88:	4619      	mov	r1, r3
 8004f8a:	3401      	adds	r4, #1
 8004f8c:	9305      	str	r3, [sp, #20]
 8004f8e:	4620      	mov	r0, r4
 8004f90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f94:	3a30      	subs	r2, #48	; 0x30
 8004f96:	2a09      	cmp	r2, #9
 8004f98:	d903      	bls.n	8004fa2 <_vfiprintf_r+0x1ee>
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0c5      	beq.n	8004f2a <_vfiprintf_r+0x176>
 8004f9e:	9105      	str	r1, [sp, #20]
 8004fa0:	e7c3      	b.n	8004f2a <_vfiprintf_r+0x176>
 8004fa2:	4604      	mov	r4, r0
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	fb0c 2101 	mla	r1, ip, r1, r2
 8004faa:	e7f0      	b.n	8004f8e <_vfiprintf_r+0x1da>
 8004fac:	ab03      	add	r3, sp, #12
 8004fae:	9300      	str	r3, [sp, #0]
 8004fb0:	462a      	mov	r2, r5
 8004fb2:	4630      	mov	r0, r6
 8004fb4:	4b15      	ldr	r3, [pc, #84]	; (800500c <_vfiprintf_r+0x258>)
 8004fb6:	a904      	add	r1, sp, #16
 8004fb8:	f7fd ff26 	bl	8002e08 <_printf_float>
 8004fbc:	4607      	mov	r7, r0
 8004fbe:	1c78      	adds	r0, r7, #1
 8004fc0:	d1d6      	bne.n	8004f70 <_vfiprintf_r+0x1bc>
 8004fc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004fc4:	07d9      	lsls	r1, r3, #31
 8004fc6:	d405      	bmi.n	8004fd4 <_vfiprintf_r+0x220>
 8004fc8:	89ab      	ldrh	r3, [r5, #12]
 8004fca:	059a      	lsls	r2, r3, #22
 8004fcc:	d402      	bmi.n	8004fd4 <_vfiprintf_r+0x220>
 8004fce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004fd0:	f7ff fa6c 	bl	80044ac <__retarget_lock_release_recursive>
 8004fd4:	89ab      	ldrh	r3, [r5, #12]
 8004fd6:	065b      	lsls	r3, r3, #25
 8004fd8:	f53f af12 	bmi.w	8004e00 <_vfiprintf_r+0x4c>
 8004fdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004fde:	e711      	b.n	8004e04 <_vfiprintf_r+0x50>
 8004fe0:	ab03      	add	r3, sp, #12
 8004fe2:	9300      	str	r3, [sp, #0]
 8004fe4:	462a      	mov	r2, r5
 8004fe6:	4630      	mov	r0, r6
 8004fe8:	4b08      	ldr	r3, [pc, #32]	; (800500c <_vfiprintf_r+0x258>)
 8004fea:	a904      	add	r1, sp, #16
 8004fec:	f7fe f9a8 	bl	8003340 <_printf_i>
 8004ff0:	e7e4      	b.n	8004fbc <_vfiprintf_r+0x208>
 8004ff2:	bf00      	nop
 8004ff4:	080057f8 	.word	0x080057f8
 8004ff8:	08005818 	.word	0x08005818
 8004ffc:	080057d8 	.word	0x080057d8
 8005000:	08005994 	.word	0x08005994
 8005004:	0800599e 	.word	0x0800599e
 8005008:	08002e09 	.word	0x08002e09
 800500c:	08004d8f 	.word	0x08004d8f
 8005010:	0800599a 	.word	0x0800599a

08005014 <_sbrk_r>:
 8005014:	b538      	push	{r3, r4, r5, lr}
 8005016:	2300      	movs	r3, #0
 8005018:	4d05      	ldr	r5, [pc, #20]	; (8005030 <_sbrk_r+0x1c>)
 800501a:	4604      	mov	r4, r0
 800501c:	4608      	mov	r0, r1
 800501e:	602b      	str	r3, [r5, #0]
 8005020:	f7fc f908 	bl	8001234 <_sbrk>
 8005024:	1c43      	adds	r3, r0, #1
 8005026:	d102      	bne.n	800502e <_sbrk_r+0x1a>
 8005028:	682b      	ldr	r3, [r5, #0]
 800502a:	b103      	cbz	r3, 800502e <_sbrk_r+0x1a>
 800502c:	6023      	str	r3, [r4, #0]
 800502e:	bd38      	pop	{r3, r4, r5, pc}
 8005030:	20000244 	.word	0x20000244

08005034 <__sread>:
 8005034:	b510      	push	{r4, lr}
 8005036:	460c      	mov	r4, r1
 8005038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800503c:	f000 faa6 	bl	800558c <_read_r>
 8005040:	2800      	cmp	r0, #0
 8005042:	bfab      	itete	ge
 8005044:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005046:	89a3      	ldrhlt	r3, [r4, #12]
 8005048:	181b      	addge	r3, r3, r0
 800504a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800504e:	bfac      	ite	ge
 8005050:	6563      	strge	r3, [r4, #84]	; 0x54
 8005052:	81a3      	strhlt	r3, [r4, #12]
 8005054:	bd10      	pop	{r4, pc}

08005056 <__swrite>:
 8005056:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800505a:	461f      	mov	r7, r3
 800505c:	898b      	ldrh	r3, [r1, #12]
 800505e:	4605      	mov	r5, r0
 8005060:	05db      	lsls	r3, r3, #23
 8005062:	460c      	mov	r4, r1
 8005064:	4616      	mov	r6, r2
 8005066:	d505      	bpl.n	8005074 <__swrite+0x1e>
 8005068:	2302      	movs	r3, #2
 800506a:	2200      	movs	r2, #0
 800506c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005070:	f000 f9f8 	bl	8005464 <_lseek_r>
 8005074:	89a3      	ldrh	r3, [r4, #12]
 8005076:	4632      	mov	r2, r6
 8005078:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800507c:	81a3      	strh	r3, [r4, #12]
 800507e:	4628      	mov	r0, r5
 8005080:	463b      	mov	r3, r7
 8005082:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005086:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800508a:	f000 b869 	b.w	8005160 <_write_r>

0800508e <__sseek>:
 800508e:	b510      	push	{r4, lr}
 8005090:	460c      	mov	r4, r1
 8005092:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005096:	f000 f9e5 	bl	8005464 <_lseek_r>
 800509a:	1c43      	adds	r3, r0, #1
 800509c:	89a3      	ldrh	r3, [r4, #12]
 800509e:	bf15      	itete	ne
 80050a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80050a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80050a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80050aa:	81a3      	strheq	r3, [r4, #12]
 80050ac:	bf18      	it	ne
 80050ae:	81a3      	strhne	r3, [r4, #12]
 80050b0:	bd10      	pop	{r4, pc}

080050b2 <__sclose>:
 80050b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050b6:	f000 b8f1 	b.w	800529c <_close_r>
	...

080050bc <__swbuf_r>:
 80050bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050be:	460e      	mov	r6, r1
 80050c0:	4614      	mov	r4, r2
 80050c2:	4605      	mov	r5, r0
 80050c4:	b118      	cbz	r0, 80050ce <__swbuf_r+0x12>
 80050c6:	6983      	ldr	r3, [r0, #24]
 80050c8:	b90b      	cbnz	r3, 80050ce <__swbuf_r+0x12>
 80050ca:	f7ff f94b 	bl	8004364 <__sinit>
 80050ce:	4b21      	ldr	r3, [pc, #132]	; (8005154 <__swbuf_r+0x98>)
 80050d0:	429c      	cmp	r4, r3
 80050d2:	d12b      	bne.n	800512c <__swbuf_r+0x70>
 80050d4:	686c      	ldr	r4, [r5, #4]
 80050d6:	69a3      	ldr	r3, [r4, #24]
 80050d8:	60a3      	str	r3, [r4, #8]
 80050da:	89a3      	ldrh	r3, [r4, #12]
 80050dc:	071a      	lsls	r2, r3, #28
 80050de:	d52f      	bpl.n	8005140 <__swbuf_r+0x84>
 80050e0:	6923      	ldr	r3, [r4, #16]
 80050e2:	b36b      	cbz	r3, 8005140 <__swbuf_r+0x84>
 80050e4:	6923      	ldr	r3, [r4, #16]
 80050e6:	6820      	ldr	r0, [r4, #0]
 80050e8:	b2f6      	uxtb	r6, r6
 80050ea:	1ac0      	subs	r0, r0, r3
 80050ec:	6963      	ldr	r3, [r4, #20]
 80050ee:	4637      	mov	r7, r6
 80050f0:	4283      	cmp	r3, r0
 80050f2:	dc04      	bgt.n	80050fe <__swbuf_r+0x42>
 80050f4:	4621      	mov	r1, r4
 80050f6:	4628      	mov	r0, r5
 80050f8:	f000 f966 	bl	80053c8 <_fflush_r>
 80050fc:	bb30      	cbnz	r0, 800514c <__swbuf_r+0x90>
 80050fe:	68a3      	ldr	r3, [r4, #8]
 8005100:	3001      	adds	r0, #1
 8005102:	3b01      	subs	r3, #1
 8005104:	60a3      	str	r3, [r4, #8]
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	1c5a      	adds	r2, r3, #1
 800510a:	6022      	str	r2, [r4, #0]
 800510c:	701e      	strb	r6, [r3, #0]
 800510e:	6963      	ldr	r3, [r4, #20]
 8005110:	4283      	cmp	r3, r0
 8005112:	d004      	beq.n	800511e <__swbuf_r+0x62>
 8005114:	89a3      	ldrh	r3, [r4, #12]
 8005116:	07db      	lsls	r3, r3, #31
 8005118:	d506      	bpl.n	8005128 <__swbuf_r+0x6c>
 800511a:	2e0a      	cmp	r6, #10
 800511c:	d104      	bne.n	8005128 <__swbuf_r+0x6c>
 800511e:	4621      	mov	r1, r4
 8005120:	4628      	mov	r0, r5
 8005122:	f000 f951 	bl	80053c8 <_fflush_r>
 8005126:	b988      	cbnz	r0, 800514c <__swbuf_r+0x90>
 8005128:	4638      	mov	r0, r7
 800512a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800512c:	4b0a      	ldr	r3, [pc, #40]	; (8005158 <__swbuf_r+0x9c>)
 800512e:	429c      	cmp	r4, r3
 8005130:	d101      	bne.n	8005136 <__swbuf_r+0x7a>
 8005132:	68ac      	ldr	r4, [r5, #8]
 8005134:	e7cf      	b.n	80050d6 <__swbuf_r+0x1a>
 8005136:	4b09      	ldr	r3, [pc, #36]	; (800515c <__swbuf_r+0xa0>)
 8005138:	429c      	cmp	r4, r3
 800513a:	bf08      	it	eq
 800513c:	68ec      	ldreq	r4, [r5, #12]
 800513e:	e7ca      	b.n	80050d6 <__swbuf_r+0x1a>
 8005140:	4621      	mov	r1, r4
 8005142:	4628      	mov	r0, r5
 8005144:	f000 f81e 	bl	8005184 <__swsetup_r>
 8005148:	2800      	cmp	r0, #0
 800514a:	d0cb      	beq.n	80050e4 <__swbuf_r+0x28>
 800514c:	f04f 37ff 	mov.w	r7, #4294967295
 8005150:	e7ea      	b.n	8005128 <__swbuf_r+0x6c>
 8005152:	bf00      	nop
 8005154:	080057f8 	.word	0x080057f8
 8005158:	08005818 	.word	0x08005818
 800515c:	080057d8 	.word	0x080057d8

08005160 <_write_r>:
 8005160:	b538      	push	{r3, r4, r5, lr}
 8005162:	4604      	mov	r4, r0
 8005164:	4608      	mov	r0, r1
 8005166:	4611      	mov	r1, r2
 8005168:	2200      	movs	r2, #0
 800516a:	4d05      	ldr	r5, [pc, #20]	; (8005180 <_write_r+0x20>)
 800516c:	602a      	str	r2, [r5, #0]
 800516e:	461a      	mov	r2, r3
 8005170:	f7fc f813 	bl	800119a <_write>
 8005174:	1c43      	adds	r3, r0, #1
 8005176:	d102      	bne.n	800517e <_write_r+0x1e>
 8005178:	682b      	ldr	r3, [r5, #0]
 800517a:	b103      	cbz	r3, 800517e <_write_r+0x1e>
 800517c:	6023      	str	r3, [r4, #0]
 800517e:	bd38      	pop	{r3, r4, r5, pc}
 8005180:	20000244 	.word	0x20000244

08005184 <__swsetup_r>:
 8005184:	4b32      	ldr	r3, [pc, #200]	; (8005250 <__swsetup_r+0xcc>)
 8005186:	b570      	push	{r4, r5, r6, lr}
 8005188:	681d      	ldr	r5, [r3, #0]
 800518a:	4606      	mov	r6, r0
 800518c:	460c      	mov	r4, r1
 800518e:	b125      	cbz	r5, 800519a <__swsetup_r+0x16>
 8005190:	69ab      	ldr	r3, [r5, #24]
 8005192:	b913      	cbnz	r3, 800519a <__swsetup_r+0x16>
 8005194:	4628      	mov	r0, r5
 8005196:	f7ff f8e5 	bl	8004364 <__sinit>
 800519a:	4b2e      	ldr	r3, [pc, #184]	; (8005254 <__swsetup_r+0xd0>)
 800519c:	429c      	cmp	r4, r3
 800519e:	d10f      	bne.n	80051c0 <__swsetup_r+0x3c>
 80051a0:	686c      	ldr	r4, [r5, #4]
 80051a2:	89a3      	ldrh	r3, [r4, #12]
 80051a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80051a8:	0719      	lsls	r1, r3, #28
 80051aa:	d42c      	bmi.n	8005206 <__swsetup_r+0x82>
 80051ac:	06dd      	lsls	r5, r3, #27
 80051ae:	d411      	bmi.n	80051d4 <__swsetup_r+0x50>
 80051b0:	2309      	movs	r3, #9
 80051b2:	6033      	str	r3, [r6, #0]
 80051b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80051b8:	f04f 30ff 	mov.w	r0, #4294967295
 80051bc:	81a3      	strh	r3, [r4, #12]
 80051be:	e03e      	b.n	800523e <__swsetup_r+0xba>
 80051c0:	4b25      	ldr	r3, [pc, #148]	; (8005258 <__swsetup_r+0xd4>)
 80051c2:	429c      	cmp	r4, r3
 80051c4:	d101      	bne.n	80051ca <__swsetup_r+0x46>
 80051c6:	68ac      	ldr	r4, [r5, #8]
 80051c8:	e7eb      	b.n	80051a2 <__swsetup_r+0x1e>
 80051ca:	4b24      	ldr	r3, [pc, #144]	; (800525c <__swsetup_r+0xd8>)
 80051cc:	429c      	cmp	r4, r3
 80051ce:	bf08      	it	eq
 80051d0:	68ec      	ldreq	r4, [r5, #12]
 80051d2:	e7e6      	b.n	80051a2 <__swsetup_r+0x1e>
 80051d4:	0758      	lsls	r0, r3, #29
 80051d6:	d512      	bpl.n	80051fe <__swsetup_r+0x7a>
 80051d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051da:	b141      	cbz	r1, 80051ee <__swsetup_r+0x6a>
 80051dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051e0:	4299      	cmp	r1, r3
 80051e2:	d002      	beq.n	80051ea <__swsetup_r+0x66>
 80051e4:	4630      	mov	r0, r6
 80051e6:	f7ff fd17 	bl	8004c18 <_free_r>
 80051ea:	2300      	movs	r3, #0
 80051ec:	6363      	str	r3, [r4, #52]	; 0x34
 80051ee:	89a3      	ldrh	r3, [r4, #12]
 80051f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80051f4:	81a3      	strh	r3, [r4, #12]
 80051f6:	2300      	movs	r3, #0
 80051f8:	6063      	str	r3, [r4, #4]
 80051fa:	6923      	ldr	r3, [r4, #16]
 80051fc:	6023      	str	r3, [r4, #0]
 80051fe:	89a3      	ldrh	r3, [r4, #12]
 8005200:	f043 0308 	orr.w	r3, r3, #8
 8005204:	81a3      	strh	r3, [r4, #12]
 8005206:	6923      	ldr	r3, [r4, #16]
 8005208:	b94b      	cbnz	r3, 800521e <__swsetup_r+0x9a>
 800520a:	89a3      	ldrh	r3, [r4, #12]
 800520c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005210:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005214:	d003      	beq.n	800521e <__swsetup_r+0x9a>
 8005216:	4621      	mov	r1, r4
 8005218:	4630      	mov	r0, r6
 800521a:	f000 f959 	bl	80054d0 <__smakebuf_r>
 800521e:	89a0      	ldrh	r0, [r4, #12]
 8005220:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005224:	f010 0301 	ands.w	r3, r0, #1
 8005228:	d00a      	beq.n	8005240 <__swsetup_r+0xbc>
 800522a:	2300      	movs	r3, #0
 800522c:	60a3      	str	r3, [r4, #8]
 800522e:	6963      	ldr	r3, [r4, #20]
 8005230:	425b      	negs	r3, r3
 8005232:	61a3      	str	r3, [r4, #24]
 8005234:	6923      	ldr	r3, [r4, #16]
 8005236:	b943      	cbnz	r3, 800524a <__swsetup_r+0xc6>
 8005238:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800523c:	d1ba      	bne.n	80051b4 <__swsetup_r+0x30>
 800523e:	bd70      	pop	{r4, r5, r6, pc}
 8005240:	0781      	lsls	r1, r0, #30
 8005242:	bf58      	it	pl
 8005244:	6963      	ldrpl	r3, [r4, #20]
 8005246:	60a3      	str	r3, [r4, #8]
 8005248:	e7f4      	b.n	8005234 <__swsetup_r+0xb0>
 800524a:	2000      	movs	r0, #0
 800524c:	e7f7      	b.n	800523e <__swsetup_r+0xba>
 800524e:	bf00      	nop
 8005250:	2000000c 	.word	0x2000000c
 8005254:	080057f8 	.word	0x080057f8
 8005258:	08005818 	.word	0x08005818
 800525c:	080057d8 	.word	0x080057d8

08005260 <__assert_func>:
 8005260:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005262:	4614      	mov	r4, r2
 8005264:	461a      	mov	r2, r3
 8005266:	4b09      	ldr	r3, [pc, #36]	; (800528c <__assert_func+0x2c>)
 8005268:	4605      	mov	r5, r0
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68d8      	ldr	r0, [r3, #12]
 800526e:	b14c      	cbz	r4, 8005284 <__assert_func+0x24>
 8005270:	4b07      	ldr	r3, [pc, #28]	; (8005290 <__assert_func+0x30>)
 8005272:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005276:	9100      	str	r1, [sp, #0]
 8005278:	462b      	mov	r3, r5
 800527a:	4906      	ldr	r1, [pc, #24]	; (8005294 <__assert_func+0x34>)
 800527c:	f000 f8e0 	bl	8005440 <fiprintf>
 8005280:	f000 f9a3 	bl	80055ca <abort>
 8005284:	4b04      	ldr	r3, [pc, #16]	; (8005298 <__assert_func+0x38>)
 8005286:	461c      	mov	r4, r3
 8005288:	e7f3      	b.n	8005272 <__assert_func+0x12>
 800528a:	bf00      	nop
 800528c:	2000000c 	.word	0x2000000c
 8005290:	080059a5 	.word	0x080059a5
 8005294:	080059b2 	.word	0x080059b2
 8005298:	080059e0 	.word	0x080059e0

0800529c <_close_r>:
 800529c:	b538      	push	{r3, r4, r5, lr}
 800529e:	2300      	movs	r3, #0
 80052a0:	4d05      	ldr	r5, [pc, #20]	; (80052b8 <_close_r+0x1c>)
 80052a2:	4604      	mov	r4, r0
 80052a4:	4608      	mov	r0, r1
 80052a6:	602b      	str	r3, [r5, #0]
 80052a8:	f7fb ff93 	bl	80011d2 <_close>
 80052ac:	1c43      	adds	r3, r0, #1
 80052ae:	d102      	bne.n	80052b6 <_close_r+0x1a>
 80052b0:	682b      	ldr	r3, [r5, #0]
 80052b2:	b103      	cbz	r3, 80052b6 <_close_r+0x1a>
 80052b4:	6023      	str	r3, [r4, #0]
 80052b6:	bd38      	pop	{r3, r4, r5, pc}
 80052b8:	20000244 	.word	0x20000244

080052bc <__sflush_r>:
 80052bc:	898a      	ldrh	r2, [r1, #12]
 80052be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052c2:	4605      	mov	r5, r0
 80052c4:	0710      	lsls	r0, r2, #28
 80052c6:	460c      	mov	r4, r1
 80052c8:	d458      	bmi.n	800537c <__sflush_r+0xc0>
 80052ca:	684b      	ldr	r3, [r1, #4]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	dc05      	bgt.n	80052dc <__sflush_r+0x20>
 80052d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	dc02      	bgt.n	80052dc <__sflush_r+0x20>
 80052d6:	2000      	movs	r0, #0
 80052d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80052de:	2e00      	cmp	r6, #0
 80052e0:	d0f9      	beq.n	80052d6 <__sflush_r+0x1a>
 80052e2:	2300      	movs	r3, #0
 80052e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80052e8:	682f      	ldr	r7, [r5, #0]
 80052ea:	602b      	str	r3, [r5, #0]
 80052ec:	d032      	beq.n	8005354 <__sflush_r+0x98>
 80052ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80052f0:	89a3      	ldrh	r3, [r4, #12]
 80052f2:	075a      	lsls	r2, r3, #29
 80052f4:	d505      	bpl.n	8005302 <__sflush_r+0x46>
 80052f6:	6863      	ldr	r3, [r4, #4]
 80052f8:	1ac0      	subs	r0, r0, r3
 80052fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80052fc:	b10b      	cbz	r3, 8005302 <__sflush_r+0x46>
 80052fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005300:	1ac0      	subs	r0, r0, r3
 8005302:	2300      	movs	r3, #0
 8005304:	4602      	mov	r2, r0
 8005306:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005308:	4628      	mov	r0, r5
 800530a:	6a21      	ldr	r1, [r4, #32]
 800530c:	47b0      	blx	r6
 800530e:	1c43      	adds	r3, r0, #1
 8005310:	89a3      	ldrh	r3, [r4, #12]
 8005312:	d106      	bne.n	8005322 <__sflush_r+0x66>
 8005314:	6829      	ldr	r1, [r5, #0]
 8005316:	291d      	cmp	r1, #29
 8005318:	d82c      	bhi.n	8005374 <__sflush_r+0xb8>
 800531a:	4a2a      	ldr	r2, [pc, #168]	; (80053c4 <__sflush_r+0x108>)
 800531c:	40ca      	lsrs	r2, r1
 800531e:	07d6      	lsls	r6, r2, #31
 8005320:	d528      	bpl.n	8005374 <__sflush_r+0xb8>
 8005322:	2200      	movs	r2, #0
 8005324:	6062      	str	r2, [r4, #4]
 8005326:	6922      	ldr	r2, [r4, #16]
 8005328:	04d9      	lsls	r1, r3, #19
 800532a:	6022      	str	r2, [r4, #0]
 800532c:	d504      	bpl.n	8005338 <__sflush_r+0x7c>
 800532e:	1c42      	adds	r2, r0, #1
 8005330:	d101      	bne.n	8005336 <__sflush_r+0x7a>
 8005332:	682b      	ldr	r3, [r5, #0]
 8005334:	b903      	cbnz	r3, 8005338 <__sflush_r+0x7c>
 8005336:	6560      	str	r0, [r4, #84]	; 0x54
 8005338:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800533a:	602f      	str	r7, [r5, #0]
 800533c:	2900      	cmp	r1, #0
 800533e:	d0ca      	beq.n	80052d6 <__sflush_r+0x1a>
 8005340:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005344:	4299      	cmp	r1, r3
 8005346:	d002      	beq.n	800534e <__sflush_r+0x92>
 8005348:	4628      	mov	r0, r5
 800534a:	f7ff fc65 	bl	8004c18 <_free_r>
 800534e:	2000      	movs	r0, #0
 8005350:	6360      	str	r0, [r4, #52]	; 0x34
 8005352:	e7c1      	b.n	80052d8 <__sflush_r+0x1c>
 8005354:	6a21      	ldr	r1, [r4, #32]
 8005356:	2301      	movs	r3, #1
 8005358:	4628      	mov	r0, r5
 800535a:	47b0      	blx	r6
 800535c:	1c41      	adds	r1, r0, #1
 800535e:	d1c7      	bne.n	80052f0 <__sflush_r+0x34>
 8005360:	682b      	ldr	r3, [r5, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d0c4      	beq.n	80052f0 <__sflush_r+0x34>
 8005366:	2b1d      	cmp	r3, #29
 8005368:	d001      	beq.n	800536e <__sflush_r+0xb2>
 800536a:	2b16      	cmp	r3, #22
 800536c:	d101      	bne.n	8005372 <__sflush_r+0xb6>
 800536e:	602f      	str	r7, [r5, #0]
 8005370:	e7b1      	b.n	80052d6 <__sflush_r+0x1a>
 8005372:	89a3      	ldrh	r3, [r4, #12]
 8005374:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005378:	81a3      	strh	r3, [r4, #12]
 800537a:	e7ad      	b.n	80052d8 <__sflush_r+0x1c>
 800537c:	690f      	ldr	r7, [r1, #16]
 800537e:	2f00      	cmp	r7, #0
 8005380:	d0a9      	beq.n	80052d6 <__sflush_r+0x1a>
 8005382:	0793      	lsls	r3, r2, #30
 8005384:	bf18      	it	ne
 8005386:	2300      	movne	r3, #0
 8005388:	680e      	ldr	r6, [r1, #0]
 800538a:	bf08      	it	eq
 800538c:	694b      	ldreq	r3, [r1, #20]
 800538e:	eba6 0807 	sub.w	r8, r6, r7
 8005392:	600f      	str	r7, [r1, #0]
 8005394:	608b      	str	r3, [r1, #8]
 8005396:	f1b8 0f00 	cmp.w	r8, #0
 800539a:	dd9c      	ble.n	80052d6 <__sflush_r+0x1a>
 800539c:	4643      	mov	r3, r8
 800539e:	463a      	mov	r2, r7
 80053a0:	4628      	mov	r0, r5
 80053a2:	6a21      	ldr	r1, [r4, #32]
 80053a4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80053a6:	47b0      	blx	r6
 80053a8:	2800      	cmp	r0, #0
 80053aa:	dc06      	bgt.n	80053ba <__sflush_r+0xfe>
 80053ac:	89a3      	ldrh	r3, [r4, #12]
 80053ae:	f04f 30ff 	mov.w	r0, #4294967295
 80053b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053b6:	81a3      	strh	r3, [r4, #12]
 80053b8:	e78e      	b.n	80052d8 <__sflush_r+0x1c>
 80053ba:	4407      	add	r7, r0
 80053bc:	eba8 0800 	sub.w	r8, r8, r0
 80053c0:	e7e9      	b.n	8005396 <__sflush_r+0xda>
 80053c2:	bf00      	nop
 80053c4:	20400001 	.word	0x20400001

080053c8 <_fflush_r>:
 80053c8:	b538      	push	{r3, r4, r5, lr}
 80053ca:	690b      	ldr	r3, [r1, #16]
 80053cc:	4605      	mov	r5, r0
 80053ce:	460c      	mov	r4, r1
 80053d0:	b913      	cbnz	r3, 80053d8 <_fflush_r+0x10>
 80053d2:	2500      	movs	r5, #0
 80053d4:	4628      	mov	r0, r5
 80053d6:	bd38      	pop	{r3, r4, r5, pc}
 80053d8:	b118      	cbz	r0, 80053e2 <_fflush_r+0x1a>
 80053da:	6983      	ldr	r3, [r0, #24]
 80053dc:	b90b      	cbnz	r3, 80053e2 <_fflush_r+0x1a>
 80053de:	f7fe ffc1 	bl	8004364 <__sinit>
 80053e2:	4b14      	ldr	r3, [pc, #80]	; (8005434 <_fflush_r+0x6c>)
 80053e4:	429c      	cmp	r4, r3
 80053e6:	d11b      	bne.n	8005420 <_fflush_r+0x58>
 80053e8:	686c      	ldr	r4, [r5, #4]
 80053ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d0ef      	beq.n	80053d2 <_fflush_r+0xa>
 80053f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80053f4:	07d0      	lsls	r0, r2, #31
 80053f6:	d404      	bmi.n	8005402 <_fflush_r+0x3a>
 80053f8:	0599      	lsls	r1, r3, #22
 80053fa:	d402      	bmi.n	8005402 <_fflush_r+0x3a>
 80053fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80053fe:	f7ff f854 	bl	80044aa <__retarget_lock_acquire_recursive>
 8005402:	4628      	mov	r0, r5
 8005404:	4621      	mov	r1, r4
 8005406:	f7ff ff59 	bl	80052bc <__sflush_r>
 800540a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800540c:	4605      	mov	r5, r0
 800540e:	07da      	lsls	r2, r3, #31
 8005410:	d4e0      	bmi.n	80053d4 <_fflush_r+0xc>
 8005412:	89a3      	ldrh	r3, [r4, #12]
 8005414:	059b      	lsls	r3, r3, #22
 8005416:	d4dd      	bmi.n	80053d4 <_fflush_r+0xc>
 8005418:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800541a:	f7ff f847 	bl	80044ac <__retarget_lock_release_recursive>
 800541e:	e7d9      	b.n	80053d4 <_fflush_r+0xc>
 8005420:	4b05      	ldr	r3, [pc, #20]	; (8005438 <_fflush_r+0x70>)
 8005422:	429c      	cmp	r4, r3
 8005424:	d101      	bne.n	800542a <_fflush_r+0x62>
 8005426:	68ac      	ldr	r4, [r5, #8]
 8005428:	e7df      	b.n	80053ea <_fflush_r+0x22>
 800542a:	4b04      	ldr	r3, [pc, #16]	; (800543c <_fflush_r+0x74>)
 800542c:	429c      	cmp	r4, r3
 800542e:	bf08      	it	eq
 8005430:	68ec      	ldreq	r4, [r5, #12]
 8005432:	e7da      	b.n	80053ea <_fflush_r+0x22>
 8005434:	080057f8 	.word	0x080057f8
 8005438:	08005818 	.word	0x08005818
 800543c:	080057d8 	.word	0x080057d8

08005440 <fiprintf>:
 8005440:	b40e      	push	{r1, r2, r3}
 8005442:	b503      	push	{r0, r1, lr}
 8005444:	4601      	mov	r1, r0
 8005446:	ab03      	add	r3, sp, #12
 8005448:	4805      	ldr	r0, [pc, #20]	; (8005460 <fiprintf+0x20>)
 800544a:	f853 2b04 	ldr.w	r2, [r3], #4
 800544e:	6800      	ldr	r0, [r0, #0]
 8005450:	9301      	str	r3, [sp, #4]
 8005452:	f7ff fcaf 	bl	8004db4 <_vfiprintf_r>
 8005456:	b002      	add	sp, #8
 8005458:	f85d eb04 	ldr.w	lr, [sp], #4
 800545c:	b003      	add	sp, #12
 800545e:	4770      	bx	lr
 8005460:	2000000c 	.word	0x2000000c

08005464 <_lseek_r>:
 8005464:	b538      	push	{r3, r4, r5, lr}
 8005466:	4604      	mov	r4, r0
 8005468:	4608      	mov	r0, r1
 800546a:	4611      	mov	r1, r2
 800546c:	2200      	movs	r2, #0
 800546e:	4d05      	ldr	r5, [pc, #20]	; (8005484 <_lseek_r+0x20>)
 8005470:	602a      	str	r2, [r5, #0]
 8005472:	461a      	mov	r2, r3
 8005474:	f7fb fed1 	bl	800121a <_lseek>
 8005478:	1c43      	adds	r3, r0, #1
 800547a:	d102      	bne.n	8005482 <_lseek_r+0x1e>
 800547c:	682b      	ldr	r3, [r5, #0]
 800547e:	b103      	cbz	r3, 8005482 <_lseek_r+0x1e>
 8005480:	6023      	str	r3, [r4, #0]
 8005482:	bd38      	pop	{r3, r4, r5, pc}
 8005484:	20000244 	.word	0x20000244

08005488 <__swhatbuf_r>:
 8005488:	b570      	push	{r4, r5, r6, lr}
 800548a:	460e      	mov	r6, r1
 800548c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005490:	4614      	mov	r4, r2
 8005492:	2900      	cmp	r1, #0
 8005494:	461d      	mov	r5, r3
 8005496:	b096      	sub	sp, #88	; 0x58
 8005498:	da07      	bge.n	80054aa <__swhatbuf_r+0x22>
 800549a:	2300      	movs	r3, #0
 800549c:	602b      	str	r3, [r5, #0]
 800549e:	89b3      	ldrh	r3, [r6, #12]
 80054a0:	061a      	lsls	r2, r3, #24
 80054a2:	d410      	bmi.n	80054c6 <__swhatbuf_r+0x3e>
 80054a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054a8:	e00e      	b.n	80054c8 <__swhatbuf_r+0x40>
 80054aa:	466a      	mov	r2, sp
 80054ac:	f000 f894 	bl	80055d8 <_fstat_r>
 80054b0:	2800      	cmp	r0, #0
 80054b2:	dbf2      	blt.n	800549a <__swhatbuf_r+0x12>
 80054b4:	9a01      	ldr	r2, [sp, #4]
 80054b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80054ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80054be:	425a      	negs	r2, r3
 80054c0:	415a      	adcs	r2, r3
 80054c2:	602a      	str	r2, [r5, #0]
 80054c4:	e7ee      	b.n	80054a4 <__swhatbuf_r+0x1c>
 80054c6:	2340      	movs	r3, #64	; 0x40
 80054c8:	2000      	movs	r0, #0
 80054ca:	6023      	str	r3, [r4, #0]
 80054cc:	b016      	add	sp, #88	; 0x58
 80054ce:	bd70      	pop	{r4, r5, r6, pc}

080054d0 <__smakebuf_r>:
 80054d0:	898b      	ldrh	r3, [r1, #12]
 80054d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80054d4:	079d      	lsls	r5, r3, #30
 80054d6:	4606      	mov	r6, r0
 80054d8:	460c      	mov	r4, r1
 80054da:	d507      	bpl.n	80054ec <__smakebuf_r+0x1c>
 80054dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80054e0:	6023      	str	r3, [r4, #0]
 80054e2:	6123      	str	r3, [r4, #16]
 80054e4:	2301      	movs	r3, #1
 80054e6:	6163      	str	r3, [r4, #20]
 80054e8:	b002      	add	sp, #8
 80054ea:	bd70      	pop	{r4, r5, r6, pc}
 80054ec:	466a      	mov	r2, sp
 80054ee:	ab01      	add	r3, sp, #4
 80054f0:	f7ff ffca 	bl	8005488 <__swhatbuf_r>
 80054f4:	9900      	ldr	r1, [sp, #0]
 80054f6:	4605      	mov	r5, r0
 80054f8:	4630      	mov	r0, r6
 80054fa:	f7ff fbd9 	bl	8004cb0 <_malloc_r>
 80054fe:	b948      	cbnz	r0, 8005514 <__smakebuf_r+0x44>
 8005500:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005504:	059a      	lsls	r2, r3, #22
 8005506:	d4ef      	bmi.n	80054e8 <__smakebuf_r+0x18>
 8005508:	f023 0303 	bic.w	r3, r3, #3
 800550c:	f043 0302 	orr.w	r3, r3, #2
 8005510:	81a3      	strh	r3, [r4, #12]
 8005512:	e7e3      	b.n	80054dc <__smakebuf_r+0xc>
 8005514:	4b0d      	ldr	r3, [pc, #52]	; (800554c <__smakebuf_r+0x7c>)
 8005516:	62b3      	str	r3, [r6, #40]	; 0x28
 8005518:	89a3      	ldrh	r3, [r4, #12]
 800551a:	6020      	str	r0, [r4, #0]
 800551c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005520:	81a3      	strh	r3, [r4, #12]
 8005522:	9b00      	ldr	r3, [sp, #0]
 8005524:	6120      	str	r0, [r4, #16]
 8005526:	6163      	str	r3, [r4, #20]
 8005528:	9b01      	ldr	r3, [sp, #4]
 800552a:	b15b      	cbz	r3, 8005544 <__smakebuf_r+0x74>
 800552c:	4630      	mov	r0, r6
 800552e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005532:	f000 f863 	bl	80055fc <_isatty_r>
 8005536:	b128      	cbz	r0, 8005544 <__smakebuf_r+0x74>
 8005538:	89a3      	ldrh	r3, [r4, #12]
 800553a:	f023 0303 	bic.w	r3, r3, #3
 800553e:	f043 0301 	orr.w	r3, r3, #1
 8005542:	81a3      	strh	r3, [r4, #12]
 8005544:	89a0      	ldrh	r0, [r4, #12]
 8005546:	4305      	orrs	r5, r0
 8005548:	81a5      	strh	r5, [r4, #12]
 800554a:	e7cd      	b.n	80054e8 <__smakebuf_r+0x18>
 800554c:	080042fd 	.word	0x080042fd

08005550 <__ascii_mbtowc>:
 8005550:	b082      	sub	sp, #8
 8005552:	b901      	cbnz	r1, 8005556 <__ascii_mbtowc+0x6>
 8005554:	a901      	add	r1, sp, #4
 8005556:	b142      	cbz	r2, 800556a <__ascii_mbtowc+0x1a>
 8005558:	b14b      	cbz	r3, 800556e <__ascii_mbtowc+0x1e>
 800555a:	7813      	ldrb	r3, [r2, #0]
 800555c:	600b      	str	r3, [r1, #0]
 800555e:	7812      	ldrb	r2, [r2, #0]
 8005560:	1e10      	subs	r0, r2, #0
 8005562:	bf18      	it	ne
 8005564:	2001      	movne	r0, #1
 8005566:	b002      	add	sp, #8
 8005568:	4770      	bx	lr
 800556a:	4610      	mov	r0, r2
 800556c:	e7fb      	b.n	8005566 <__ascii_mbtowc+0x16>
 800556e:	f06f 0001 	mvn.w	r0, #1
 8005572:	e7f8      	b.n	8005566 <__ascii_mbtowc+0x16>

08005574 <__malloc_lock>:
 8005574:	4801      	ldr	r0, [pc, #4]	; (800557c <__malloc_lock+0x8>)
 8005576:	f7fe bf98 	b.w	80044aa <__retarget_lock_acquire_recursive>
 800557a:	bf00      	nop
 800557c:	2000023c 	.word	0x2000023c

08005580 <__malloc_unlock>:
 8005580:	4801      	ldr	r0, [pc, #4]	; (8005588 <__malloc_unlock+0x8>)
 8005582:	f7fe bf93 	b.w	80044ac <__retarget_lock_release_recursive>
 8005586:	bf00      	nop
 8005588:	2000023c 	.word	0x2000023c

0800558c <_read_r>:
 800558c:	b538      	push	{r3, r4, r5, lr}
 800558e:	4604      	mov	r4, r0
 8005590:	4608      	mov	r0, r1
 8005592:	4611      	mov	r1, r2
 8005594:	2200      	movs	r2, #0
 8005596:	4d05      	ldr	r5, [pc, #20]	; (80055ac <_read_r+0x20>)
 8005598:	602a      	str	r2, [r5, #0]
 800559a:	461a      	mov	r2, r3
 800559c:	f7fb fde0 	bl	8001160 <_read>
 80055a0:	1c43      	adds	r3, r0, #1
 80055a2:	d102      	bne.n	80055aa <_read_r+0x1e>
 80055a4:	682b      	ldr	r3, [r5, #0]
 80055a6:	b103      	cbz	r3, 80055aa <_read_r+0x1e>
 80055a8:	6023      	str	r3, [r4, #0]
 80055aa:	bd38      	pop	{r3, r4, r5, pc}
 80055ac:	20000244 	.word	0x20000244

080055b0 <__ascii_wctomb>:
 80055b0:	4603      	mov	r3, r0
 80055b2:	4608      	mov	r0, r1
 80055b4:	b141      	cbz	r1, 80055c8 <__ascii_wctomb+0x18>
 80055b6:	2aff      	cmp	r2, #255	; 0xff
 80055b8:	d904      	bls.n	80055c4 <__ascii_wctomb+0x14>
 80055ba:	228a      	movs	r2, #138	; 0x8a
 80055bc:	f04f 30ff 	mov.w	r0, #4294967295
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	4770      	bx	lr
 80055c4:	2001      	movs	r0, #1
 80055c6:	700a      	strb	r2, [r1, #0]
 80055c8:	4770      	bx	lr

080055ca <abort>:
 80055ca:	2006      	movs	r0, #6
 80055cc:	b508      	push	{r3, lr}
 80055ce:	f000 f84d 	bl	800566c <raise>
 80055d2:	2001      	movs	r0, #1
 80055d4:	f7fb fdba 	bl	800114c <_exit>

080055d8 <_fstat_r>:
 80055d8:	b538      	push	{r3, r4, r5, lr}
 80055da:	2300      	movs	r3, #0
 80055dc:	4d06      	ldr	r5, [pc, #24]	; (80055f8 <_fstat_r+0x20>)
 80055de:	4604      	mov	r4, r0
 80055e0:	4608      	mov	r0, r1
 80055e2:	4611      	mov	r1, r2
 80055e4:	602b      	str	r3, [r5, #0]
 80055e6:	f7fb fdff 	bl	80011e8 <_fstat>
 80055ea:	1c43      	adds	r3, r0, #1
 80055ec:	d102      	bne.n	80055f4 <_fstat_r+0x1c>
 80055ee:	682b      	ldr	r3, [r5, #0]
 80055f0:	b103      	cbz	r3, 80055f4 <_fstat_r+0x1c>
 80055f2:	6023      	str	r3, [r4, #0]
 80055f4:	bd38      	pop	{r3, r4, r5, pc}
 80055f6:	bf00      	nop
 80055f8:	20000244 	.word	0x20000244

080055fc <_isatty_r>:
 80055fc:	b538      	push	{r3, r4, r5, lr}
 80055fe:	2300      	movs	r3, #0
 8005600:	4d05      	ldr	r5, [pc, #20]	; (8005618 <_isatty_r+0x1c>)
 8005602:	4604      	mov	r4, r0
 8005604:	4608      	mov	r0, r1
 8005606:	602b      	str	r3, [r5, #0]
 8005608:	f7fb fdfd 	bl	8001206 <_isatty>
 800560c:	1c43      	adds	r3, r0, #1
 800560e:	d102      	bne.n	8005616 <_isatty_r+0x1a>
 8005610:	682b      	ldr	r3, [r5, #0]
 8005612:	b103      	cbz	r3, 8005616 <_isatty_r+0x1a>
 8005614:	6023      	str	r3, [r4, #0]
 8005616:	bd38      	pop	{r3, r4, r5, pc}
 8005618:	20000244 	.word	0x20000244

0800561c <_raise_r>:
 800561c:	291f      	cmp	r1, #31
 800561e:	b538      	push	{r3, r4, r5, lr}
 8005620:	4604      	mov	r4, r0
 8005622:	460d      	mov	r5, r1
 8005624:	d904      	bls.n	8005630 <_raise_r+0x14>
 8005626:	2316      	movs	r3, #22
 8005628:	6003      	str	r3, [r0, #0]
 800562a:	f04f 30ff 	mov.w	r0, #4294967295
 800562e:	bd38      	pop	{r3, r4, r5, pc}
 8005630:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005632:	b112      	cbz	r2, 800563a <_raise_r+0x1e>
 8005634:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005638:	b94b      	cbnz	r3, 800564e <_raise_r+0x32>
 800563a:	4620      	mov	r0, r4
 800563c:	f000 f830 	bl	80056a0 <_getpid_r>
 8005640:	462a      	mov	r2, r5
 8005642:	4601      	mov	r1, r0
 8005644:	4620      	mov	r0, r4
 8005646:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800564a:	f000 b817 	b.w	800567c <_kill_r>
 800564e:	2b01      	cmp	r3, #1
 8005650:	d00a      	beq.n	8005668 <_raise_r+0x4c>
 8005652:	1c59      	adds	r1, r3, #1
 8005654:	d103      	bne.n	800565e <_raise_r+0x42>
 8005656:	2316      	movs	r3, #22
 8005658:	6003      	str	r3, [r0, #0]
 800565a:	2001      	movs	r0, #1
 800565c:	e7e7      	b.n	800562e <_raise_r+0x12>
 800565e:	2400      	movs	r4, #0
 8005660:	4628      	mov	r0, r5
 8005662:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005666:	4798      	blx	r3
 8005668:	2000      	movs	r0, #0
 800566a:	e7e0      	b.n	800562e <_raise_r+0x12>

0800566c <raise>:
 800566c:	4b02      	ldr	r3, [pc, #8]	; (8005678 <raise+0xc>)
 800566e:	4601      	mov	r1, r0
 8005670:	6818      	ldr	r0, [r3, #0]
 8005672:	f7ff bfd3 	b.w	800561c <_raise_r>
 8005676:	bf00      	nop
 8005678:	2000000c 	.word	0x2000000c

0800567c <_kill_r>:
 800567c:	b538      	push	{r3, r4, r5, lr}
 800567e:	2300      	movs	r3, #0
 8005680:	4d06      	ldr	r5, [pc, #24]	; (800569c <_kill_r+0x20>)
 8005682:	4604      	mov	r4, r0
 8005684:	4608      	mov	r0, r1
 8005686:	4611      	mov	r1, r2
 8005688:	602b      	str	r3, [r5, #0]
 800568a:	f7fb fd4f 	bl	800112c <_kill>
 800568e:	1c43      	adds	r3, r0, #1
 8005690:	d102      	bne.n	8005698 <_kill_r+0x1c>
 8005692:	682b      	ldr	r3, [r5, #0]
 8005694:	b103      	cbz	r3, 8005698 <_kill_r+0x1c>
 8005696:	6023      	str	r3, [r4, #0]
 8005698:	bd38      	pop	{r3, r4, r5, pc}
 800569a:	bf00      	nop
 800569c:	20000244 	.word	0x20000244

080056a0 <_getpid_r>:
 80056a0:	f7fb bd3d 	b.w	800111e <_getpid>

080056a4 <_init>:
 80056a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056a6:	bf00      	nop
 80056a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056aa:	bc08      	pop	{r3}
 80056ac:	469e      	mov	lr, r3
 80056ae:	4770      	bx	lr

080056b0 <_fini>:
 80056b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056b2:	bf00      	nop
 80056b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056b6:	bc08      	pop	{r3}
 80056b8:	469e      	mov	lr, r3
 80056ba:	4770      	bx	lr
