Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Apps/Xilinix/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 14ea654d900a441dbbed8762ea58b1e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_TOP_behav xil_defaultlib.test_bench_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'loader_addr_out' [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Uart_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'read_addr' [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'write_addr' [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/IF_top.v:116]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'mux_in_1' [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/EX_top.v:152]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'mux_in_2' [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/EX_top.v:153]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'mux_out' [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd' [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/TOP.v:296]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'read_addr' [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/MEM_top.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'write_addr' [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/MEM_top.v:108]
WARNING: [VRFC 10-5021] port 'EX_write' is not connected on this instance [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/TOP.v:235]
WARNING: [VRFC 10-5021] port 'Alu_result' is not connected on this instance [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/ID_top.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_generator_default
Compiling module xil_defaultlib.Rx_default
Compiling module xil_defaultlib.Tx_default
Compiling module xil_defaultlib.Instruction_loader
Compiling module xil_defaultlib.Uart_top
Compiling module xil_defaultlib.Mux_4to1
Compiling module xil_defaultlib.Pc
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Memory(init_value='b111111111111...
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.Mux_2to1
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top
Compiling module xil_defaultlib.Memory(memory_depth=256)
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.test_bench_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_TOP_behav
