
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000021c  00800100  0000277c  00002810  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000277c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000dc  0080031c  0080031c  00002a2c  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00002a2c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000030f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002a0  00000000  00000000  00003180  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004841  00000000  00000000  00003420  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000145e  00000000  00000000  00007c61  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001ba1  00000000  00000000  000090bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b10  00000000  00000000  0000ac60  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000105a  00000000  00000000  0000b770  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002f32  00000000  00000000  0000c7ca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 e7 11 	jmp	0x23ce	; 0x23ce <__vector_12>
      34:	0c 94 14 12 	jmp	0x2428	; 0x2428 <__vector_13>
      38:	0c 94 41 12 	jmp	0x2482	; 0x2482 <__vector_14>
      3c:	0c 94 f5 12 	jmp	0x25ea	; 0x25ea <__vector_15>
      40:	0c 94 d3 11 	jmp	0x23a6	; 0x23a6 <__vector_16>
      44:	0c 94 dd 11 	jmp	0x23ba	; 0x23ba <__vector_17>
      48:	0c 94 22 01 	jmp	0x244	; 0x244 <__vector_18>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      54:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      68:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      6c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      70:	0c 94 6e 12 	jmp	0x24dc	; 0x24dc <__vector_28>
      74:	0c 94 9b 12 	jmp	0x2536	; 0x2536 <__vector_29>
      78:	0c 94 c8 12 	jmp	0x2590	; 0x2590 <__vector_30>
      7c:	0c 94 ff 12 	jmp	0x25fe	; 0x25fe <__vector_31>
      80:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      84:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      88:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      8c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      90:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	13 e0       	ldi	r17, 0x03	; 3
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	ec e7       	ldi	r30, 0x7C	; 124
      a8:	f7 e2       	ldi	r31, 0x27	; 39
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0
      b0:	ac 31       	cpi	r26, 0x1C	; 28
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
      b6:	13 e0       	ldi	r17, 0x03	; 3
      b8:	ac e1       	ldi	r26, 0x1C	; 28
      ba:	b3 e0       	ldi	r27, 0x03	; 3
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	a8 3f       	cpi	r26, 0xF8	; 248
      c2:	b1 07       	cpc	r27, r17
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 69 00 	call	0xd2	; 0xd2 <main>
      ca:	0c 94 bc 13 	jmp	0x2778	; 0x2778 <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d2:	0e 94 81 11 	call	0x2302	; 0x2302 <main_init>
	
	while(1){	
		wdt_reset();
      d6:	a8 95       	wdr
		EventHandleEvent();
      d8:	0e 94 08 10 	call	0x2010	; 0x2010 <EventHandleEvent>
      dc:	fc cf       	rjmp	.-8      	; 0xd6 <main+0x4>

000000de <button_read_col>:


void button_read_col(uint8_t col){
		
		/* ROW 1 READ */
		button_pressed_current|=(0x01)<(0+col*BUTTON_ROW_NUMBER);
      de:	90 e0       	ldi	r25, 0x00	; 0
      e0:	88 0f       	add	r24, r24
      e2:	99 1f       	adc	r25, r25
      e4:	88 0f       	add	r24, r24
      e6:	99 1f       	adc	r25, r25
      e8:	61 e0       	ldi	r22, 0x01	; 1
      ea:	70 e0       	ldi	r23, 0x00	; 0
      ec:	82 30       	cpi	r24, 0x02	; 2
      ee:	91 05       	cpc	r25, r1
      f0:	14 f4       	brge	.+4      	; 0xf6 <button_read_col+0x18>
      f2:	60 e0       	ldi	r22, 0x00	; 0
      f4:	70 e0       	ldi	r23, 0x00	; 0
      f6:	40 91 73 03 	lds	r20, 0x0373
      fa:	50 91 74 03 	lds	r21, 0x0374
      fe:	46 2b       	or	r20, r22
     100:	57 2b       	or	r21, r23
	
		/* ROW 2 READ */
		button_pressed_current|=(0x01)<<(1+col*BUTTON_ROW_NUMBER);
     102:	9c 01       	movw	r18, r24
     104:	2f 5f       	subi	r18, 0xFF	; 255
     106:	3f 4f       	sbci	r19, 0xFF	; 255
     108:	61 e0       	ldi	r22, 0x01	; 1
     10a:	70 e0       	ldi	r23, 0x00	; 0
     10c:	fb 01       	movw	r30, r22
     10e:	02 c0       	rjmp	.+4      	; 0x114 <button_read_col+0x36>
     110:	ee 0f       	add	r30, r30
     112:	ff 1f       	adc	r31, r31
     114:	2a 95       	dec	r18
     116:	e2 f7       	brpl	.-8      	; 0x110 <button_read_col+0x32>
     118:	4e 2b       	or	r20, r30
     11a:	5f 2b       	or	r21, r31
		
		/* ROW 3 READ */
		button_pressed_current|=(0x01)<<(2+col*BUTTON_ROW_NUMBER);
     11c:	9c 01       	movw	r18, r24
     11e:	2e 5f       	subi	r18, 0xFE	; 254
     120:	3f 4f       	sbci	r19, 0xFF	; 255
     122:	fb 01       	movw	r30, r22
     124:	02 c0       	rjmp	.+4      	; 0x12a <button_read_col+0x4c>
     126:	ee 0f       	add	r30, r30
     128:	ff 1f       	adc	r31, r31
     12a:	2a 95       	dec	r18
     12c:	e2 f7       	brpl	.-8      	; 0x126 <button_read_col+0x48>
     12e:	9f 01       	movw	r18, r30
     130:	24 2b       	or	r18, r20
     132:	35 2b       	or	r19, r21
		
		/* ROW 4 READ */
		button_pressed_current|=(0x01)<<(3+col*BUTTON_ROW_NUMBER);
     134:	03 96       	adiw	r24, 0x03	; 3
     136:	02 c0       	rjmp	.+4      	; 0x13c <button_read_col+0x5e>
     138:	66 0f       	add	r22, r22
     13a:	77 1f       	adc	r23, r23
     13c:	8a 95       	dec	r24
     13e:	e2 f7       	brpl	.-8      	; 0x138 <button_read_col+0x5a>
     140:	26 2b       	or	r18, r22
     142:	37 2b       	or	r19, r23
     144:	30 93 74 03 	sts	0x0374, r19
     148:	20 93 73 03 	sts	0x0373, r18
	
}/*end button_read_rows */
     14c:	08 95       	ret

0000014e <button_init>:


void button_init( void )
{

	button_pressed_previous=0x0000;
     14e:	10 92 72 03 	sts	0x0372, r1
     152:	10 92 71 03 	sts	0x0371, r1
	
	/* enable pull-ups */
	
	MCUCR&=~(0x01)<<PUD;
     156:	85 b7       	in	r24, 0x35	; 53
     158:	80 7e       	andi	r24, 0xE0	; 224
     15a:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 OUTPUT HIGH */
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     15c:	6e 9a       	sbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     15e:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 OUTPUT HIGH */
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     160:	6f 9a       	sbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     162:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 OUTPUT HIGH */
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     164:	24 9a       	sbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     166:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(0x01)<<ROW_1_PIN;
     168:	8d b1       	in	r24, 0x0d	; 13
     16a:	80 7e       	andi	r24, 0xE0	; 224
     16c:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<ROW_1_PIN;
     16e:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(0x01)<<ROW_2_PIN;
     170:	8d b1       	in	r24, 0x0d	; 13
     172:	80 7c       	andi	r24, 0xC0	; 192
     174:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<ROW_2_PIN;
     176:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(0x01)<<ROW_3_PIN;
     178:	87 b1       	in	r24, 0x07	; 7
     17a:	80 78       	andi	r24, 0x80	; 128
     17c:	87 b9       	out	0x07, r24	; 7
	PORTC|=(0x01)<<ROW_3_PIN;
     17e:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(0x01)<<ROW_4_PIN;
     180:	87 b1       	in	r24, 0x07	; 7
     182:	80 7f       	andi	r24, 0xF0	; 240
     184:	87 b9       	out	0x07, r24	; 7
	PORTC|=(0x01)<<ROW_4_PIN;
     186:	43 9a       	sbi	0x08, 3	; 8
	
} /* end button_init */
     188:	08 95       	ret

0000018a <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     18a:	cf 93       	push	r28
     18c:	df 93       	push	r29
		
	/* COL 1 LOW */
	PORTE&=~(0x01)<<COLOUMN_1_PIN;
     18e:	8e b1       	in	r24, 0x0e	; 14
     190:	80 78       	andi	r24, 0x80	; 128
     192:	8e b9       	out	0x0e, r24	; 14
	/* COL 2 HIGH */
	/* already HIGH */
	/* COL 3 HIGH */
	/* already HIGH */
	
	button_read_col(0);
     194:	cf e6       	ldi	r28, 0x6F	; 111
     196:	d0 e0       	ldi	r29, 0x00	; 0
     198:	80 e0       	ldi	r24, 0x00	; 0
     19a:	90 e0       	ldi	r25, 0x00	; 0
     19c:	fe 01       	movw	r30, r28
     19e:	09 95       	icall
	
	/* COL 1 HIGH */
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1a0:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 LOW */
	PORTE&=~(0x01)<<COLOUMN_2_PIN;
     1a2:	8e b1       	in	r24, 0x0e	; 14
     1a4:	1e b8       	out	0x0e, r1	; 14
	/* COL 3 HIGH */
	/* already HIGH */
	
	button_read_col(1);
     1a6:	81 e0       	ldi	r24, 0x01	; 1
     1a8:	90 e0       	ldi	r25, 0x00	; 0
     1aa:	fe 01       	movw	r30, r28
     1ac:	09 95       	icall
		
	/* COL 1 HIGH */
	/* already high */
	/* COL 2 HIGH */
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1ae:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 LOW  */
	PORTB&=~(0x01)<<COLOUMN_3_PIN;
     1b0:	85 b1       	in	r24, 0x05	; 5
     1b2:	80 7e       	andi	r24, 0xE0	; 224
     1b4:	85 b9       	out	0x05, r24	; 5

	button_read_col(2);
     1b6:	82 e0       	ldi	r24, 0x02	; 2
     1b8:	90 e0       	ldi	r25, 0x00	; 0
     1ba:	fe 01       	movw	r30, r28
     1bc:	09 95       	icall
	
	/* set COL 3 HIGH, so that all are high again*/
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1be:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* debounce: check if button states are the same since last cycle*/
	
	button_pressed_current&=button_pressed_previous;
     1c0:	80 91 73 03 	lds	r24, 0x0373
     1c4:	90 91 74 03 	lds	r25, 0x0374
     1c8:	20 91 71 03 	lds	r18, 0x0371
     1cc:	30 91 72 03 	lds	r19, 0x0372
     1d0:	82 23       	and	r24, r18
     1d2:	93 23       	and	r25, r19
     1d4:	90 93 74 03 	sts	0x0374, r25
     1d8:	80 93 73 03 	sts	0x0373, r24
	
} /* end button_multiplex_cycle */
     1dc:	df 91       	pop	r29
     1de:	cf 91       	pop	r28
     1e0:	08 95       	ret

000001e2 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return (0x01)&(button_pressed_current>>(button_id));
     1e2:	20 91 73 03 	lds	r18, 0x0373
     1e6:	30 91 74 03 	lds	r19, 0x0374
     1ea:	a9 01       	movw	r20, r18
     1ec:	02 c0       	rjmp	.+4      	; 0x1f2 <button_get_button_state+0x10>
     1ee:	56 95       	lsr	r21
     1f0:	47 95       	ror	r20
     1f2:	8a 95       	dec	r24
     1f4:	e2 f7       	brpl	.-8      	; 0x1ee <button_get_button_state+0xc>
     1f6:	ca 01       	movw	r24, r20
     1f8:	81 70       	andi	r24, 0x01	; 1
     1fa:	08 95       	ret

000001fc <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     1fc:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     1fe:	10 98       	cbi	0x02, 0	; 2
}
     200:	08 95       	ret

00000202 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=(0x01)<<BUZZER_PIN;
     202:	10 9a       	sbi	0x02, 0	; 2
}
     204:	08 95       	ret

00000206 <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(0x01)<<BUZZER_PIN;
     206:	10 98       	cbi	0x02, 0	; 2
}
     208:	08 95       	ret

0000020a <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     20a:	cf 93       	push	r28
     20c:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     20e:	0e 94 01 01 	call	0x202	; 0x202 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     212:	8c 2f       	mov	r24, r28
     214:	90 e0       	ldi	r25, 0x00	; 0
     216:	44 e6       	ldi	r20, 0x64	; 100
     218:	50 e0       	ldi	r21, 0x00	; 0
     21a:	84 9f       	mul	r24, r20
     21c:	90 01       	movw	r18, r0
     21e:	85 9f       	mul	r24, r21
     220:	30 0d       	add	r19, r0
     222:	94 9f       	mul	r25, r20
     224:	30 0d       	add	r19, r0
     226:	11 24       	eor	r1, r1
     228:	12 16       	cp	r1, r18
     22a:	13 06       	cpc	r1, r19
     22c:	34 f4       	brge	.+12     	; 0x23a <buzzer_buzz+0x30>
     22e:	80 e0       	ldi	r24, 0x00	; 0
     230:	90 e0       	ldi	r25, 0x00	; 0
     232:	01 96       	adiw	r24, 0x01	; 1
     234:	82 17       	cp	r24, r18
     236:	93 07       	cpc	r25, r19
     238:	e1 f7       	brne	.-8      	; 0x232 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     23a:	0e 94 03 01 	call	0x206	; 0x206 <buzzer_off>
}
     23e:	cf 91       	pop	r28
     240:	08 95       	ret

00000242 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     242:	08 95       	ret

00000244 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     244:	1f 92       	push	r1
     246:	0f 92       	push	r0
     248:	0f b6       	in	r0, 0x3f	; 63
     24a:	0f 92       	push	r0
     24c:	11 24       	eor	r1, r1
     24e:	2f 93       	push	r18
     250:	3f 93       	push	r19
     252:	4f 93       	push	r20
     254:	5f 93       	push	r21
     256:	6f 93       	push	r22
     258:	7f 93       	push	r23
     25a:	8f 93       	push	r24
     25c:	9f 93       	push	r25
     25e:	af 93       	push	r26
     260:	bf 93       	push	r27
     262:	cf 93       	push	r28
     264:	ef 93       	push	r30
     266:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     268:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     26c:	c0 ff       	sbrs	r28, 0
     26e:	08 c0       	rjmp	.+16     	; 0x280 <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     270:	87 e0       	ldi	r24, 0x07	; 7
     272:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     276:	ee ee       	ldi	r30, 0xEE	; 238
     278:	f0 e0       	ldi	r31, 0x00	; 0
     27a:	80 81       	ld	r24, Z
     27c:	8e 7f       	andi	r24, 0xFE	; 254
     27e:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     280:	c6 ff       	sbrs	r28, 6
     282:	08 c0       	rjmp	.+16     	; 0x294 <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     284:	88 e0       	ldi	r24, 0x08	; 8
     286:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     28a:	ee ee       	ldi	r30, 0xEE	; 238
     28c:	f0 e0       	ldi	r31, 0x00	; 0
     28e:	80 81       	ld	r24, Z
     290:	8f 7b       	andi	r24, 0xBF	; 191
     292:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     294:	c5 ff       	sbrs	r28, 5
     296:	08 c0       	rjmp	.+16     	; 0x2a8 <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     298:	89 e0       	ldi	r24, 0x09	; 9
     29a:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     29e:	eb ed       	ldi	r30, 0xDB	; 219
     2a0:	f0 e0       	ldi	r31, 0x00	; 0
     2a2:	80 81       	ld	r24, Z
     2a4:	8f 77       	andi	r24, 0x7F	; 127
     2a6:	80 83       	st	Z, r24
	}
	return;
}
     2a8:	ff 91       	pop	r31
     2aa:	ef 91       	pop	r30
     2ac:	cf 91       	pop	r28
     2ae:	bf 91       	pop	r27
     2b0:	af 91       	pop	r26
     2b2:	9f 91       	pop	r25
     2b4:	8f 91       	pop	r24
     2b6:	7f 91       	pop	r23
     2b8:	6f 91       	pop	r22
     2ba:	5f 91       	pop	r21
     2bc:	4f 91       	pop	r20
     2be:	3f 91       	pop	r19
     2c0:	2f 91       	pop	r18
     2c2:	0f 90       	pop	r0
     2c4:	0f be       	out	0x3f, r0	; 63
     2c6:	0f 90       	pop	r0
     2c8:	1f 90       	pop	r1
     2ca:	18 95       	reti

000002cc <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     2cc:	85 e0       	ldi	r24, 0x05	; 5
     2ce:	0e 94 1d 05 	call	0xa3a	; 0xa3a <can_init>
	CANSTMOB=0;
     2d2:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     2d6:	eb ed       	ldi	r30, 0xDB	; 219
     2d8:	f0 e0       	ldi	r31, 0x00	; 0
     2da:	80 81       	ld	r24, Z
     2dc:	88 6b       	ori	r24, 0xB8	; 184
     2de:	80 83       	st	Z, r24
	CANIE1=0x7F;
     2e0:	8f e7       	ldi	r24, 0x7F	; 127
     2e2:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     2e6:	8f ef       	ldi	r24, 0xFF	; 255
     2e8:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     2ec:	10 92 7f 03 	sts	0x037F, r1
	can_queue_tail=0;
     2f0:	10 92 81 03 	sts	0x0381, r1
	can_Status=CAN_Ready;
     2f4:	10 92 80 03 	sts	0x0380, r1
	can_rx=0;
     2f8:	10 92 83 03 	sts	0x0383, r1
     2fc:	10 92 82 03 	sts	0x0382, r1
}
     300:	08 95       	ret

00000302 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     302:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     304:	70 87       	std	Z+8, r23	; 0x08
     306:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     308:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     30a:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     30c:	53 83       	std	Z+3, r21	; 0x03
     30e:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     310:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     312:	8f ef       	ldi	r24, 0xFF	; 255
     314:	97 e0       	ldi	r25, 0x07	; 7
     316:	a0 e0       	ldi	r26, 0x00	; 0
     318:	b0 e0       	ldi	r27, 0x00	; 0
     31a:	82 87       	std	Z+10, r24	; 0x0a
     31c:	93 87       	std	Z+11, r25	; 0x0b
     31e:	a4 87       	std	Z+12, r26	; 0x0c
     320:	b5 87       	std	Z+13, r27	; 0x0d
}
     322:	08 95       	ret

00000324 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     324:	90 93 83 03 	sts	0x0383, r25
     328:	80 93 82 03 	sts	0x0382, r24
	can_rx->cmd=CMD_RX_DATA;
     32c:	25 e0       	ldi	r18, 0x05	; 5
     32e:	fc 01       	movw	r30, r24
     330:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     332:	80 91 82 03 	lds	r24, 0x0382
     336:	90 91 83 03 	lds	r25, 0x0383
     33a:	0e 94 32 05 	call	0xa64	; 0xa64 <can_cmd>
}
     33e:	08 95       	ret

00000340 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     340:	0e 94 0c 0b 	call	0x1618	; 0x1618 <can_get_status>
	CANGIE|=(1<<ENIT);
     344:	eb ed       	ldi	r30, 0xDB	; 219
     346:	f0 e0       	ldi	r31, 0x00	; 0
     348:	80 81       	ld	r24, Z
     34a:	80 68       	ori	r24, 0x80	; 128
     34c:	80 83       	st	Z, r24
}
     34e:	08 95       	ret

00000350 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     350:	90 91 7f 03 	lds	r25, 0x037F
     354:	80 91 81 03 	lds	r24, 0x0381
     358:	98 17       	cp	r25, r24
     35a:	41 f1       	breq	.+80     	; 0x3ac <CANSendData+0x5c>
		if(can_rx!=0){
     35c:	e0 91 82 03 	lds	r30, 0x0382
     360:	f0 91 83 03 	lds	r31, 0x0383
     364:	30 97       	sbiw	r30, 0x00	; 0
     366:	41 f0       	breq	.+16     	; 0x378 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     368:	8c e0       	ldi	r24, 0x0C	; 12
     36a:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     36c:	80 91 82 03 	lds	r24, 0x0382
     370:	90 91 83 03 	lds	r25, 0x0383
     374:	0e 94 32 05 	call	0xa64	; 0xa64 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     378:	e0 91 81 03 	lds	r30, 0x0381
     37c:	f0 e0       	ldi	r31, 0x00	; 0
     37e:	ee 0f       	add	r30, r30
     380:	ff 1f       	adc	r31, r31
     382:	eb 58       	subi	r30, 0x8B	; 139
     384:	fc 4f       	sbci	r31, 0xFC	; 252
     386:	a0 81       	ld	r26, Z
     388:	b1 81       	ldd	r27, Z+1	; 0x01
     38a:	82 e0       	ldi	r24, 0x02	; 2
     38c:	11 96       	adiw	r26, 0x01	; 1
     38e:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     390:	80 81       	ld	r24, Z
     392:	91 81       	ldd	r25, Z+1	; 0x01
     394:	0e 94 32 05 	call	0xa64	; 0xa64 <can_cmd>
     398:	88 23       	and	r24, r24
     39a:	21 f0       	breq	.+8      	; 0x3a4 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     39c:	81 e0       	ldi	r24, 0x01	; 1
     39e:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <AddError>
     3a2:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     3a4:	81 e0       	ldi	r24, 0x01	; 1
     3a6:	80 93 80 03 	sts	0x0380, r24
     3aa:	08 95       	ret
		}		
	}else if(can_rx!=0){
     3ac:	e0 91 82 03 	lds	r30, 0x0382
     3b0:	f0 91 83 03 	lds	r31, 0x0383
     3b4:	30 97       	sbiw	r30, 0x00	; 0
     3b6:	41 f0       	breq	.+16     	; 0x3c8 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     3b8:	85 e0       	ldi	r24, 0x05	; 5
     3ba:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     3bc:	80 91 82 03 	lds	r24, 0x0382
     3c0:	90 91 83 03 	lds	r25, 0x0383
     3c4:	0e 94 32 05 	call	0xa64	; 0xa64 <can_cmd>
     3c8:	08 95       	ret

000003ca <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     3ca:	cf 93       	push	r28
     3cc:	df 93       	push	r29
     3ce:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     3d0:	e0 91 7f 03 	lds	r30, 0x037F
     3d4:	f0 e0       	ldi	r31, 0x00	; 0
     3d6:	cf 01       	movw	r24, r30
     3d8:	01 96       	adiw	r24, 0x01	; 1
     3da:	65 e0       	ldi	r22, 0x05	; 5
     3dc:	70 e0       	ldi	r23, 0x00	; 0
     3de:	0e 94 95 13 	call	0x272a	; 0x272a <__divmodhi4>
     3e2:	20 91 81 03 	lds	r18, 0x0381
     3e6:	30 e0       	ldi	r19, 0x00	; 0
     3e8:	82 17       	cp	r24, r18
     3ea:	93 07       	cpc	r25, r19
     3ec:	49 f0       	breq	.+18     	; 0x400 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     3ee:	ee 0f       	add	r30, r30
     3f0:	ff 1f       	adc	r31, r31
     3f2:	eb 58       	subi	r30, 0x8B	; 139
     3f4:	fc 4f       	sbci	r31, 0xFC	; 252
     3f6:	d1 83       	std	Z+1, r29	; 0x01
     3f8:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     3fa:	80 93 7f 03 	sts	0x037F, r24
     3fe:	03 c0       	rjmp	.+6      	; 0x406 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     400:	84 e0       	ldi	r24, 0x04	; 4
     402:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <AddError>
	}
	if(can_Status==CAN_Ready){
     406:	80 91 80 03 	lds	r24, 0x0380
     40a:	88 23       	and	r24, r24
     40c:	11 f4       	brne	.+4      	; 0x412 <CANAddSendData+0x48>
		CANSendData();
     40e:	0e 94 a8 01 	call	0x350	; 0x350 <CANSendData>
	}
}
     412:	df 91       	pop	r29
     414:	cf 91       	pop	r28
     416:	08 95       	ret

00000418 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     418:	e0 91 81 03 	lds	r30, 0x0381
     41c:	f0 e0       	ldi	r31, 0x00	; 0
     41e:	ee 0f       	add	r30, r30
     420:	ff 1f       	adc	r31, r31
     422:	eb 58       	subi	r30, 0x8B	; 139
     424:	fc 4f       	sbci	r31, 0xFC	; 252
}
     426:	80 81       	ld	r24, Z
     428:	91 81       	ldd	r25, Z+1	; 0x01
     42a:	08 95       	ret

0000042c <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     42c:	e0 91 81 03 	lds	r30, 0x0381
     430:	f0 e0       	ldi	r31, 0x00	; 0
     432:	ee 0f       	add	r30, r30
     434:	ff 1f       	adc	r31, r31
     436:	eb 58       	subi	r30, 0x8B	; 139
     438:	fc 4f       	sbci	r31, 0xFC	; 252
     43a:	a0 81       	ld	r26, Z
     43c:	b1 81       	ldd	r27, Z+1	; 0x01
     43e:	8c e0       	ldi	r24, 0x0C	; 12
     440:	11 96       	adiw	r26, 0x01	; 1
     442:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     444:	80 81       	ld	r24, Z
     446:	91 81       	ldd	r25, Z+1	; 0x01
     448:	0e 94 32 05 	call	0xa64	; 0xa64 <can_cmd>
	can_Status=CAN_Ready;
     44c:	10 92 80 03 	sts	0x0380, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     450:	80 91 81 03 	lds	r24, 0x0381
     454:	90 e0       	ldi	r25, 0x00	; 0
     456:	01 96       	adiw	r24, 0x01	; 1
     458:	65 e0       	ldi	r22, 0x05	; 5
     45a:	70 e0       	ldi	r23, 0x00	; 0
     45c:	0e 94 95 13 	call	0x272a	; 0x272a <__divmodhi4>
     460:	80 93 81 03 	sts	0x0381, r24
	CANSendData();
     464:	0e 94 a8 01 	call	0x350	; 0x350 <CANSendData>
}
     468:	08 95       	ret

0000046a <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     46a:	80 91 80 03 	lds	r24, 0x0380
     46e:	81 30       	cpi	r24, 0x01	; 1
     470:	f9 f4       	brne	.+62     	; 0x4b0 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     472:	e0 91 81 03 	lds	r30, 0x0381
     476:	f0 e0       	ldi	r31, 0x00	; 0
     478:	ee 0f       	add	r30, r30
     47a:	ff 1f       	adc	r31, r31
     47c:	eb 58       	subi	r30, 0x8B	; 139
     47e:	fc 4f       	sbci	r31, 0xFC	; 252
     480:	a0 81       	ld	r26, Z
     482:	b1 81       	ldd	r27, Z+1	; 0x01
     484:	8c e0       	ldi	r24, 0x0C	; 12
     486:	11 96       	adiw	r26, 0x01	; 1
     488:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     48a:	80 81       	ld	r24, Z
     48c:	91 81       	ldd	r25, Z+1	; 0x01
     48e:	0e 94 32 05 	call	0xa64	; 0xa64 <can_cmd>
		AddError(ERROR_CAN_SEND);
     492:	82 e0       	ldi	r24, 0x02	; 2
     494:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <AddError>
		can_Status=CAN_Ready;
     498:	10 92 80 03 	sts	0x0380, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     49c:	80 91 81 03 	lds	r24, 0x0381
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	01 96       	adiw	r24, 0x01	; 1
     4a4:	65 e0       	ldi	r22, 0x05	; 5
     4a6:	70 e0       	ldi	r23, 0x00	; 0
     4a8:	0e 94 95 13 	call	0x272a	; 0x272a <__divmodhi4>
     4ac:	80 93 81 03 	sts	0x0381, r24
     4b0:	08 95       	ret

000004b2 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     4b2:	cf 93       	push	r28
     4b4:	df 93       	push	r29
     4b6:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     4b8:	8c e0       	ldi	r24, 0x0C	; 12
     4ba:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     4bc:	ce 01       	movw	r24, r28
     4be:	0e 94 32 05 	call	0xa64	; 0xa64 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     4c2:	ce 01       	movw	r24, r28
     4c4:	0e 94 0c 0b 	call	0x1618	; 0x1618 <can_get_status>
     4c8:	81 30       	cpi	r24, 0x01	; 1
     4ca:	d9 f3       	breq	.-10     	; 0x4c2 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     4cc:	85 e0       	ldi	r24, 0x05	; 5
     4ce:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     4d0:	ce 01       	movw	r24, r28
     4d2:	0e 94 32 05 	call	0xa64	; 0xa64 <can_cmd>
}
     4d6:	df 91       	pop	r29
     4d8:	cf 91       	pop	r28
     4da:	08 95       	ret

000004dc <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4dc:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     4de:	ad ee       	ldi	r26, 0xED	; 237
     4e0:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     4e2:	8e ee       	ldi	r24, 0xEE	; 238
     4e4:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     4e6:	32 2f       	mov	r19, r18
     4e8:	32 95       	swap	r19
     4ea:	30 7f       	andi	r19, 0xF0	; 240
     4ec:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     4ee:	fc 01       	movw	r30, r24
     4f0:	11 92       	st	Z+, r1
     4f2:	e8 3f       	cpi	r30, 0xF8	; 248
     4f4:	f1 05       	cpc	r31, r1
     4f6:	e1 f7       	brne	.-8      	; 0x4f0 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4f8:	2f 5f       	subi	r18, 0xFF	; 255
     4fa:	2f 30       	cpi	r18, 0x0F	; 15
     4fc:	a1 f7       	brne	.-24     	; 0x4e6 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     4fe:	08 95       	ret

00000500 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     500:	ed ee       	ldi	r30, 0xED	; 237
     502:	f0 e0       	ldi	r31, 0x00	; 0
     504:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     506:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     508:	80 91 ef 00 	lds	r24, 0x00EF
     50c:	80 7c       	andi	r24, 0xC0	; 192
     50e:	69 f0       	breq	.+26     	; 0x52a <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     510:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     512:	ad ee       	ldi	r26, 0xED	; 237
     514:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     516:	ef ee       	ldi	r30, 0xEF	; 239
     518:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     51a:	98 2f       	mov	r25, r24
     51c:	92 95       	swap	r25
     51e:	90 7f       	andi	r25, 0xF0	; 240
     520:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     522:	90 81       	ld	r25, Z
     524:	90 7c       	andi	r25, 0xC0	; 192
     526:	29 f4       	brne	.+10     	; 0x532 <can_get_mob_free+0x32>
     528:	01 c0       	rjmp	.+2      	; 0x52c <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     52a:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     52c:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     530:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     532:	8f 5f       	subi	r24, 0xFF	; 255
     534:	8f 30       	cpi	r24, 0x0F	; 15
     536:	89 f7       	brne	.-30     	; 0x51a <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     538:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     53c:	8f ef       	ldi	r24, 0xFF	; 255
}
     53e:	08 95       	ret

00000540 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     540:	80 91 ef 00 	lds	r24, 0x00EF
     544:	80 7c       	andi	r24, 0xC0	; 192
     546:	69 f0       	breq	.+26     	; 0x562 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     548:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     54c:	89 2f       	mov	r24, r25
     54e:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     550:	80 32       	cpi	r24, 0x20	; 32
     552:	41 f0       	breq	.+16     	; 0x564 <can_get_mob_status+0x24>
     554:	80 34       	cpi	r24, 0x40	; 64
     556:	31 f0       	breq	.+12     	; 0x564 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     558:	80 3a       	cpi	r24, 0xA0	; 160
     55a:	21 f0       	breq	.+8      	; 0x564 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     55c:	89 2f       	mov	r24, r25
     55e:	8f 71       	andi	r24, 0x1F	; 31
     560:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     562:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     564:	08 95       	ret

00000566 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     566:	cf 93       	push	r28
     568:	df 93       	push	r29
     56a:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     56c:	80 91 ef 00 	lds	r24, 0x00EF
     570:	90 e0       	ldi	r25, 0x00	; 0
     572:	8f 70       	andi	r24, 0x0F	; 15
     574:	90 70       	andi	r25, 0x00	; 0
     576:	18 16       	cp	r1, r24
     578:	19 06       	cpc	r1, r25
     57a:	a4 f4       	brge	.+40     	; 0x5a4 <can_get_data+0x3e>
     57c:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     57e:	ea ef       	ldi	r30, 0xFA	; 250
     580:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     582:	cf ee       	ldi	r28, 0xEF	; 239
     584:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     586:	80 81       	ld	r24, Z
     588:	da 01       	movw	r26, r20
     58a:	a6 0f       	add	r26, r22
     58c:	b1 1d       	adc	r27, r1
     58e:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     590:	6f 5f       	subi	r22, 0xFF	; 255
     592:	88 81       	ld	r24, Y
     594:	26 2f       	mov	r18, r22
     596:	30 e0       	ldi	r19, 0x00	; 0
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	8f 70       	andi	r24, 0x0F	; 15
     59c:	90 70       	andi	r25, 0x00	; 0
     59e:	28 17       	cp	r18, r24
     5a0:	39 07       	cpc	r19, r25
     5a2:	8c f3       	brlt	.-30     	; 0x586 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     5a4:	df 91       	pop	r29
     5a6:	cf 91       	pop	r28
     5a8:	08 95       	ret

000005aa <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     5aa:	2f 92       	push	r2
     5ac:	3f 92       	push	r3
     5ae:	4f 92       	push	r4
     5b0:	5f 92       	push	r5
     5b2:	6f 92       	push	r6
     5b4:	7f 92       	push	r7
     5b6:	8f 92       	push	r8
     5b8:	9f 92       	push	r9
     5ba:	af 92       	push	r10
     5bc:	bf 92       	push	r11
     5be:	cf 92       	push	r12
     5c0:	df 92       	push	r13
     5c2:	ef 92       	push	r14
     5c4:	ff 92       	push	r15
     5c6:	0f 93       	push	r16
     5c8:	1f 93       	push	r17
     5ca:	cf 93       	push	r28
     5cc:	df 93       	push	r29
     5ce:	00 d0       	rcall	.+0      	; 0x5d0 <can_auto_baudrate+0x26>
     5d0:	00 d0       	rcall	.+0      	; 0x5d2 <can_auto_baudrate+0x28>
     5d2:	00 d0       	rcall	.+0      	; 0x5d4 <can_auto_baudrate+0x2a>
     5d4:	cd b7       	in	r28, 0x3d	; 61
     5d6:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     5d8:	88 23       	and	r24, r24
     5da:	09 f4       	brne	.+2      	; 0x5de <can_auto_baudrate+0x34>
     5dc:	7c c0       	rjmp	.+248    	; 0x6d6 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     5de:	80 91 e2 00 	lds	r24, 0x00E2
     5e2:	90 e0       	ldi	r25, 0x00	; 0
     5e4:	8e 77       	andi	r24, 0x7E	; 126
     5e6:	90 70       	andi	r25, 0x00	; 0
     5e8:	95 95       	asr	r25
     5ea:	87 95       	ror	r24
     5ec:	01 96       	adiw	r24, 0x01	; 1
     5ee:	82 30       	cpi	r24, 0x02	; 2
     5f0:	91 05       	cpc	r25, r1
     5f2:	5c f0       	brlt	.+22     	; 0x60a <can_auto_baudrate+0x60>
     5f4:	80 91 e2 00 	lds	r24, 0x00E2
     5f8:	90 e0       	ldi	r25, 0x00	; 0
     5fa:	8e 77       	andi	r24, 0x7E	; 126
     5fc:	90 70       	andi	r25, 0x00	; 0
     5fe:	95 95       	asr	r25
     600:	87 95       	ror	r24
     602:	28 2f       	mov	r18, r24
     604:	2f 5f       	subi	r18, 0xFF	; 255
     606:	29 83       	std	Y+1, r18	; 0x01
     608:	02 c0       	rjmp	.+4      	; 0x60e <can_auto_baudrate+0x64>
     60a:	81 e0       	ldi	r24, 0x01	; 1
     60c:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     60e:	80 91 e3 00 	lds	r24, 0x00E3
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	8e 70       	andi	r24, 0x0E	; 14
     616:	90 70       	andi	r25, 0x00	; 0
     618:	95 95       	asr	r25
     61a:	87 95       	ror	r24
     61c:	01 96       	adiw	r24, 0x01	; 1
     61e:	82 30       	cpi	r24, 0x02	; 2
     620:	91 05       	cpc	r25, r1
     622:	54 f0       	brlt	.+20     	; 0x638 <can_auto_baudrate+0x8e>
     624:	80 91 e3 00 	lds	r24, 0x00E3
     628:	90 e0       	ldi	r25, 0x00	; 0
     62a:	8e 70       	andi	r24, 0x0E	; 14
     62c:	90 70       	andi	r25, 0x00	; 0
     62e:	95 95       	asr	r25
     630:	87 95       	ror	r24
     632:	38 2e       	mov	r3, r24
     634:	33 94       	inc	r3
     636:	02 c0       	rjmp	.+4      	; 0x63c <can_auto_baudrate+0x92>
     638:	33 24       	eor	r3, r3
     63a:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     63c:	80 91 e4 00 	lds	r24, 0x00E4
     640:	90 e0       	ldi	r25, 0x00	; 0
     642:	8e 70       	andi	r24, 0x0E	; 14
     644:	90 70       	andi	r25, 0x00	; 0
     646:	95 95       	asr	r25
     648:	87 95       	ror	r24
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	83 30       	cpi	r24, 0x03	; 3
     64e:	91 05       	cpc	r25, r1
     650:	54 f0       	brlt	.+20     	; 0x666 <can_auto_baudrate+0xbc>
     652:	80 91 e4 00 	lds	r24, 0x00E4
     656:	90 e0       	ldi	r25, 0x00	; 0
     658:	8e 70       	andi	r24, 0x0E	; 14
     65a:	90 70       	andi	r25, 0x00	; 0
     65c:	95 95       	asr	r25
     65e:	87 95       	ror	r24
     660:	78 2e       	mov	r7, r24
     662:	73 94       	inc	r7
     664:	03 c0       	rjmp	.+6      	; 0x66c <can_auto_baudrate+0xc2>
     666:	77 24       	eor	r7, r7
     668:	68 94       	set
     66a:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     66c:	80 91 e4 00 	lds	r24, 0x00E4
     670:	90 e0       	ldi	r25, 0x00	; 0
     672:	80 77       	andi	r24, 0x70	; 112
     674:	90 70       	andi	r25, 0x00	; 0
     676:	95 95       	asr	r25
     678:	87 95       	ror	r24
     67a:	95 95       	asr	r25
     67c:	87 95       	ror	r24
     67e:	95 95       	asr	r25
     680:	87 95       	ror	r24
     682:	95 95       	asr	r25
     684:	87 95       	ror	r24
     686:	01 96       	adiw	r24, 0x01	; 1
     688:	83 30       	cpi	r24, 0x03	; 3
     68a:	91 05       	cpc	r25, r1
     68c:	84 f0       	brlt	.+32     	; 0x6ae <can_auto_baudrate+0x104>
     68e:	80 91 e4 00 	lds	r24, 0x00E4
     692:	90 e0       	ldi	r25, 0x00	; 0
     694:	80 77       	andi	r24, 0x70	; 112
     696:	90 70       	andi	r25, 0x00	; 0
     698:	95 95       	asr	r25
     69a:	87 95       	ror	r24
     69c:	95 95       	asr	r25
     69e:	87 95       	ror	r24
     6a0:	95 95       	asr	r25
     6a2:	87 95       	ror	r24
     6a4:	95 95       	asr	r25
     6a6:	87 95       	ror	r24
     6a8:	68 2e       	mov	r6, r24
     6aa:	63 94       	inc	r6
     6ac:	03 c0       	rjmp	.+6      	; 0x6b4 <can_auto_baudrate+0x10a>
     6ae:	66 24       	eor	r6, r6
     6b0:	68 94       	set
     6b2:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     6b4:	87 2d       	mov	r24, r7
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	83 0d       	add	r24, r3
     6ba:	91 1d       	adc	r25, r1
     6bc:	86 0d       	add	r24, r6
     6be:	91 1d       	adc	r25, r1
     6c0:	01 96       	adiw	r24, 0x01	; 1
     6c2:	88 30       	cpi	r24, 0x08	; 8
     6c4:	91 05       	cpc	r25, r1
     6c6:	14 f4       	brge	.+4      	; 0x6cc <can_auto_baudrate+0x122>
     6c8:	88 e0       	ldi	r24, 0x08	; 8
     6ca:	90 e0       	ldi	r25, 0x00	; 0
     6cc:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     6ce:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     6d0:	22 24       	eor	r2, r2
     6d2:	23 94       	inc	r2
     6d4:	10 c0       	rjmp	.+32     	; 0x6f6 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     6d6:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     6d8:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     6da:	66 24       	eor	r6, r6
     6dc:	68 94       	set
     6de:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     6e0:	77 24       	eor	r7, r7
     6e2:	68 94       	set
     6e4:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     6e6:	98 e0       	ldi	r25, 0x08	; 8
     6e8:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     6ea:	0f 2e       	mov	r0, r31
     6ec:	f3 e0       	ldi	r31, 0x03	; 3
     6ee:	3f 2e       	mov	r3, r31
     6f0:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     6f2:	a1 e0       	ldi	r26, 0x01	; 1
     6f4:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     6f6:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     6f8:	ad ee       	ldi	r26, 0xED	; 237
     6fa:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     6fc:	8e ee       	ldi	r24, 0xEE	; 238
     6fe:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     700:	32 2f       	mov	r19, r18
     702:	32 95       	swap	r19
     704:	30 7f       	andi	r19, 0xF0	; 240
     706:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     708:	fc 01       	movw	r30, r24
     70a:	11 92       	st	Z+, r1
     70c:	e8 3f       	cpi	r30, 0xF8	; 248
     70e:	f1 05       	cpc	r31, r1
     710:	e1 f7       	brne	.-8      	; 0x70a <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     712:	2f 5f       	subi	r18, 0xFF	; 255
     714:	2f 30       	cpi	r18, 0x0F	; 15
     716:	a1 f7       	brne	.-24     	; 0x700 <can_auto_baudrate+0x156>
     718:	a4 2e       	mov	r10, r20
     71a:	62 2d       	mov	r22, r2
     71c:	dd 24       	eor	r13, r13
     71e:	88 24       	eor	r8, r8
     720:	99 24       	eor	r9, r9
     722:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     724:	0f 2e       	mov	r0, r31
     726:	f8 ed       	ldi	r31, 0xD8	; 216
     728:	ef 2e       	mov	r14, r31
     72a:	ff 24       	eor	r15, r15
     72c:	f0 2d       	mov	r31, r0
     72e:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     730:	e9 ed       	ldi	r30, 0xD9	; 217
     732:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     734:	0a ed       	ldi	r16, 0xDA	; 218
     736:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     738:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     73a:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     73c:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     73e:	b2 e0       	ldi	r27, 0x02	; 2
     740:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     742:	88 e0       	ldi	r24, 0x08	; 8
     744:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     746:	91 e0       	ldi	r25, 0x01	; 1
     748:	a9 16       	cp	r10, r25
     74a:	09 f0       	breq	.+2      	; 0x74e <can_auto_baudrate+0x1a4>
     74c:	57 c0       	rjmp	.+174    	; 0x7fc <can_auto_baudrate+0x252>
        {
            Can_reset();
     74e:	d7 01       	movw	r26, r14
     750:	5c 93       	st	X, r21
            conf_index++;
     752:	08 94       	sec
     754:	81 1c       	adc	r8, r1
     756:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     758:	89 81       	ldd	r24, Y+1	; 0x01
     75a:	81 50       	subi	r24, 0x01	; 1
     75c:	88 0f       	add	r24, r24
     75e:	a2 ee       	ldi	r26, 0xE2	; 226
     760:	b0 e0       	ldi	r27, 0x00	; 0
     762:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     764:	86 2d       	mov	r24, r6
     766:	86 95       	lsr	r24
     768:	90 e0       	ldi	r25, 0x00	; 0
     76a:	01 97       	sbiw	r24, 0x01	; 1
     76c:	2c 01       	movw	r4, r24
     76e:	44 0c       	add	r4, r4
     770:	55 1c       	adc	r5, r5
     772:	44 0c       	add	r4, r4
     774:	55 1c       	adc	r5, r5
     776:	44 0c       	add	r4, r4
     778:	55 1c       	adc	r5, r5
     77a:	44 0c       	add	r4, r4
     77c:	55 1c       	adc	r5, r5
     77e:	44 0c       	add	r4, r4
     780:	55 1c       	adc	r5, r5
     782:	83 2d       	mov	r24, r3
     784:	90 e0       	ldi	r25, 0x00	; 0
     786:	01 97       	sbiw	r24, 0x01	; 1
     788:	88 0f       	add	r24, r24
     78a:	99 1f       	adc	r25, r25
     78c:	84 29       	or	r24, r4
     78e:	a3 ee       	ldi	r26, 0xE3	; 227
     790:	b0 e0       	ldi	r27, 0x00	; 0
     792:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     794:	86 2d       	mov	r24, r6
     796:	90 e0       	ldi	r25, 0x00	; 0
     798:	01 97       	sbiw	r24, 0x01	; 1
     79a:	2c 01       	movw	r4, r24
     79c:	44 0c       	add	r4, r4
     79e:	55 1c       	adc	r5, r5
     7a0:	44 0c       	add	r4, r4
     7a2:	55 1c       	adc	r5, r5
     7a4:	44 0c       	add	r4, r4
     7a6:	55 1c       	adc	r5, r5
     7a8:	44 0c       	add	r4, r4
     7aa:	55 1c       	adc	r5, r5
     7ac:	87 2d       	mov	r24, r7
     7ae:	90 e0       	ldi	r25, 0x00	; 0
     7b0:	01 97       	sbiw	r24, 0x01	; 1
     7b2:	88 0f       	add	r24, r24
     7b4:	99 1f       	adc	r25, r25
     7b6:	84 29       	or	r24, r4
     7b8:	81 60       	ori	r24, 0x01	; 1
     7ba:	a4 ee       	ldi	r26, 0xE4	; 228
     7bc:	b0 e0       	ldi	r27, 0x00	; 0
     7be:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     7c0:	c4 01       	movw	r24, r8
     7c2:	96 95       	lsr	r25
     7c4:	87 95       	ror	r24
     7c6:	96 95       	lsr	r25
     7c8:	87 95       	ror	r24
     7ca:	96 95       	lsr	r25
     7cc:	87 95       	ror	r24
     7ce:	a5 ee       	ldi	r26, 0xE5	; 229
     7d0:	b0 e0       	ldi	r27, 0x00	; 0
     7d2:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     7d4:	ad ee       	ldi	r26, 0xED	; 237
     7d6:	b0 e0       	ldi	r27, 0x00	; 0
     7d8:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     7da:	ae ee       	ldi	r26, 0xEE	; 238
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     7e0:	80 e8       	ldi	r24, 0x80	; 128
     7e2:	af ee       	ldi	r26, 0xEF	; 239
     7e4:	b0 e0       	ldi	r27, 0x00	; 0
     7e6:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     7e8:	8a e0       	ldi	r24, 0x0A	; 10
     7ea:	d7 01       	movw	r26, r14
     7ec:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     7ee:	80 81       	ld	r24, Z
     7f0:	82 ff       	sbrs	r24, 2
     7f2:	fd cf       	rjmp	.-6      	; 0x7ee <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     7f4:	8f ef       	ldi	r24, 0xFF	; 255
     7f6:	d8 01       	movw	r26, r16
     7f8:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     7fa:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     7fc:	41 30       	cpi	r20, 0x01	; 1
     7fe:	b1 f5       	brne	.+108    	; 0x86c <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     800:	ae ee       	ldi	r26, 0xEE	; 238
     802:	b0 e0       	ldi	r27, 0x00	; 0
     804:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     806:	90 e0       	ldi	r25, 0x00	; 0
     808:	85 ff       	sbrs	r24, 5
     80a:	0e c0       	rjmp	.+28     	; 0x828 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     80c:	af ee       	ldi	r26, 0xEF	; 239
     80e:	b0 e0       	ldi	r27, 0x00	; 0
     810:	8c 91       	ld	r24, X
     812:	8f 73       	andi	r24, 0x3F	; 63
     814:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     816:	d7 01       	movw	r26, r14
     818:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     81a:	80 81       	ld	r24, Z
     81c:	82 fd       	sbrc	r24, 2
     81e:	fd cf       	rjmp	.-6      	; 0x81a <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     820:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     822:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     824:	32 2f       	mov	r19, r18
     826:	be c0       	rjmp	.+380    	; 0x9a4 <__stack+0xa5>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     828:	8f 71       	andi	r24, 0x1F	; 31
     82a:	90 70       	andi	r25, 0x00	; 0
     82c:	00 97       	sbiw	r24, 0x00	; 0
     82e:	11 f0       	breq	.+4      	; 0x834 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     830:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     832:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     834:	d8 01       	movw	r26, r16
     836:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     838:	55 24       	eor	r5, r5
     83a:	45 fe       	sbrs	r4, 5
     83c:	0d c0       	rjmp	.+26     	; 0x858 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     83e:	77 23       	and	r23, r23
     840:	29 f4       	brne	.+10     	; 0x84c <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     842:	8c 91       	ld	r24, X
     844:	80 62       	ori	r24, 0x20	; 32
     846:	8c 93       	st	X, r24
                        ovrtim_flag++;
     848:	7c 2d       	mov	r23, r12
     84a:	06 c0       	rjmp	.+12     	; 0x858 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     84c:	d8 01       	movw	r26, r16
     84e:	8c 91       	ld	r24, X
     850:	80 62       	ori	r24, 0x20	; 32
     852:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     854:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     856:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     858:	c2 01       	movw	r24, r4
     85a:	8f 70       	andi	r24, 0x0F	; 15
     85c:	90 70       	andi	r25, 0x00	; 0
     85e:	00 97       	sbiw	r24, 0x00	; 0
     860:	09 f0       	breq	.+2      	; 0x864 <can_auto_baudrate+0x2ba>
     862:	9d c0       	rjmp	.+314    	; 0x99e <__stack+0x9f>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     864:	41 30       	cpi	r20, 0x01	; 1
     866:	61 f2       	breq	.-104    	; 0x800 <can_auto_baudrate+0x256>
     868:	35 2f       	mov	r19, r21
     86a:	01 c0       	rjmp	.+2      	; 0x86e <can_auto_baudrate+0x2c4>
     86c:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     86e:	61 30       	cpi	r22, 0x01	; 1
     870:	09 f0       	breq	.+2      	; 0x874 <can_auto_baudrate+0x2ca>
     872:	78 c0       	rjmp	.+240    	; 0x964 <__stack+0x65>
     874:	83 2f       	mov	r24, r19
     876:	37 2d       	mov	r19, r7
     878:	7a 2c       	mov	r7, r10
     87a:	ad 2c       	mov	r10, r13
     87c:	d7 2e       	mov	r13, r23
     87e:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     880:	21 10       	cpse	r2, r1
     882:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     884:	39 30       	cpi	r19, 0x09	; 9
     886:	78 f1       	brcs	.+94     	; 0x8e6 <can_auto_baudrate+0x33c>
     888:	b7 e0       	ldi	r27, 0x07	; 7
     88a:	b6 15       	cp	r27, r6
     88c:	60 f5       	brcc	.+88     	; 0x8e6 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     88e:	8a 81       	ldd	r24, Y+2	; 0x02
     890:	89 31       	cpi	r24, 0x19	; 25
     892:	31 f0       	breq	.+12     	; 0x8a0 <can_auto_baudrate+0x2f6>
     894:	8f 5f       	subi	r24, 0xFF	; 255
     896:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     898:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     89a:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     89c:	36 2d       	mov	r19, r6
     89e:	59 c0       	rjmp	.+178    	; 0x952 <__stack+0x53>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     8a0:	99 81       	ldd	r25, Y+1	; 0x01
     8a2:	90 34       	cpi	r25, 0x40	; 64
     8a4:	41 f0       	breq	.+16     	; 0x8b6 <can_auto_baudrate+0x30c>
     8a6:	9f 5f       	subi	r25, 0xFF	; 255
     8a8:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     8aa:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8ac:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     8ae:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     8b0:	ae 81       	ldd	r26, Y+6	; 0x06
     8b2:	aa 83       	std	Y+2, r26	; 0x02
     8b4:	4e c0       	rjmp	.+156    	; 0x952 <__stack+0x53>
     8b6:	a7 2c       	mov	r10, r7
     8b8:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     8ba:	af ee       	ldi	r26, 0xEF	; 239
     8bc:	b0 e0       	ldi	r27, 0x00	; 0
     8be:	8c 91       	ld	r24, X
     8c0:	8f 73       	andi	r24, 0x3F	; 63
     8c2:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     8c4:	d7 01       	movw	r26, r14
     8c6:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     8c8:	80 81       	ld	r24, Z
     8ca:	82 fd       	sbrc	r24, 2
     8cc:	fd cf       	rjmp	.-6      	; 0x8c8 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     8ce:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     8d0:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     8d2:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8d4:	66 24       	eor	r6, r6
     8d6:	68 94       	set
     8d8:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     8da:	77 24       	eor	r7, r7
     8dc:	68 94       	set
     8de:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     8e0:	b8 e0       	ldi	r27, 0x08	; 8
     8e2:	ba 83       	std	Y+2, r27	; 0x02
     8e4:	69 c0       	rjmp	.+210    	; 0x9b8 <__stack+0xb9>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     8e6:	36 30       	cpi	r19, 0x06	; 6
     8e8:	58 f0       	brcs	.+22     	; 0x900 <__stack+0x1>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     8ea:	43 2e       	mov	r4, r19
     8ec:	55 24       	eor	r5, r5
     8ee:	86 2d       	mov	r24, r6
     8f0:	90 e0       	ldi	r25, 0x00	; 0
     8f2:	01 96       	adiw	r24, 0x01	; 1
     8f4:	84 15       	cp	r24, r4
     8f6:	95 05       	cpc	r25, r5
     8f8:	24 f4       	brge	.+8      	; 0x902 <__stack+0x3>
     8fa:	63 94       	inc	r6
     8fc:	36 2d       	mov	r19, r6
     8fe:	01 c0       	rjmp	.+2      	; 0x902 <__stack+0x3>
                }
                else
                {
                phs2=phs1;
     900:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     902:	36 2c       	mov	r3, r6
     904:	33 0e       	add	r3, r19
     906:	30 94       	com	r3
     908:	8a 81       	ldd	r24, Y+2	; 0x02
     90a:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     90c:	83 2d       	mov	r24, r3
     90e:	81 50       	subi	r24, 0x01	; 1
     910:	88 30       	cpi	r24, 0x08	; 8
     912:	e0 f4       	brcc	.+56     	; 0x94c <__stack+0x4d>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     914:	46 2c       	mov	r4, r6
     916:	55 24       	eor	r5, r5
     918:	83 2d       	mov	r24, r3
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	dc 01       	movw	r26, r24
     91e:	11 96       	adiw	r26, 0x01	; 1
     920:	a3 0f       	add	r26, r19
     922:	b1 1d       	adc	r27, r1
     924:	bd 83       	std	Y+5, r27	; 0x05
     926:	ac 83       	std	Y+4, r26	; 0x04
     928:	c2 01       	movw	r24, r4
     92a:	88 0f       	add	r24, r24
     92c:	99 1f       	adc	r25, r25
     92e:	88 0f       	add	r24, r24
     930:	99 1f       	adc	r25, r25
     932:	8a 17       	cp	r24, r26
     934:	9b 07       	cpc	r25, r27
     936:	64 f0       	brlt	.+24     	; 0x950 <__stack+0x51>
     938:	c2 01       	movw	r24, r4
     93a:	88 0f       	add	r24, r24
     93c:	99 1f       	adc	r25, r25
     93e:	84 0d       	add	r24, r4
     940:	95 1d       	adc	r25, r5
     942:	a8 17       	cp	r26, r24
     944:	b9 07       	cpc	r27, r25
     946:	84 f5       	brge	.+96     	; 0x9a8 <__stack+0xa9>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     948:	2c 2c       	mov	r2, r12
     94a:	03 c0       	rjmp	.+6      	; 0x952 <__stack+0x53>
     94c:	2c 2c       	mov	r2, r12
     94e:	01 c0       	rjmp	.+2      	; 0x952 <__stack+0x53>
     950:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     952:	61 30       	cpi	r22, 0x01	; 1
     954:	09 f4       	brne	.+2      	; 0x958 <__stack+0x59>
     956:	94 cf       	rjmp	.-216    	; 0x880 <can_auto_baudrate+0x2d6>
     958:	87 2f       	mov	r24, r23
     95a:	7d 2d       	mov	r23, r13
     95c:	da 2c       	mov	r13, r10
     95e:	a7 2c       	mov	r10, r7
     960:	73 2e       	mov	r7, r19
     962:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     964:	31 30       	cpi	r19, 0x01	; 1
     966:	09 f4       	brne	.+2      	; 0x96a <__stack+0x6b>
     968:	ee ce       	rjmp	.-548    	; 0x746 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     96a:	8d 2d       	mov	r24, r13
     96c:	26 96       	adiw	r28, 0x06	; 6
     96e:	0f b6       	in	r0, 0x3f	; 63
     970:	f8 94       	cli
     972:	de bf       	out	0x3e, r29	; 62
     974:	0f be       	out	0x3f, r0	; 63
     976:	cd bf       	out	0x3d, r28	; 61
     978:	df 91       	pop	r29
     97a:	cf 91       	pop	r28
     97c:	1f 91       	pop	r17
     97e:	0f 91       	pop	r16
     980:	ff 90       	pop	r15
     982:	ef 90       	pop	r14
     984:	df 90       	pop	r13
     986:	cf 90       	pop	r12
     988:	bf 90       	pop	r11
     98a:	af 90       	pop	r10
     98c:	9f 90       	pop	r9
     98e:	8f 90       	pop	r8
     990:	7f 90       	pop	r7
     992:	6f 90       	pop	r6
     994:	5f 90       	pop	r5
     996:	4f 90       	pop	r4
     998:	3f 90       	pop	r3
     99a:	2f 90       	pop	r2
     99c:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     99e:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     9a0:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     9a2:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     9a4:	42 2f       	mov	r20, r18
     9a6:	63 cf       	rjmp	.-314    	; 0x86e <can_auto_baudrate+0x2c4>
     9a8:	87 2f       	mov	r24, r23
     9aa:	7d 2d       	mov	r23, r13
     9ac:	da 2c       	mov	r13, r10
     9ae:	a7 2c       	mov	r10, r7
     9b0:	73 2e       	mov	r7, r19
     9b2:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     9b4:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     9b6:	25 2e       	mov	r2, r21
     9b8:	62 2f       	mov	r22, r18
     9ba:	d4 cf       	rjmp	.-88     	; 0x964 <__stack+0x65>

000009bc <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     9bc:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     9c0:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     9c4:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     9c8:	81 e0       	ldi	r24, 0x01	; 1
     9ca:	08 95       	ret

000009cc <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     9cc:	91 e0       	ldi	r25, 0x01	; 1
     9ce:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     9d2:	85 30       	cpi	r24, 0x05	; 5
     9d4:	31 f4       	brne	.+12     	; 0x9e2 <can_fixed_baudrate+0x16>
     9d6:	82 e0       	ldi	r24, 0x02	; 2
     9d8:	68 e0       	ldi	r22, 0x08	; 8
     9da:	45 e2       	ldi	r20, 0x25	; 37
     9dc:	0e 94 de 04 	call	0x9bc	; 0x9bc <Can_conf_bt_flex>
     9e0:	06 c0       	rjmp	.+12     	; 0x9ee <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     9e2:	10 92 e2 00 	sts	0x00E2, r1
     9e6:	10 92 e3 00 	sts	0x00E3, r1
     9ea:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     9ee:	81 e0       	ldi	r24, 0x01	; 1
     9f0:	08 95       	ret

000009f2 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     9f2:	0f 93       	push	r16
     9f4:	1f 93       	push	r17
     9f6:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     9f8:	87 85       	ldd	r24, Z+15	; 0x0f
     9fa:	88 23       	and	r24, r24
     9fc:	91 f4       	brne	.+36     	; 0xa22 <get_idmask+0x30>
		mask = cmd->id_mask;
     9fe:	02 85       	ldd	r16, Z+10	; 0x0a
     a00:	13 85       	ldd	r17, Z+11	; 0x0b
     a02:	24 85       	ldd	r18, Z+12	; 0x0c
     a04:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     a06:	0f 2e       	mov	r0, r31
     a08:	f2 e1       	ldi	r31, 0x12	; 18
     a0a:	00 0f       	add	r16, r16
     a0c:	11 1f       	adc	r17, r17
     a0e:	22 1f       	adc	r18, r18
     a10:	33 1f       	adc	r19, r19
     a12:	fa 95       	dec	r31
     a14:	d1 f7       	brne	.-12     	; 0xa0a <get_idmask+0x18>
     a16:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     a18:	0f 6f       	ori	r16, 0xFF	; 255
     a1a:	1f 6f       	ori	r17, 0xFF	; 255
     a1c:	23 60       	ori	r18, 0x03	; 3
     a1e:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     a20:	05 c0       	rjmp	.+10     	; 0xa2c <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     a22:	02 85       	ldd	r16, Z+10	; 0x0a
     a24:	13 85       	ldd	r17, Z+11	; 0x0b
     a26:	24 85       	ldd	r18, Z+12	; 0x0c
     a28:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     a2a:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     a2c:	60 2f       	mov	r22, r16
     a2e:	71 2f       	mov	r23, r17
     a30:	82 2f       	mov	r24, r18
     a32:	93 2f       	mov	r25, r19
     a34:	1f 91       	pop	r17
     a36:	0f 91       	pop	r16
     a38:	08 95       	ret

00000a3a <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a3a:	0e 94 e6 04 	call	0x9cc	; 0x9cc <can_fixed_baudrate>
     a3e:	88 23       	and	r24, r24
     a40:	49 f0       	breq	.+18     	; 0xa54 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     a42:	0e 94 6e 02 	call	0x4dc	; 0x4dc <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     a46:	e8 ed       	ldi	r30, 0xD8	; 216
     a48:	f0 e0       	ldi	r31, 0x00	; 0
     a4a:	80 81       	ld	r24, Z
     a4c:	82 60       	ori	r24, 0x02	; 2
     a4e:	80 83       	st	Z, r24
    return (1);
     a50:	81 e0       	ldi	r24, 0x01	; 1
     a52:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a54:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     a56:	08 95       	ret

00000a58 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     a58:	e8 ed       	ldi	r30, 0xD8	; 216
     a5a:	f0 e0       	ldi	r31, 0x00	; 0
     a5c:	80 81       	ld	r24, Z
     a5e:	8d 7f       	andi	r24, 0xFD	; 253
     a60:	80 83       	st	Z, r24
}
     a62:	08 95       	ret

00000a64 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     a64:	0f 93       	push	r16
     a66:	1f 93       	push	r17
     a68:	cf 93       	push	r28
     a6a:	df 93       	push	r29
     a6c:	00 d0       	rcall	.+0      	; 0xa6e <can_cmd+0xa>
     a6e:	00 d0       	rcall	.+0      	; 0xa70 <can_cmd+0xc>
     a70:	cd b7       	in	r28, 0x3d	; 61
     a72:	de b7       	in	r29, 0x3e	; 62
     a74:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     a76:	dc 01       	movw	r26, r24
     a78:	11 96       	adiw	r26, 0x01	; 1
     a7a:	8c 91       	ld	r24, X
     a7c:	11 97       	sbiw	r26, 0x01	; 1
     a7e:	8c 30       	cpi	r24, 0x0C	; 12
     a80:	b1 f4       	brne	.+44     	; 0xaae <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     a82:	19 96       	adiw	r26, 0x09	; 9
     a84:	8c 91       	ld	r24, X
     a86:	19 97       	sbiw	r26, 0x09	; 9
     a88:	80 36       	cpi	r24, 0x60	; 96
     a8a:	69 f4       	brne	.+26     	; 0xaa6 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     a8c:	8c 91       	ld	r24, X
     a8e:	82 95       	swap	r24
     a90:	80 7f       	andi	r24, 0xF0	; 240
     a92:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     a96:	ef ee       	ldi	r30, 0xEF	; 239
     a98:	f0 e0       	ldi	r31, 0x00	; 0
     a9a:	80 81       	ld	r24, Z
     a9c:	8f 73       	andi	r24, 0x3F	; 63
     a9e:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     aa0:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     aa4:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     aa6:	f8 01       	movw	r30, r16
     aa8:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     aaa:	80 e0       	ldi	r24, 0x00	; 0
     aac:	ac c5       	rjmp	.+2904   	; 0x1606 <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     aae:	0e 94 80 02 	call	0x500	; 0x500 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     ab2:	8f 3f       	cpi	r24, 0xFF	; 255
     ab4:	09 f4       	brne	.+2      	; 0xab8 <can_cmd+0x54>
     ab6:	a1 c5       	rjmp	.+2882   	; 0x15fa <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     ab8:	90 e6       	ldi	r25, 0x60	; 96
     aba:	d8 01       	movw	r26, r16
     abc:	19 96       	adiw	r26, 0x09	; 9
     abe:	9c 93       	st	X, r25
     ac0:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     ac2:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     ac4:	82 95       	swap	r24
     ac6:	80 7f       	andi	r24, 0xF0	; 240
     ac8:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     acc:	ee ee       	ldi	r30, 0xEE	; 238
     ace:	f0 e0       	ldi	r31, 0x00	; 0
     ad0:	11 92       	st	Z+, r1
     ad2:	e8 3f       	cpi	r30, 0xF8	; 248
     ad4:	f1 05       	cpc	r31, r1
     ad6:	e1 f7       	brne	.-8      	; 0xad0 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     ad8:	f8 01       	movw	r30, r16
     ada:	81 81       	ldd	r24, Z+1	; 0x01
     adc:	86 30       	cpi	r24, 0x06	; 6
     ade:	09 f4       	brne	.+2      	; 0xae2 <can_cmd+0x7e>
     ae0:	56 c2       	rjmp	.+1196   	; 0xf8e <can_cmd+0x52a>
     ae2:	87 30       	cpi	r24, 0x07	; 7
     ae4:	90 f4       	brcc	.+36     	; 0xb0a <can_cmd+0xa6>
     ae6:	83 30       	cpi	r24, 0x03	; 3
     ae8:	09 f4       	brne	.+2      	; 0xaec <can_cmd+0x88>
     aea:	12 c1       	rjmp	.+548    	; 0xd10 <can_cmd+0x2ac>
     aec:	84 30       	cpi	r24, 0x04	; 4
     aee:	30 f4       	brcc	.+12     	; 0xafc <can_cmd+0x98>
     af0:	81 30       	cpi	r24, 0x01	; 1
     af2:	11 f1       	breq	.+68     	; 0xb38 <can_cmd+0xd4>
     af4:	82 30       	cpi	r24, 0x02	; 2
     af6:	09 f0       	breq	.+2      	; 0xafa <can_cmd+0x96>
     af8:	7c c5       	rjmp	.+2808   	; 0x15f2 <can_cmd+0xb8e>
     afa:	98 c0       	rjmp	.+304    	; 0xc2c <can_cmd+0x1c8>
     afc:	84 30       	cpi	r24, 0x04	; 4
     afe:	09 f4       	brne	.+2      	; 0xb02 <can_cmd+0x9e>
     b00:	67 c1       	rjmp	.+718    	; 0xdd0 <can_cmd+0x36c>
     b02:	85 30       	cpi	r24, 0x05	; 5
     b04:	09 f0       	breq	.+2      	; 0xb08 <can_cmd+0xa4>
     b06:	75 c5       	rjmp	.+2794   	; 0x15f2 <can_cmd+0xb8e>
     b08:	aa c1       	rjmp	.+852    	; 0xe5e <can_cmd+0x3fa>
     b0a:	89 30       	cpi	r24, 0x09	; 9
     b0c:	09 f4       	brne	.+2      	; 0xb10 <can_cmd+0xac>
     b0e:	be c3       	rjmp	.+1916   	; 0x128c <can_cmd+0x828>
     b10:	8a 30       	cpi	r24, 0x0A	; 10
     b12:	38 f4       	brcc	.+14     	; 0xb22 <can_cmd+0xbe>
     b14:	87 30       	cpi	r24, 0x07	; 7
     b16:	09 f4       	brne	.+2      	; 0xb1a <can_cmd+0xb6>
     b18:	8f c2       	rjmp	.+1310   	; 0x1038 <can_cmd+0x5d4>
     b1a:	88 30       	cpi	r24, 0x08	; 8
     b1c:	09 f0       	breq	.+2      	; 0xb20 <can_cmd+0xbc>
     b1e:	69 c5       	rjmp	.+2770   	; 0x15f2 <can_cmd+0xb8e>
     b20:	1b c3       	rjmp	.+1590   	; 0x1158 <can_cmd+0x6f4>
     b22:	8a 30       	cpi	r24, 0x0A	; 10
     b24:	21 f0       	breq	.+8      	; 0xb2e <can_cmd+0xca>
     b26:	8b 30       	cpi	r24, 0x0B	; 11
     b28:	09 f0       	breq	.+2      	; 0xb2c <can_cmd+0xc8>
     b2a:	63 c5       	rjmp	.+2758   	; 0x15f2 <can_cmd+0xb8e>
     b2c:	b1 c4       	rjmp	.+2402   	; 0x1490 <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     b2e:	86 81       	ldd	r24, Z+6	; 0x06
     b30:	88 23       	and	r24, r24
     b32:	09 f0       	breq	.+2      	; 0xb36 <can_cmd+0xd2>
     b34:	49 c4       	rjmp	.+2194   	; 0x13c8 <can_cmd+0x964>
     b36:	57 c4       	rjmp	.+2222   	; 0x13e6 <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b38:	f8 01       	movw	r30, r16
     b3a:	87 85       	ldd	r24, Z+15	; 0x0f
     b3c:	88 23       	and	r24, r24
     b3e:	69 f1       	breq	.+90     	; 0xb9a <can_cmd+0x136>
     b40:	94 81       	ldd	r25, Z+4	; 0x04
     b42:	92 95       	swap	r25
     b44:	96 95       	lsr	r25
     b46:	97 70       	andi	r25, 0x07	; 7
     b48:	85 81       	ldd	r24, Z+5	; 0x05
     b4a:	88 0f       	add	r24, r24
     b4c:	88 0f       	add	r24, r24
     b4e:	88 0f       	add	r24, r24
     b50:	89 0f       	add	r24, r25
     b52:	80 93 f3 00 	sts	0x00F3, r24
     b56:	93 81       	ldd	r25, Z+3	; 0x03
     b58:	92 95       	swap	r25
     b5a:	96 95       	lsr	r25
     b5c:	97 70       	andi	r25, 0x07	; 7
     b5e:	84 81       	ldd	r24, Z+4	; 0x04
     b60:	88 0f       	add	r24, r24
     b62:	88 0f       	add	r24, r24
     b64:	88 0f       	add	r24, r24
     b66:	89 0f       	add	r24, r25
     b68:	80 93 f2 00 	sts	0x00F2, r24
     b6c:	92 81       	ldd	r25, Z+2	; 0x02
     b6e:	92 95       	swap	r25
     b70:	96 95       	lsr	r25
     b72:	97 70       	andi	r25, 0x07	; 7
     b74:	83 81       	ldd	r24, Z+3	; 0x03
     b76:	88 0f       	add	r24, r24
     b78:	88 0f       	add	r24, r24
     b7a:	88 0f       	add	r24, r24
     b7c:	89 0f       	add	r24, r25
     b7e:	80 93 f1 00 	sts	0x00F1, r24
     b82:	82 81       	ldd	r24, Z+2	; 0x02
     b84:	88 0f       	add	r24, r24
     b86:	88 0f       	add	r24, r24
     b88:	88 0f       	add	r24, r24
     b8a:	80 93 f0 00 	sts	0x00F0, r24
     b8e:	ef ee       	ldi	r30, 0xEF	; 239
     b90:	f0 e0       	ldi	r31, 0x00	; 0
     b92:	80 81       	ld	r24, Z
     b94:	80 61       	ori	r24, 0x10	; 16
     b96:	80 83       	st	Z, r24
     b98:	16 c0       	rjmp	.+44     	; 0xbc6 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     b9a:	92 81       	ldd	r25, Z+2	; 0x02
     b9c:	96 95       	lsr	r25
     b9e:	96 95       	lsr	r25
     ba0:	96 95       	lsr	r25
     ba2:	83 81       	ldd	r24, Z+3	; 0x03
     ba4:	82 95       	swap	r24
     ba6:	88 0f       	add	r24, r24
     ba8:	80 7e       	andi	r24, 0xE0	; 224
     baa:	89 0f       	add	r24, r25
     bac:	80 93 f3 00 	sts	0x00F3, r24
     bb0:	82 81       	ldd	r24, Z+2	; 0x02
     bb2:	82 95       	swap	r24
     bb4:	88 0f       	add	r24, r24
     bb6:	80 7e       	andi	r24, 0xE0	; 224
     bb8:	80 93 f2 00 	sts	0x00F2, r24
     bbc:	ef ee       	ldi	r30, 0xEF	; 239
     bbe:	f0 e0       	ldi	r31, 0x00	; 0
     bc0:	80 81       	ld	r24, Z
     bc2:	8f 7e       	andi	r24, 0xEF	; 239
     bc4:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     bc6:	f8 01       	movw	r30, r16
     bc8:	86 81       	ldd	r24, Z+6	; 0x06
     bca:	88 23       	and	r24, r24
     bcc:	79 f0       	breq	.+30     	; 0xbec <can_cmd+0x188>
     bce:	80 e0       	ldi	r24, 0x00	; 0
     bd0:	2a ef       	ldi	r18, 0xFA	; 250
     bd2:	30 e0       	ldi	r19, 0x00	; 0
     bd4:	f8 01       	movw	r30, r16
     bd6:	a7 81       	ldd	r26, Z+7	; 0x07
     bd8:	b0 85       	ldd	r27, Z+8	; 0x08
     bda:	a8 0f       	add	r26, r24
     bdc:	b1 1d       	adc	r27, r1
     bde:	9c 91       	ld	r25, X
     be0:	d9 01       	movw	r26, r18
     be2:	9c 93       	st	X, r25
     be4:	8f 5f       	subi	r24, 0xFF	; 255
     be6:	96 81       	ldd	r25, Z+6	; 0x06
     be8:	89 17       	cp	r24, r25
     bea:	a0 f3       	brcs	.-24     	; 0xbd4 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     bec:	f8 01       	movw	r30, r16
     bee:	86 85       	ldd	r24, Z+14	; 0x0e
     bf0:	88 23       	and	r24, r24
     bf2:	31 f0       	breq	.+12     	; 0xc00 <can_cmd+0x19c>
     bf4:	e0 ef       	ldi	r30, 0xF0	; 240
     bf6:	f0 e0       	ldi	r31, 0x00	; 0
     bf8:	80 81       	ld	r24, Z
     bfa:	84 60       	ori	r24, 0x04	; 4
     bfc:	80 83       	st	Z, r24
     bfe:	05 c0       	rjmp	.+10     	; 0xc0a <can_cmd+0x1a6>
            else Can_clear_rtr();    
     c00:	e0 ef       	ldi	r30, 0xF0	; 240
     c02:	f0 e0       	ldi	r31, 0x00	; 0
     c04:	80 81       	ld	r24, Z
     c06:	8b 7f       	andi	r24, 0xFB	; 251
     c08:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     c0a:	ef ee       	ldi	r30, 0xEF	; 239
     c0c:	f0 e0       	ldi	r31, 0x00	; 0
     c0e:	90 81       	ld	r25, Z
     c10:	d8 01       	movw	r26, r16
     c12:	16 96       	adiw	r26, 0x06	; 6
     c14:	8c 91       	ld	r24, X
     c16:	16 97       	sbiw	r26, 0x06	; 6
     c18:	89 2b       	or	r24, r25
     c1a:	80 83       	st	Z, r24
          Can_config_tx();
     c1c:	80 81       	ld	r24, Z
     c1e:	8f 73       	andi	r24, 0x3F	; 63
     c20:	80 83       	st	Z, r24
     c22:	80 81       	ld	r24, Z
     c24:	80 64       	ori	r24, 0x40	; 64
     c26:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c28:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     c2a:	ed c4       	rjmp	.+2522   	; 0x1606 <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c2c:	f8 01       	movw	r30, r16
     c2e:	87 85       	ldd	r24, Z+15	; 0x0f
     c30:	88 23       	and	r24, r24
     c32:	69 f1       	breq	.+90     	; 0xc8e <can_cmd+0x22a>
     c34:	94 81       	ldd	r25, Z+4	; 0x04
     c36:	92 95       	swap	r25
     c38:	96 95       	lsr	r25
     c3a:	97 70       	andi	r25, 0x07	; 7
     c3c:	85 81       	ldd	r24, Z+5	; 0x05
     c3e:	88 0f       	add	r24, r24
     c40:	88 0f       	add	r24, r24
     c42:	88 0f       	add	r24, r24
     c44:	89 0f       	add	r24, r25
     c46:	80 93 f3 00 	sts	0x00F3, r24
     c4a:	93 81       	ldd	r25, Z+3	; 0x03
     c4c:	92 95       	swap	r25
     c4e:	96 95       	lsr	r25
     c50:	97 70       	andi	r25, 0x07	; 7
     c52:	84 81       	ldd	r24, Z+4	; 0x04
     c54:	88 0f       	add	r24, r24
     c56:	88 0f       	add	r24, r24
     c58:	88 0f       	add	r24, r24
     c5a:	89 0f       	add	r24, r25
     c5c:	80 93 f2 00 	sts	0x00F2, r24
     c60:	92 81       	ldd	r25, Z+2	; 0x02
     c62:	92 95       	swap	r25
     c64:	96 95       	lsr	r25
     c66:	97 70       	andi	r25, 0x07	; 7
     c68:	83 81       	ldd	r24, Z+3	; 0x03
     c6a:	88 0f       	add	r24, r24
     c6c:	88 0f       	add	r24, r24
     c6e:	88 0f       	add	r24, r24
     c70:	89 0f       	add	r24, r25
     c72:	80 93 f1 00 	sts	0x00F1, r24
     c76:	82 81       	ldd	r24, Z+2	; 0x02
     c78:	88 0f       	add	r24, r24
     c7a:	88 0f       	add	r24, r24
     c7c:	88 0f       	add	r24, r24
     c7e:	80 93 f0 00 	sts	0x00F0, r24
     c82:	ef ee       	ldi	r30, 0xEF	; 239
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	80 81       	ld	r24, Z
     c88:	80 61       	ori	r24, 0x10	; 16
     c8a:	80 83       	st	Z, r24
     c8c:	16 c0       	rjmp	.+44     	; 0xcba <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     c8e:	92 81       	ldd	r25, Z+2	; 0x02
     c90:	96 95       	lsr	r25
     c92:	96 95       	lsr	r25
     c94:	96 95       	lsr	r25
     c96:	83 81       	ldd	r24, Z+3	; 0x03
     c98:	82 95       	swap	r24
     c9a:	88 0f       	add	r24, r24
     c9c:	80 7e       	andi	r24, 0xE0	; 224
     c9e:	89 0f       	add	r24, r25
     ca0:	80 93 f3 00 	sts	0x00F3, r24
     ca4:	82 81       	ldd	r24, Z+2	; 0x02
     ca6:	82 95       	swap	r24
     ca8:	88 0f       	add	r24, r24
     caa:	80 7e       	andi	r24, 0xE0	; 224
     cac:	80 93 f2 00 	sts	0x00F2, r24
     cb0:	ef ee       	ldi	r30, 0xEF	; 239
     cb2:	f0 e0       	ldi	r31, 0x00	; 0
     cb4:	80 81       	ld	r24, Z
     cb6:	8f 7e       	andi	r24, 0xEF	; 239
     cb8:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     cba:	f8 01       	movw	r30, r16
     cbc:	86 81       	ldd	r24, Z+6	; 0x06
     cbe:	88 23       	and	r24, r24
     cc0:	79 f0       	breq	.+30     	; 0xce0 <can_cmd+0x27c>
     cc2:	80 e0       	ldi	r24, 0x00	; 0
     cc4:	2a ef       	ldi	r18, 0xFA	; 250
     cc6:	30 e0       	ldi	r19, 0x00	; 0
     cc8:	f8 01       	movw	r30, r16
     cca:	a7 81       	ldd	r26, Z+7	; 0x07
     ccc:	b0 85       	ldd	r27, Z+8	; 0x08
     cce:	a8 0f       	add	r26, r24
     cd0:	b1 1d       	adc	r27, r1
     cd2:	9c 91       	ld	r25, X
     cd4:	d9 01       	movw	r26, r18
     cd6:	9c 93       	st	X, r25
     cd8:	8f 5f       	subi	r24, 0xFF	; 255
     cda:	96 81       	ldd	r25, Z+6	; 0x06
     cdc:	89 17       	cp	r24, r25
     cde:	a0 f3       	brcs	.-24     	; 0xcc8 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     ce0:	f8 01       	movw	r30, r16
     ce2:	16 86       	std	Z+14, r1	; 0x0e
     ce4:	e0 ef       	ldi	r30, 0xF0	; 240
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	80 81       	ld	r24, Z
     cea:	8b 7f       	andi	r24, 0xFB	; 251
     cec:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     cee:	ef ee       	ldi	r30, 0xEF	; 239
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	90 81       	ld	r25, Z
     cf4:	d8 01       	movw	r26, r16
     cf6:	16 96       	adiw	r26, 0x06	; 6
     cf8:	8c 91       	ld	r24, X
     cfa:	16 97       	sbiw	r26, 0x06	; 6
     cfc:	89 2b       	or	r24, r25
     cfe:	80 83       	st	Z, r24
          Can_config_tx();
     d00:	80 81       	ld	r24, Z
     d02:	8f 73       	andi	r24, 0x3F	; 63
     d04:	80 83       	st	Z, r24
     d06:	80 81       	ld	r24, Z
     d08:	80 64       	ori	r24, 0x40	; 64
     d0a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d0c:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d0e:	7b c4       	rjmp	.+2294   	; 0x1606 <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d10:	f8 01       	movw	r30, r16
     d12:	87 85       	ldd	r24, Z+15	; 0x0f
     d14:	88 23       	and	r24, r24
     d16:	69 f1       	breq	.+90     	; 0xd72 <can_cmd+0x30e>
     d18:	94 81       	ldd	r25, Z+4	; 0x04
     d1a:	92 95       	swap	r25
     d1c:	96 95       	lsr	r25
     d1e:	97 70       	andi	r25, 0x07	; 7
     d20:	85 81       	ldd	r24, Z+5	; 0x05
     d22:	88 0f       	add	r24, r24
     d24:	88 0f       	add	r24, r24
     d26:	88 0f       	add	r24, r24
     d28:	89 0f       	add	r24, r25
     d2a:	80 93 f3 00 	sts	0x00F3, r24
     d2e:	93 81       	ldd	r25, Z+3	; 0x03
     d30:	92 95       	swap	r25
     d32:	96 95       	lsr	r25
     d34:	97 70       	andi	r25, 0x07	; 7
     d36:	84 81       	ldd	r24, Z+4	; 0x04
     d38:	88 0f       	add	r24, r24
     d3a:	88 0f       	add	r24, r24
     d3c:	88 0f       	add	r24, r24
     d3e:	89 0f       	add	r24, r25
     d40:	80 93 f2 00 	sts	0x00F2, r24
     d44:	92 81       	ldd	r25, Z+2	; 0x02
     d46:	92 95       	swap	r25
     d48:	96 95       	lsr	r25
     d4a:	97 70       	andi	r25, 0x07	; 7
     d4c:	83 81       	ldd	r24, Z+3	; 0x03
     d4e:	88 0f       	add	r24, r24
     d50:	88 0f       	add	r24, r24
     d52:	88 0f       	add	r24, r24
     d54:	89 0f       	add	r24, r25
     d56:	80 93 f1 00 	sts	0x00F1, r24
     d5a:	82 81       	ldd	r24, Z+2	; 0x02
     d5c:	88 0f       	add	r24, r24
     d5e:	88 0f       	add	r24, r24
     d60:	88 0f       	add	r24, r24
     d62:	80 93 f0 00 	sts	0x00F0, r24
     d66:	ef ee       	ldi	r30, 0xEF	; 239
     d68:	f0 e0       	ldi	r31, 0x00	; 0
     d6a:	80 81       	ld	r24, Z
     d6c:	80 61       	ori	r24, 0x10	; 16
     d6e:	80 83       	st	Z, r24
     d70:	16 c0       	rjmp	.+44     	; 0xd9e <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     d72:	92 81       	ldd	r25, Z+2	; 0x02
     d74:	96 95       	lsr	r25
     d76:	96 95       	lsr	r25
     d78:	96 95       	lsr	r25
     d7a:	83 81       	ldd	r24, Z+3	; 0x03
     d7c:	82 95       	swap	r24
     d7e:	88 0f       	add	r24, r24
     d80:	80 7e       	andi	r24, 0xE0	; 224
     d82:	89 0f       	add	r24, r25
     d84:	80 93 f3 00 	sts	0x00F3, r24
     d88:	82 81       	ldd	r24, Z+2	; 0x02
     d8a:	82 95       	swap	r24
     d8c:	88 0f       	add	r24, r24
     d8e:	80 7e       	andi	r24, 0xE0	; 224
     d90:	80 93 f2 00 	sts	0x00F2, r24
     d94:	ef ee       	ldi	r30, 0xEF	; 239
     d96:	f0 e0       	ldi	r31, 0x00	; 0
     d98:	80 81       	ld	r24, Z
     d9a:	8f 7e       	andi	r24, 0xEF	; 239
     d9c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     d9e:	81 e0       	ldi	r24, 0x01	; 1
     da0:	f8 01       	movw	r30, r16
     da2:	86 87       	std	Z+14, r24	; 0x0e
     da4:	e0 ef       	ldi	r30, 0xF0	; 240
     da6:	f0 e0       	ldi	r31, 0x00	; 0
     da8:	80 81       	ld	r24, Z
     daa:	84 60       	ori	r24, 0x04	; 4
     dac:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     dae:	ef ee       	ldi	r30, 0xEF	; 239
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	90 81       	ld	r25, Z
     db4:	d8 01       	movw	r26, r16
     db6:	16 96       	adiw	r26, 0x06	; 6
     db8:	8c 91       	ld	r24, X
     dba:	16 97       	sbiw	r26, 0x06	; 6
     dbc:	89 2b       	or	r24, r25
     dbe:	80 83       	st	Z, r24
          Can_config_tx();
     dc0:	80 81       	ld	r24, Z
     dc2:	8f 73       	andi	r24, 0x3F	; 63
     dc4:	80 83       	st	Z, r24
     dc6:	80 81       	ld	r24, Z
     dc8:	80 64       	ori	r24, 0x40	; 64
     dca:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     dcc:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     dce:	1b c4       	rjmp	.+2102   	; 0x1606 <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     dd0:	8f ef       	ldi	r24, 0xFF	; 255
     dd2:	9f ef       	ldi	r25, 0xFF	; 255
     dd4:	dc 01       	movw	r26, r24
     dd6:	89 83       	std	Y+1, r24	; 0x01
     dd8:	9a 83       	std	Y+2, r25	; 0x02
     dda:	ab 83       	std	Y+3, r26	; 0x03
     ddc:	bc 83       	std	Y+4, r27	; 0x04
     dde:	9b 81       	ldd	r25, Y+3	; 0x03
     de0:	92 95       	swap	r25
     de2:	96 95       	lsr	r25
     de4:	97 70       	andi	r25, 0x07	; 7
     de6:	8c 81       	ldd	r24, Y+4	; 0x04
     de8:	88 0f       	add	r24, r24
     dea:	88 0f       	add	r24, r24
     dec:	88 0f       	add	r24, r24
     dee:	89 0f       	add	r24, r25
     df0:	80 93 f7 00 	sts	0x00F7, r24
     df4:	9a 81       	ldd	r25, Y+2	; 0x02
     df6:	92 95       	swap	r25
     df8:	96 95       	lsr	r25
     dfa:	97 70       	andi	r25, 0x07	; 7
     dfc:	8b 81       	ldd	r24, Y+3	; 0x03
     dfe:	88 0f       	add	r24, r24
     e00:	88 0f       	add	r24, r24
     e02:	88 0f       	add	r24, r24
     e04:	89 0f       	add	r24, r25
     e06:	80 93 f6 00 	sts	0x00F6, r24
     e0a:	99 81       	ldd	r25, Y+1	; 0x01
     e0c:	92 95       	swap	r25
     e0e:	96 95       	lsr	r25
     e10:	97 70       	andi	r25, 0x07	; 7
     e12:	8a 81       	ldd	r24, Y+2	; 0x02
     e14:	88 0f       	add	r24, r24
     e16:	88 0f       	add	r24, r24
     e18:	88 0f       	add	r24, r24
     e1a:	89 0f       	add	r24, r25
     e1c:	80 93 f5 00 	sts	0x00F5, r24
     e20:	89 81       	ldd	r24, Y+1	; 0x01
     e22:	88 0f       	add	r24, r24
     e24:	88 0f       	add	r24, r24
     e26:	88 0f       	add	r24, r24
     e28:	24 ef       	ldi	r18, 0xF4	; 244
     e2a:	30 e0       	ldi	r19, 0x00	; 0
     e2c:	f9 01       	movw	r30, r18
     e2e:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     e30:	ef ee       	ldi	r30, 0xEF	; 239
     e32:	f0 e0       	ldi	r31, 0x00	; 0
     e34:	90 81       	ld	r25, Z
     e36:	d8 01       	movw	r26, r16
     e38:	16 96       	adiw	r26, 0x06	; 6
     e3a:	8c 91       	ld	r24, X
     e3c:	89 2b       	or	r24, r25
     e3e:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     e40:	d9 01       	movw	r26, r18
     e42:	8c 91       	ld	r24, X
     e44:	8b 7f       	andi	r24, 0xFB	; 251
     e46:	8c 93       	st	X, r24
          Can_clear_idemsk();
     e48:	8c 91       	ld	r24, X
     e4a:	8e 7f       	andi	r24, 0xFE	; 254
     e4c:	8c 93       	st	X, r24
          Can_config_rx();       
     e4e:	80 81       	ld	r24, Z
     e50:	8f 73       	andi	r24, 0x3F	; 63
     e52:	80 83       	st	Z, r24
     e54:	80 81       	ld	r24, Z
     e56:	80 68       	ori	r24, 0x80	; 128
     e58:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e5a:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     e5c:	d4 c3       	rjmp	.+1960   	; 0x1606 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e5e:	f8 01       	movw	r30, r16
     e60:	87 85       	ldd	r24, Z+15	; 0x0f
     e62:	88 23       	and	r24, r24
     e64:	69 f1       	breq	.+90     	; 0xec0 <can_cmd+0x45c>
     e66:	94 81       	ldd	r25, Z+4	; 0x04
     e68:	92 95       	swap	r25
     e6a:	96 95       	lsr	r25
     e6c:	97 70       	andi	r25, 0x07	; 7
     e6e:	85 81       	ldd	r24, Z+5	; 0x05
     e70:	88 0f       	add	r24, r24
     e72:	88 0f       	add	r24, r24
     e74:	88 0f       	add	r24, r24
     e76:	89 0f       	add	r24, r25
     e78:	80 93 f3 00 	sts	0x00F3, r24
     e7c:	93 81       	ldd	r25, Z+3	; 0x03
     e7e:	92 95       	swap	r25
     e80:	96 95       	lsr	r25
     e82:	97 70       	andi	r25, 0x07	; 7
     e84:	84 81       	ldd	r24, Z+4	; 0x04
     e86:	88 0f       	add	r24, r24
     e88:	88 0f       	add	r24, r24
     e8a:	88 0f       	add	r24, r24
     e8c:	89 0f       	add	r24, r25
     e8e:	80 93 f2 00 	sts	0x00F2, r24
     e92:	92 81       	ldd	r25, Z+2	; 0x02
     e94:	92 95       	swap	r25
     e96:	96 95       	lsr	r25
     e98:	97 70       	andi	r25, 0x07	; 7
     e9a:	83 81       	ldd	r24, Z+3	; 0x03
     e9c:	88 0f       	add	r24, r24
     e9e:	88 0f       	add	r24, r24
     ea0:	88 0f       	add	r24, r24
     ea2:	89 0f       	add	r24, r25
     ea4:	80 93 f1 00 	sts	0x00F1, r24
     ea8:	82 81       	ldd	r24, Z+2	; 0x02
     eaa:	88 0f       	add	r24, r24
     eac:	88 0f       	add	r24, r24
     eae:	88 0f       	add	r24, r24
     eb0:	80 93 f0 00 	sts	0x00F0, r24
     eb4:	ef ee       	ldi	r30, 0xEF	; 239
     eb6:	f0 e0       	ldi	r31, 0x00	; 0
     eb8:	80 81       	ld	r24, Z
     eba:	80 61       	ori	r24, 0x10	; 16
     ebc:	80 83       	st	Z, r24
     ebe:	16 c0       	rjmp	.+44     	; 0xeec <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     ec0:	92 81       	ldd	r25, Z+2	; 0x02
     ec2:	96 95       	lsr	r25
     ec4:	96 95       	lsr	r25
     ec6:	96 95       	lsr	r25
     ec8:	83 81       	ldd	r24, Z+3	; 0x03
     eca:	82 95       	swap	r24
     ecc:	88 0f       	add	r24, r24
     ece:	80 7e       	andi	r24, 0xE0	; 224
     ed0:	89 0f       	add	r24, r25
     ed2:	80 93 f3 00 	sts	0x00F3, r24
     ed6:	82 81       	ldd	r24, Z+2	; 0x02
     ed8:	82 95       	swap	r24
     eda:	88 0f       	add	r24, r24
     edc:	80 7e       	andi	r24, 0xE0	; 224
     ede:	80 93 f2 00 	sts	0x00F2, r24
     ee2:	ef ee       	ldi	r30, 0xEF	; 239
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	8f 7e       	andi	r24, 0xEF	; 239
     eea:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     eec:	8f ef       	ldi	r24, 0xFF	; 255
     eee:	9f ef       	ldi	r25, 0xFF	; 255
     ef0:	dc 01       	movw	r26, r24
     ef2:	89 83       	std	Y+1, r24	; 0x01
     ef4:	9a 83       	std	Y+2, r25	; 0x02
     ef6:	ab 83       	std	Y+3, r26	; 0x03
     ef8:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     efa:	9b 81       	ldd	r25, Y+3	; 0x03
     efc:	92 95       	swap	r25
     efe:	96 95       	lsr	r25
     f00:	97 70       	andi	r25, 0x07	; 7
     f02:	8c 81       	ldd	r24, Y+4	; 0x04
     f04:	88 0f       	add	r24, r24
     f06:	88 0f       	add	r24, r24
     f08:	88 0f       	add	r24, r24
     f0a:	89 0f       	add	r24, r25
     f0c:	80 93 f7 00 	sts	0x00F7, r24
     f10:	9a 81       	ldd	r25, Y+2	; 0x02
     f12:	92 95       	swap	r25
     f14:	96 95       	lsr	r25
     f16:	97 70       	andi	r25, 0x07	; 7
     f18:	8b 81       	ldd	r24, Y+3	; 0x03
     f1a:	88 0f       	add	r24, r24
     f1c:	88 0f       	add	r24, r24
     f1e:	88 0f       	add	r24, r24
     f20:	89 0f       	add	r24, r25
     f22:	80 93 f6 00 	sts	0x00F6, r24
     f26:	99 81       	ldd	r25, Y+1	; 0x01
     f28:	92 95       	swap	r25
     f2a:	96 95       	lsr	r25
     f2c:	97 70       	andi	r25, 0x07	; 7
     f2e:	8a 81       	ldd	r24, Y+2	; 0x02
     f30:	88 0f       	add	r24, r24
     f32:	88 0f       	add	r24, r24
     f34:	88 0f       	add	r24, r24
     f36:	89 0f       	add	r24, r25
     f38:	80 93 f5 00 	sts	0x00F5, r24
     f3c:	89 81       	ldd	r24, Y+1	; 0x01
     f3e:	88 0f       	add	r24, r24
     f40:	88 0f       	add	r24, r24
     f42:	88 0f       	add	r24, r24
     f44:	44 ef       	ldi	r20, 0xF4	; 244
     f46:	50 e0       	ldi	r21, 0x00	; 0
     f48:	fa 01       	movw	r30, r20
     f4a:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
     f4c:	ef ee       	ldi	r30, 0xEF	; 239
     f4e:	f0 e0       	ldi	r31, 0x00	; 0
     f50:	90 81       	ld	r25, Z
     f52:	d8 01       	movw	r26, r16
     f54:	16 96       	adiw	r26, 0x06	; 6
     f56:	8c 91       	ld	r24, X
     f58:	16 97       	sbiw	r26, 0x06	; 6
     f5a:	89 2b       	or	r24, r25
     f5c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     f5e:	1e 96       	adiw	r26, 0x0e	; 14
     f60:	1c 92       	st	X, r1
     f62:	da 01       	movw	r26, r20
     f64:	8c 91       	ld	r24, X
     f66:	84 60       	ori	r24, 0x04	; 4
     f68:	8c 93       	st	X, r24
     f6a:	80 ef       	ldi	r24, 0xF0	; 240
     f6c:	90 e0       	ldi	r25, 0x00	; 0
     f6e:	dc 01       	movw	r26, r24
     f70:	2c 91       	ld	r18, X
     f72:	2b 7f       	andi	r18, 0xFB	; 251
     f74:	2c 93       	st	X, r18
          Can_set_idemsk();
     f76:	da 01       	movw	r26, r20
     f78:	8c 91       	ld	r24, X
     f7a:	81 60       	ori	r24, 0x01	; 1
     f7c:	8c 93       	st	X, r24
          Can_config_rx()    
     f7e:	80 81       	ld	r24, Z
     f80:	8f 73       	andi	r24, 0x3F	; 63
     f82:	80 83       	st	Z, r24
     f84:	80 81       	ld	r24, Z
     f86:	80 68       	ori	r24, 0x80	; 128
     f88:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f8a:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
     f8c:	3c c3       	rjmp	.+1656   	; 0x1606 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     f8e:	8f ef       	ldi	r24, 0xFF	; 255
     f90:	9f ef       	ldi	r25, 0xFF	; 255
     f92:	dc 01       	movw	r26, r24
     f94:	89 83       	std	Y+1, r24	; 0x01
     f96:	9a 83       	std	Y+2, r25	; 0x02
     f98:	ab 83       	std	Y+3, r26	; 0x03
     f9a:	bc 83       	std	Y+4, r27	; 0x04
     f9c:	9b 81       	ldd	r25, Y+3	; 0x03
     f9e:	92 95       	swap	r25
     fa0:	96 95       	lsr	r25
     fa2:	97 70       	andi	r25, 0x07	; 7
     fa4:	8c 81       	ldd	r24, Y+4	; 0x04
     fa6:	88 0f       	add	r24, r24
     fa8:	88 0f       	add	r24, r24
     faa:	88 0f       	add	r24, r24
     fac:	89 0f       	add	r24, r25
     fae:	80 93 f7 00 	sts	0x00F7, r24
     fb2:	9a 81       	ldd	r25, Y+2	; 0x02
     fb4:	92 95       	swap	r25
     fb6:	96 95       	lsr	r25
     fb8:	97 70       	andi	r25, 0x07	; 7
     fba:	8b 81       	ldd	r24, Y+3	; 0x03
     fbc:	88 0f       	add	r24, r24
     fbe:	88 0f       	add	r24, r24
     fc0:	88 0f       	add	r24, r24
     fc2:	89 0f       	add	r24, r25
     fc4:	80 93 f6 00 	sts	0x00F6, r24
     fc8:	99 81       	ldd	r25, Y+1	; 0x01
     fca:	92 95       	swap	r25
     fcc:	96 95       	lsr	r25
     fce:	97 70       	andi	r25, 0x07	; 7
     fd0:	8a 81       	ldd	r24, Y+2	; 0x02
     fd2:	88 0f       	add	r24, r24
     fd4:	88 0f       	add	r24, r24
     fd6:	88 0f       	add	r24, r24
     fd8:	89 0f       	add	r24, r25
     fda:	80 93 f5 00 	sts	0x00F5, r24
     fde:	89 81       	ldd	r24, Y+1	; 0x01
     fe0:	88 0f       	add	r24, r24
     fe2:	88 0f       	add	r24, r24
     fe4:	88 0f       	add	r24, r24
     fe6:	44 ef       	ldi	r20, 0xF4	; 244
     fe8:	50 e0       	ldi	r21, 0x00	; 0
     fea:	fa 01       	movw	r30, r20
     fec:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
     fee:	ef ee       	ldi	r30, 0xEF	; 239
     ff0:	f0 e0       	ldi	r31, 0x00	; 0
     ff2:	90 81       	ld	r25, Z
     ff4:	d8 01       	movw	r26, r16
     ff6:	16 96       	adiw	r26, 0x06	; 6
     ff8:	8c 91       	ld	r24, X
     ffa:	16 97       	sbiw	r26, 0x06	; 6
     ffc:	89 2b       	or	r24, r25
     ffe:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1000:	81 e0       	ldi	r24, 0x01	; 1
    1002:	1e 96       	adiw	r26, 0x0e	; 14
    1004:	8c 93       	st	X, r24
    1006:	da 01       	movw	r26, r20
    1008:	8c 91       	ld	r24, X
    100a:	84 60       	ori	r24, 0x04	; 4
    100c:	8c 93       	st	X, r24
    100e:	80 ef       	ldi	r24, 0xF0	; 240
    1010:	90 e0       	ldi	r25, 0x00	; 0
    1012:	dc 01       	movw	r26, r24
    1014:	2c 91       	ld	r18, X
    1016:	24 60       	ori	r18, 0x04	; 4
    1018:	2c 93       	st	X, r18
          Can_clear_rplv();
    101a:	80 81       	ld	r24, Z
    101c:	8f 7d       	andi	r24, 0xDF	; 223
    101e:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1020:	da 01       	movw	r26, r20
    1022:	8c 91       	ld	r24, X
    1024:	8e 7f       	andi	r24, 0xFE	; 254
    1026:	8c 93       	st	X, r24
          Can_config_rx();       
    1028:	80 81       	ld	r24, Z
    102a:	8f 73       	andi	r24, 0x3F	; 63
    102c:	80 83       	st	Z, r24
    102e:	80 81       	ld	r24, Z
    1030:	80 68       	ori	r24, 0x80	; 128
    1032:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1034:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1036:	e7 c2       	rjmp	.+1486   	; 0x1606 <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1038:	f8 01       	movw	r30, r16
    103a:	87 85       	ldd	r24, Z+15	; 0x0f
    103c:	88 23       	and	r24, r24
    103e:	69 f1       	breq	.+90     	; 0x109a <can_cmd+0x636>
    1040:	94 81       	ldd	r25, Z+4	; 0x04
    1042:	92 95       	swap	r25
    1044:	96 95       	lsr	r25
    1046:	97 70       	andi	r25, 0x07	; 7
    1048:	85 81       	ldd	r24, Z+5	; 0x05
    104a:	88 0f       	add	r24, r24
    104c:	88 0f       	add	r24, r24
    104e:	88 0f       	add	r24, r24
    1050:	89 0f       	add	r24, r25
    1052:	80 93 f3 00 	sts	0x00F3, r24
    1056:	93 81       	ldd	r25, Z+3	; 0x03
    1058:	92 95       	swap	r25
    105a:	96 95       	lsr	r25
    105c:	97 70       	andi	r25, 0x07	; 7
    105e:	84 81       	ldd	r24, Z+4	; 0x04
    1060:	88 0f       	add	r24, r24
    1062:	88 0f       	add	r24, r24
    1064:	88 0f       	add	r24, r24
    1066:	89 0f       	add	r24, r25
    1068:	80 93 f2 00 	sts	0x00F2, r24
    106c:	92 81       	ldd	r25, Z+2	; 0x02
    106e:	92 95       	swap	r25
    1070:	96 95       	lsr	r25
    1072:	97 70       	andi	r25, 0x07	; 7
    1074:	83 81       	ldd	r24, Z+3	; 0x03
    1076:	88 0f       	add	r24, r24
    1078:	88 0f       	add	r24, r24
    107a:	88 0f       	add	r24, r24
    107c:	89 0f       	add	r24, r25
    107e:	80 93 f1 00 	sts	0x00F1, r24
    1082:	82 81       	ldd	r24, Z+2	; 0x02
    1084:	88 0f       	add	r24, r24
    1086:	88 0f       	add	r24, r24
    1088:	88 0f       	add	r24, r24
    108a:	80 93 f0 00 	sts	0x00F0, r24
    108e:	ef ee       	ldi	r30, 0xEF	; 239
    1090:	f0 e0       	ldi	r31, 0x00	; 0
    1092:	80 81       	ld	r24, Z
    1094:	80 61       	ori	r24, 0x10	; 16
    1096:	80 83       	st	Z, r24
    1098:	16 c0       	rjmp	.+44     	; 0x10c6 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    109a:	92 81       	ldd	r25, Z+2	; 0x02
    109c:	96 95       	lsr	r25
    109e:	96 95       	lsr	r25
    10a0:	96 95       	lsr	r25
    10a2:	83 81       	ldd	r24, Z+3	; 0x03
    10a4:	82 95       	swap	r24
    10a6:	88 0f       	add	r24, r24
    10a8:	80 7e       	andi	r24, 0xE0	; 224
    10aa:	89 0f       	add	r24, r25
    10ac:	80 93 f3 00 	sts	0x00F3, r24
    10b0:	82 81       	ldd	r24, Z+2	; 0x02
    10b2:	82 95       	swap	r24
    10b4:	88 0f       	add	r24, r24
    10b6:	80 7e       	andi	r24, 0xE0	; 224
    10b8:	80 93 f2 00 	sts	0x00F2, r24
    10bc:	ef ee       	ldi	r30, 0xEF	; 239
    10be:	f0 e0       	ldi	r31, 0x00	; 0
    10c0:	80 81       	ld	r24, Z
    10c2:	8f 7e       	andi	r24, 0xEF	; 239
    10c4:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    10c6:	c8 01       	movw	r24, r16
    10c8:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <get_idmask>
    10cc:	dc 01       	movw	r26, r24
    10ce:	cb 01       	movw	r24, r22
    10d0:	89 83       	std	Y+1, r24	; 0x01
    10d2:	9a 83       	std	Y+2, r25	; 0x02
    10d4:	ab 83       	std	Y+3, r26	; 0x03
    10d6:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    10d8:	9b 81       	ldd	r25, Y+3	; 0x03
    10da:	92 95       	swap	r25
    10dc:	96 95       	lsr	r25
    10de:	97 70       	andi	r25, 0x07	; 7
    10e0:	8c 81       	ldd	r24, Y+4	; 0x04
    10e2:	88 0f       	add	r24, r24
    10e4:	88 0f       	add	r24, r24
    10e6:	88 0f       	add	r24, r24
    10e8:	89 0f       	add	r24, r25
    10ea:	80 93 f7 00 	sts	0x00F7, r24
    10ee:	9a 81       	ldd	r25, Y+2	; 0x02
    10f0:	92 95       	swap	r25
    10f2:	96 95       	lsr	r25
    10f4:	97 70       	andi	r25, 0x07	; 7
    10f6:	8b 81       	ldd	r24, Y+3	; 0x03
    10f8:	88 0f       	add	r24, r24
    10fa:	88 0f       	add	r24, r24
    10fc:	88 0f       	add	r24, r24
    10fe:	89 0f       	add	r24, r25
    1100:	80 93 f6 00 	sts	0x00F6, r24
    1104:	99 81       	ldd	r25, Y+1	; 0x01
    1106:	92 95       	swap	r25
    1108:	96 95       	lsr	r25
    110a:	97 70       	andi	r25, 0x07	; 7
    110c:	8a 81       	ldd	r24, Y+2	; 0x02
    110e:	88 0f       	add	r24, r24
    1110:	88 0f       	add	r24, r24
    1112:	88 0f       	add	r24, r24
    1114:	89 0f       	add	r24, r25
    1116:	80 93 f5 00 	sts	0x00F5, r24
    111a:	89 81       	ldd	r24, Y+1	; 0x01
    111c:	88 0f       	add	r24, r24
    111e:	88 0f       	add	r24, r24
    1120:	88 0f       	add	r24, r24
    1122:	24 ef       	ldi	r18, 0xF4	; 244
    1124:	30 e0       	ldi	r19, 0x00	; 0
    1126:	f9 01       	movw	r30, r18
    1128:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    112a:	ef ee       	ldi	r30, 0xEF	; 239
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	90 81       	ld	r25, Z
    1130:	d8 01       	movw	r26, r16
    1132:	16 96       	adiw	r26, 0x06	; 6
    1134:	8c 91       	ld	r24, X
    1136:	89 2b       	or	r24, r25
    1138:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    113a:	d9 01       	movw	r26, r18
    113c:	8c 91       	ld	r24, X
    113e:	8b 7f       	andi	r24, 0xFB	; 251
    1140:	8c 93       	st	X, r24
          Can_set_idemsk();
    1142:	8c 91       	ld	r24, X
    1144:	81 60       	ori	r24, 0x01	; 1
    1146:	8c 93       	st	X, r24
          Can_config_rx();       
    1148:	80 81       	ld	r24, Z
    114a:	8f 73       	andi	r24, 0x3F	; 63
    114c:	80 83       	st	Z, r24
    114e:	80 81       	ld	r24, Z
    1150:	80 68       	ori	r24, 0x80	; 128
    1152:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1154:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1156:	57 c2       	rjmp	.+1198   	; 0x1606 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1158:	f8 01       	movw	r30, r16
    115a:	87 85       	ldd	r24, Z+15	; 0x0f
    115c:	88 23       	and	r24, r24
    115e:	69 f1       	breq	.+90     	; 0x11ba <can_cmd+0x756>
    1160:	94 81       	ldd	r25, Z+4	; 0x04
    1162:	92 95       	swap	r25
    1164:	96 95       	lsr	r25
    1166:	97 70       	andi	r25, 0x07	; 7
    1168:	85 81       	ldd	r24, Z+5	; 0x05
    116a:	88 0f       	add	r24, r24
    116c:	88 0f       	add	r24, r24
    116e:	88 0f       	add	r24, r24
    1170:	89 0f       	add	r24, r25
    1172:	80 93 f3 00 	sts	0x00F3, r24
    1176:	93 81       	ldd	r25, Z+3	; 0x03
    1178:	92 95       	swap	r25
    117a:	96 95       	lsr	r25
    117c:	97 70       	andi	r25, 0x07	; 7
    117e:	84 81       	ldd	r24, Z+4	; 0x04
    1180:	88 0f       	add	r24, r24
    1182:	88 0f       	add	r24, r24
    1184:	88 0f       	add	r24, r24
    1186:	89 0f       	add	r24, r25
    1188:	80 93 f2 00 	sts	0x00F2, r24
    118c:	92 81       	ldd	r25, Z+2	; 0x02
    118e:	92 95       	swap	r25
    1190:	96 95       	lsr	r25
    1192:	97 70       	andi	r25, 0x07	; 7
    1194:	83 81       	ldd	r24, Z+3	; 0x03
    1196:	88 0f       	add	r24, r24
    1198:	88 0f       	add	r24, r24
    119a:	88 0f       	add	r24, r24
    119c:	89 0f       	add	r24, r25
    119e:	80 93 f1 00 	sts	0x00F1, r24
    11a2:	82 81       	ldd	r24, Z+2	; 0x02
    11a4:	88 0f       	add	r24, r24
    11a6:	88 0f       	add	r24, r24
    11a8:	88 0f       	add	r24, r24
    11aa:	80 93 f0 00 	sts	0x00F0, r24
    11ae:	ef ee       	ldi	r30, 0xEF	; 239
    11b0:	f0 e0       	ldi	r31, 0x00	; 0
    11b2:	80 81       	ld	r24, Z
    11b4:	80 61       	ori	r24, 0x10	; 16
    11b6:	80 83       	st	Z, r24
    11b8:	16 c0       	rjmp	.+44     	; 0x11e6 <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    11ba:	92 81       	ldd	r25, Z+2	; 0x02
    11bc:	96 95       	lsr	r25
    11be:	96 95       	lsr	r25
    11c0:	96 95       	lsr	r25
    11c2:	83 81       	ldd	r24, Z+3	; 0x03
    11c4:	82 95       	swap	r24
    11c6:	88 0f       	add	r24, r24
    11c8:	80 7e       	andi	r24, 0xE0	; 224
    11ca:	89 0f       	add	r24, r25
    11cc:	80 93 f3 00 	sts	0x00F3, r24
    11d0:	82 81       	ldd	r24, Z+2	; 0x02
    11d2:	82 95       	swap	r24
    11d4:	88 0f       	add	r24, r24
    11d6:	80 7e       	andi	r24, 0xE0	; 224
    11d8:	80 93 f2 00 	sts	0x00F2, r24
    11dc:	ef ee       	ldi	r30, 0xEF	; 239
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	80 81       	ld	r24, Z
    11e2:	8f 7e       	andi	r24, 0xEF	; 239
    11e4:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    11e6:	c8 01       	movw	r24, r16
    11e8:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <get_idmask>
    11ec:	dc 01       	movw	r26, r24
    11ee:	cb 01       	movw	r24, r22
    11f0:	89 83       	std	Y+1, r24	; 0x01
    11f2:	9a 83       	std	Y+2, r25	; 0x02
    11f4:	ab 83       	std	Y+3, r26	; 0x03
    11f6:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    11f8:	9b 81       	ldd	r25, Y+3	; 0x03
    11fa:	92 95       	swap	r25
    11fc:	96 95       	lsr	r25
    11fe:	97 70       	andi	r25, 0x07	; 7
    1200:	8c 81       	ldd	r24, Y+4	; 0x04
    1202:	88 0f       	add	r24, r24
    1204:	88 0f       	add	r24, r24
    1206:	88 0f       	add	r24, r24
    1208:	89 0f       	add	r24, r25
    120a:	80 93 f7 00 	sts	0x00F7, r24
    120e:	9a 81       	ldd	r25, Y+2	; 0x02
    1210:	92 95       	swap	r25
    1212:	96 95       	lsr	r25
    1214:	97 70       	andi	r25, 0x07	; 7
    1216:	8b 81       	ldd	r24, Y+3	; 0x03
    1218:	88 0f       	add	r24, r24
    121a:	88 0f       	add	r24, r24
    121c:	88 0f       	add	r24, r24
    121e:	89 0f       	add	r24, r25
    1220:	80 93 f6 00 	sts	0x00F6, r24
    1224:	99 81       	ldd	r25, Y+1	; 0x01
    1226:	92 95       	swap	r25
    1228:	96 95       	lsr	r25
    122a:	97 70       	andi	r25, 0x07	; 7
    122c:	8a 81       	ldd	r24, Y+2	; 0x02
    122e:	88 0f       	add	r24, r24
    1230:	88 0f       	add	r24, r24
    1232:	88 0f       	add	r24, r24
    1234:	89 0f       	add	r24, r25
    1236:	80 93 f5 00 	sts	0x00F5, r24
    123a:	89 81       	ldd	r24, Y+1	; 0x01
    123c:	88 0f       	add	r24, r24
    123e:	88 0f       	add	r24, r24
    1240:	88 0f       	add	r24, r24
    1242:	44 ef       	ldi	r20, 0xF4	; 244
    1244:	50 e0       	ldi	r21, 0x00	; 0
    1246:	fa 01       	movw	r30, r20
    1248:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    124a:	ef ee       	ldi	r30, 0xEF	; 239
    124c:	f0 e0       	ldi	r31, 0x00	; 0
    124e:	90 81       	ld	r25, Z
    1250:	d8 01       	movw	r26, r16
    1252:	16 96       	adiw	r26, 0x06	; 6
    1254:	8c 91       	ld	r24, X
    1256:	16 97       	sbiw	r26, 0x06	; 6
    1258:	89 2b       	or	r24, r25
    125a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    125c:	1e 96       	adiw	r26, 0x0e	; 14
    125e:	1c 92       	st	X, r1
    1260:	da 01       	movw	r26, r20
    1262:	8c 91       	ld	r24, X
    1264:	84 60       	ori	r24, 0x04	; 4
    1266:	8c 93       	st	X, r24
    1268:	80 ef       	ldi	r24, 0xF0	; 240
    126a:	90 e0       	ldi	r25, 0x00	; 0
    126c:	dc 01       	movw	r26, r24
    126e:	2c 91       	ld	r18, X
    1270:	2b 7f       	andi	r18, 0xFB	; 251
    1272:	2c 93       	st	X, r18
          Can_set_idemsk();
    1274:	da 01       	movw	r26, r20
    1276:	8c 91       	ld	r24, X
    1278:	81 60       	ori	r24, 0x01	; 1
    127a:	8c 93       	st	X, r24
          Can_config_rx();       
    127c:	80 81       	ld	r24, Z
    127e:	8f 73       	andi	r24, 0x3F	; 63
    1280:	80 83       	st	Z, r24
    1282:	80 81       	ld	r24, Z
    1284:	80 68       	ori	r24, 0x80	; 128
    1286:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1288:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    128a:	bd c1       	rjmp	.+890    	; 0x1606 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    128c:	f8 01       	movw	r30, r16
    128e:	87 85       	ldd	r24, Z+15	; 0x0f
    1290:	88 23       	and	r24, r24
    1292:	69 f1       	breq	.+90     	; 0x12ee <can_cmd+0x88a>
    1294:	94 81       	ldd	r25, Z+4	; 0x04
    1296:	92 95       	swap	r25
    1298:	96 95       	lsr	r25
    129a:	97 70       	andi	r25, 0x07	; 7
    129c:	85 81       	ldd	r24, Z+5	; 0x05
    129e:	88 0f       	add	r24, r24
    12a0:	88 0f       	add	r24, r24
    12a2:	88 0f       	add	r24, r24
    12a4:	89 0f       	add	r24, r25
    12a6:	80 93 f3 00 	sts	0x00F3, r24
    12aa:	93 81       	ldd	r25, Z+3	; 0x03
    12ac:	92 95       	swap	r25
    12ae:	96 95       	lsr	r25
    12b0:	97 70       	andi	r25, 0x07	; 7
    12b2:	84 81       	ldd	r24, Z+4	; 0x04
    12b4:	88 0f       	add	r24, r24
    12b6:	88 0f       	add	r24, r24
    12b8:	88 0f       	add	r24, r24
    12ba:	89 0f       	add	r24, r25
    12bc:	80 93 f2 00 	sts	0x00F2, r24
    12c0:	92 81       	ldd	r25, Z+2	; 0x02
    12c2:	92 95       	swap	r25
    12c4:	96 95       	lsr	r25
    12c6:	97 70       	andi	r25, 0x07	; 7
    12c8:	83 81       	ldd	r24, Z+3	; 0x03
    12ca:	88 0f       	add	r24, r24
    12cc:	88 0f       	add	r24, r24
    12ce:	88 0f       	add	r24, r24
    12d0:	89 0f       	add	r24, r25
    12d2:	80 93 f1 00 	sts	0x00F1, r24
    12d6:	82 81       	ldd	r24, Z+2	; 0x02
    12d8:	88 0f       	add	r24, r24
    12da:	88 0f       	add	r24, r24
    12dc:	88 0f       	add	r24, r24
    12de:	80 93 f0 00 	sts	0x00F0, r24
    12e2:	ef ee       	ldi	r30, 0xEF	; 239
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	80 81       	ld	r24, Z
    12e8:	80 61       	ori	r24, 0x10	; 16
    12ea:	80 83       	st	Z, r24
    12ec:	16 c0       	rjmp	.+44     	; 0x131a <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    12ee:	92 81       	ldd	r25, Z+2	; 0x02
    12f0:	96 95       	lsr	r25
    12f2:	96 95       	lsr	r25
    12f4:	96 95       	lsr	r25
    12f6:	83 81       	ldd	r24, Z+3	; 0x03
    12f8:	82 95       	swap	r24
    12fa:	88 0f       	add	r24, r24
    12fc:	80 7e       	andi	r24, 0xE0	; 224
    12fe:	89 0f       	add	r24, r25
    1300:	80 93 f3 00 	sts	0x00F3, r24
    1304:	82 81       	ldd	r24, Z+2	; 0x02
    1306:	82 95       	swap	r24
    1308:	88 0f       	add	r24, r24
    130a:	80 7e       	andi	r24, 0xE0	; 224
    130c:	80 93 f2 00 	sts	0x00F2, r24
    1310:	ef ee       	ldi	r30, 0xEF	; 239
    1312:	f0 e0       	ldi	r31, 0x00	; 0
    1314:	80 81       	ld	r24, Z
    1316:	8f 7e       	andi	r24, 0xEF	; 239
    1318:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    131a:	c8 01       	movw	r24, r16
    131c:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <get_idmask>
    1320:	dc 01       	movw	r26, r24
    1322:	cb 01       	movw	r24, r22
    1324:	89 83       	std	Y+1, r24	; 0x01
    1326:	9a 83       	std	Y+2, r25	; 0x02
    1328:	ab 83       	std	Y+3, r26	; 0x03
    132a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    132c:	9b 81       	ldd	r25, Y+3	; 0x03
    132e:	92 95       	swap	r25
    1330:	96 95       	lsr	r25
    1332:	97 70       	andi	r25, 0x07	; 7
    1334:	8c 81       	ldd	r24, Y+4	; 0x04
    1336:	88 0f       	add	r24, r24
    1338:	88 0f       	add	r24, r24
    133a:	88 0f       	add	r24, r24
    133c:	89 0f       	add	r24, r25
    133e:	80 93 f7 00 	sts	0x00F7, r24
    1342:	9a 81       	ldd	r25, Y+2	; 0x02
    1344:	92 95       	swap	r25
    1346:	96 95       	lsr	r25
    1348:	97 70       	andi	r25, 0x07	; 7
    134a:	8b 81       	ldd	r24, Y+3	; 0x03
    134c:	88 0f       	add	r24, r24
    134e:	88 0f       	add	r24, r24
    1350:	88 0f       	add	r24, r24
    1352:	89 0f       	add	r24, r25
    1354:	80 93 f6 00 	sts	0x00F6, r24
    1358:	99 81       	ldd	r25, Y+1	; 0x01
    135a:	92 95       	swap	r25
    135c:	96 95       	lsr	r25
    135e:	97 70       	andi	r25, 0x07	; 7
    1360:	8a 81       	ldd	r24, Y+2	; 0x02
    1362:	88 0f       	add	r24, r24
    1364:	88 0f       	add	r24, r24
    1366:	88 0f       	add	r24, r24
    1368:	89 0f       	add	r24, r25
    136a:	80 93 f5 00 	sts	0x00F5, r24
    136e:	89 81       	ldd	r24, Y+1	; 0x01
    1370:	88 0f       	add	r24, r24
    1372:	88 0f       	add	r24, r24
    1374:	88 0f       	add	r24, r24
    1376:	44 ef       	ldi	r20, 0xF4	; 244
    1378:	50 e0       	ldi	r21, 0x00	; 0
    137a:	fa 01       	movw	r30, r20
    137c:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    137e:	ef ee       	ldi	r30, 0xEF	; 239
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	90 81       	ld	r25, Z
    1384:	d8 01       	movw	r26, r16
    1386:	16 96       	adiw	r26, 0x06	; 6
    1388:	8c 91       	ld	r24, X
    138a:	16 97       	sbiw	r26, 0x06	; 6
    138c:	89 2b       	or	r24, r25
    138e:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1390:	81 e0       	ldi	r24, 0x01	; 1
    1392:	1e 96       	adiw	r26, 0x0e	; 14
    1394:	8c 93       	st	X, r24
    1396:	da 01       	movw	r26, r20
    1398:	8c 91       	ld	r24, X
    139a:	84 60       	ori	r24, 0x04	; 4
    139c:	8c 93       	st	X, r24
    139e:	80 ef       	ldi	r24, 0xF0	; 240
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	dc 01       	movw	r26, r24
    13a4:	2c 91       	ld	r18, X
    13a6:	24 60       	ori	r18, 0x04	; 4
    13a8:	2c 93       	st	X, r18
          Can_clear_rplv();
    13aa:	80 81       	ld	r24, Z
    13ac:	8f 7d       	andi	r24, 0xDF	; 223
    13ae:	80 83       	st	Z, r24
          Can_set_idemsk();
    13b0:	da 01       	movw	r26, r20
    13b2:	8c 91       	ld	r24, X
    13b4:	81 60       	ori	r24, 0x01	; 1
    13b6:	8c 93       	st	X, r24
          Can_config_rx();       
    13b8:	80 81       	ld	r24, Z
    13ba:	8f 73       	andi	r24, 0x3F	; 63
    13bc:	80 83       	st	Z, r24
    13be:	80 81       	ld	r24, Z
    13c0:	80 68       	ori	r24, 0x80	; 128
    13c2:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13c4:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    13c6:	1f c1       	rjmp	.+574    	; 0x1606 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    13c8:	80 e0       	ldi	r24, 0x00	; 0
    13ca:	2a ef       	ldi	r18, 0xFA	; 250
    13cc:	30 e0       	ldi	r19, 0x00	; 0
    13ce:	f8 01       	movw	r30, r16
    13d0:	a7 81       	ldd	r26, Z+7	; 0x07
    13d2:	b0 85       	ldd	r27, Z+8	; 0x08
    13d4:	a8 0f       	add	r26, r24
    13d6:	b1 1d       	adc	r27, r1
    13d8:	9c 91       	ld	r25, X
    13da:	d9 01       	movw	r26, r18
    13dc:	9c 93       	st	X, r25
    13de:	8f 5f       	subi	r24, 0xFF	; 255
    13e0:	96 81       	ldd	r25, Z+6	; 0x06
    13e2:	89 17       	cp	r24, r25
    13e4:	a0 f3       	brcs	.-24     	; 0x13ce <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    13e6:	8f ef       	ldi	r24, 0xFF	; 255
    13e8:	9f ef       	ldi	r25, 0xFF	; 255
    13ea:	dc 01       	movw	r26, r24
    13ec:	89 83       	std	Y+1, r24	; 0x01
    13ee:	9a 83       	std	Y+2, r25	; 0x02
    13f0:	ab 83       	std	Y+3, r26	; 0x03
    13f2:	bc 83       	std	Y+4, r27	; 0x04
    13f4:	9b 81       	ldd	r25, Y+3	; 0x03
    13f6:	92 95       	swap	r25
    13f8:	96 95       	lsr	r25
    13fa:	97 70       	andi	r25, 0x07	; 7
    13fc:	8c 81       	ldd	r24, Y+4	; 0x04
    13fe:	88 0f       	add	r24, r24
    1400:	88 0f       	add	r24, r24
    1402:	88 0f       	add	r24, r24
    1404:	89 0f       	add	r24, r25
    1406:	80 93 f7 00 	sts	0x00F7, r24
    140a:	9a 81       	ldd	r25, Y+2	; 0x02
    140c:	92 95       	swap	r25
    140e:	96 95       	lsr	r25
    1410:	97 70       	andi	r25, 0x07	; 7
    1412:	8b 81       	ldd	r24, Y+3	; 0x03
    1414:	88 0f       	add	r24, r24
    1416:	88 0f       	add	r24, r24
    1418:	88 0f       	add	r24, r24
    141a:	89 0f       	add	r24, r25
    141c:	80 93 f6 00 	sts	0x00F6, r24
    1420:	99 81       	ldd	r25, Y+1	; 0x01
    1422:	92 95       	swap	r25
    1424:	96 95       	lsr	r25
    1426:	97 70       	andi	r25, 0x07	; 7
    1428:	8a 81       	ldd	r24, Y+2	; 0x02
    142a:	88 0f       	add	r24, r24
    142c:	88 0f       	add	r24, r24
    142e:	88 0f       	add	r24, r24
    1430:	89 0f       	add	r24, r25
    1432:	80 93 f5 00 	sts	0x00F5, r24
    1436:	89 81       	ldd	r24, Y+1	; 0x01
    1438:	88 0f       	add	r24, r24
    143a:	88 0f       	add	r24, r24
    143c:	88 0f       	add	r24, r24
    143e:	44 ef       	ldi	r20, 0xF4	; 244
    1440:	50 e0       	ldi	r21, 0x00	; 0
    1442:	fa 01       	movw	r30, r20
    1444:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1446:	ef ee       	ldi	r30, 0xEF	; 239
    1448:	f0 e0       	ldi	r31, 0x00	; 0
    144a:	90 81       	ld	r25, Z
    144c:	d8 01       	movw	r26, r16
    144e:	16 96       	adiw	r26, 0x06	; 6
    1450:	8c 91       	ld	r24, X
    1452:	16 97       	sbiw	r26, 0x06	; 6
    1454:	89 2b       	or	r24, r25
    1456:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1458:	81 e0       	ldi	r24, 0x01	; 1
    145a:	1e 96       	adiw	r26, 0x0e	; 14
    145c:	8c 93       	st	X, r24
    145e:	da 01       	movw	r26, r20
    1460:	8c 91       	ld	r24, X
    1462:	84 60       	ori	r24, 0x04	; 4
    1464:	8c 93       	st	X, r24
    1466:	80 ef       	ldi	r24, 0xF0	; 240
    1468:	90 e0       	ldi	r25, 0x00	; 0
    146a:	dc 01       	movw	r26, r24
    146c:	2c 91       	ld	r18, X
    146e:	24 60       	ori	r18, 0x04	; 4
    1470:	2c 93       	st	X, r18
          Can_set_rplv();
    1472:	80 81       	ld	r24, Z
    1474:	80 62       	ori	r24, 0x20	; 32
    1476:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1478:	da 01       	movw	r26, r20
    147a:	8c 91       	ld	r24, X
    147c:	8e 7f       	andi	r24, 0xFE	; 254
    147e:	8c 93       	st	X, r24
          Can_config_rx();       
    1480:	80 81       	ld	r24, Z
    1482:	8f 73       	andi	r24, 0x3F	; 63
    1484:	80 83       	st	Z, r24
    1486:	80 81       	ld	r24, Z
    1488:	80 68       	ori	r24, 0x80	; 128
    148a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    148c:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    148e:	bb c0       	rjmp	.+374    	; 0x1606 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1490:	f8 01       	movw	r30, r16
    1492:	87 85       	ldd	r24, Z+15	; 0x0f
    1494:	88 23       	and	r24, r24
    1496:	69 f1       	breq	.+90     	; 0x14f2 <can_cmd+0xa8e>
    1498:	94 81       	ldd	r25, Z+4	; 0x04
    149a:	92 95       	swap	r25
    149c:	96 95       	lsr	r25
    149e:	97 70       	andi	r25, 0x07	; 7
    14a0:	85 81       	ldd	r24, Z+5	; 0x05
    14a2:	88 0f       	add	r24, r24
    14a4:	88 0f       	add	r24, r24
    14a6:	88 0f       	add	r24, r24
    14a8:	89 0f       	add	r24, r25
    14aa:	80 93 f3 00 	sts	0x00F3, r24
    14ae:	93 81       	ldd	r25, Z+3	; 0x03
    14b0:	92 95       	swap	r25
    14b2:	96 95       	lsr	r25
    14b4:	97 70       	andi	r25, 0x07	; 7
    14b6:	84 81       	ldd	r24, Z+4	; 0x04
    14b8:	88 0f       	add	r24, r24
    14ba:	88 0f       	add	r24, r24
    14bc:	88 0f       	add	r24, r24
    14be:	89 0f       	add	r24, r25
    14c0:	80 93 f2 00 	sts	0x00F2, r24
    14c4:	92 81       	ldd	r25, Z+2	; 0x02
    14c6:	92 95       	swap	r25
    14c8:	96 95       	lsr	r25
    14ca:	97 70       	andi	r25, 0x07	; 7
    14cc:	83 81       	ldd	r24, Z+3	; 0x03
    14ce:	88 0f       	add	r24, r24
    14d0:	88 0f       	add	r24, r24
    14d2:	88 0f       	add	r24, r24
    14d4:	89 0f       	add	r24, r25
    14d6:	80 93 f1 00 	sts	0x00F1, r24
    14da:	82 81       	ldd	r24, Z+2	; 0x02
    14dc:	88 0f       	add	r24, r24
    14de:	88 0f       	add	r24, r24
    14e0:	88 0f       	add	r24, r24
    14e2:	80 93 f0 00 	sts	0x00F0, r24
    14e6:	ef ee       	ldi	r30, 0xEF	; 239
    14e8:	f0 e0       	ldi	r31, 0x00	; 0
    14ea:	80 81       	ld	r24, Z
    14ec:	80 61       	ori	r24, 0x10	; 16
    14ee:	80 83       	st	Z, r24
    14f0:	16 c0       	rjmp	.+44     	; 0x151e <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    14f2:	92 81       	ldd	r25, Z+2	; 0x02
    14f4:	96 95       	lsr	r25
    14f6:	96 95       	lsr	r25
    14f8:	96 95       	lsr	r25
    14fa:	83 81       	ldd	r24, Z+3	; 0x03
    14fc:	82 95       	swap	r24
    14fe:	88 0f       	add	r24, r24
    1500:	80 7e       	andi	r24, 0xE0	; 224
    1502:	89 0f       	add	r24, r25
    1504:	80 93 f3 00 	sts	0x00F3, r24
    1508:	82 81       	ldd	r24, Z+2	; 0x02
    150a:	82 95       	swap	r24
    150c:	88 0f       	add	r24, r24
    150e:	80 7e       	andi	r24, 0xE0	; 224
    1510:	80 93 f2 00 	sts	0x00F2, r24
    1514:	ef ee       	ldi	r30, 0xEF	; 239
    1516:	f0 e0       	ldi	r31, 0x00	; 0
    1518:	80 81       	ld	r24, Z
    151a:	8f 7e       	andi	r24, 0xEF	; 239
    151c:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    151e:	f8 01       	movw	r30, r16
    1520:	86 81       	ldd	r24, Z+6	; 0x06
    1522:	88 23       	and	r24, r24
    1524:	79 f0       	breq	.+30     	; 0x1544 <can_cmd+0xae0>
    1526:	80 e0       	ldi	r24, 0x00	; 0
    1528:	2a ef       	ldi	r18, 0xFA	; 250
    152a:	30 e0       	ldi	r19, 0x00	; 0
    152c:	f8 01       	movw	r30, r16
    152e:	a7 81       	ldd	r26, Z+7	; 0x07
    1530:	b0 85       	ldd	r27, Z+8	; 0x08
    1532:	a8 0f       	add	r26, r24
    1534:	b1 1d       	adc	r27, r1
    1536:	9c 91       	ld	r25, X
    1538:	d9 01       	movw	r26, r18
    153a:	9c 93       	st	X, r25
    153c:	8f 5f       	subi	r24, 0xFF	; 255
    153e:	96 81       	ldd	r25, Z+6	; 0x06
    1540:	89 17       	cp	r24, r25
    1542:	a0 f3       	brcs	.-24     	; 0x152c <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1544:	c8 01       	movw	r24, r16
    1546:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <get_idmask>
    154a:	dc 01       	movw	r26, r24
    154c:	cb 01       	movw	r24, r22
    154e:	89 83       	std	Y+1, r24	; 0x01
    1550:	9a 83       	std	Y+2, r25	; 0x02
    1552:	ab 83       	std	Y+3, r26	; 0x03
    1554:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1556:	9b 81       	ldd	r25, Y+3	; 0x03
    1558:	92 95       	swap	r25
    155a:	96 95       	lsr	r25
    155c:	97 70       	andi	r25, 0x07	; 7
    155e:	8c 81       	ldd	r24, Y+4	; 0x04
    1560:	88 0f       	add	r24, r24
    1562:	88 0f       	add	r24, r24
    1564:	88 0f       	add	r24, r24
    1566:	89 0f       	add	r24, r25
    1568:	80 93 f7 00 	sts	0x00F7, r24
    156c:	9a 81       	ldd	r25, Y+2	; 0x02
    156e:	92 95       	swap	r25
    1570:	96 95       	lsr	r25
    1572:	97 70       	andi	r25, 0x07	; 7
    1574:	8b 81       	ldd	r24, Y+3	; 0x03
    1576:	88 0f       	add	r24, r24
    1578:	88 0f       	add	r24, r24
    157a:	88 0f       	add	r24, r24
    157c:	89 0f       	add	r24, r25
    157e:	80 93 f6 00 	sts	0x00F6, r24
    1582:	99 81       	ldd	r25, Y+1	; 0x01
    1584:	92 95       	swap	r25
    1586:	96 95       	lsr	r25
    1588:	97 70       	andi	r25, 0x07	; 7
    158a:	8a 81       	ldd	r24, Y+2	; 0x02
    158c:	88 0f       	add	r24, r24
    158e:	88 0f       	add	r24, r24
    1590:	88 0f       	add	r24, r24
    1592:	89 0f       	add	r24, r25
    1594:	80 93 f5 00 	sts	0x00F5, r24
    1598:	89 81       	ldd	r24, Y+1	; 0x01
    159a:	88 0f       	add	r24, r24
    159c:	88 0f       	add	r24, r24
    159e:	88 0f       	add	r24, r24
    15a0:	44 ef       	ldi	r20, 0xF4	; 244
    15a2:	50 e0       	ldi	r21, 0x00	; 0
    15a4:	fa 01       	movw	r30, r20
    15a6:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    15a8:	ef ee       	ldi	r30, 0xEF	; 239
    15aa:	f0 e0       	ldi	r31, 0x00	; 0
    15ac:	90 81       	ld	r25, Z
    15ae:	d8 01       	movw	r26, r16
    15b0:	16 96       	adiw	r26, 0x06	; 6
    15b2:	8c 91       	ld	r24, X
    15b4:	16 97       	sbiw	r26, 0x06	; 6
    15b6:	89 2b       	or	r24, r25
    15b8:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    15ba:	81 e0       	ldi	r24, 0x01	; 1
    15bc:	1e 96       	adiw	r26, 0x0e	; 14
    15be:	8c 93       	st	X, r24
    15c0:	da 01       	movw	r26, r20
    15c2:	8c 91       	ld	r24, X
    15c4:	84 60       	ori	r24, 0x04	; 4
    15c6:	8c 93       	st	X, r24
    15c8:	80 ef       	ldi	r24, 0xF0	; 240
    15ca:	90 e0       	ldi	r25, 0x00	; 0
    15cc:	dc 01       	movw	r26, r24
    15ce:	2c 91       	ld	r18, X
    15d0:	24 60       	ori	r18, 0x04	; 4
    15d2:	2c 93       	st	X, r18
          Can_set_rplv();
    15d4:	80 81       	ld	r24, Z
    15d6:	80 62       	ori	r24, 0x20	; 32
    15d8:	80 83       	st	Z, r24
          Can_set_idemsk();
    15da:	da 01       	movw	r26, r20
    15dc:	8c 91       	ld	r24, X
    15de:	81 60       	ori	r24, 0x01	; 1
    15e0:	8c 93       	st	X, r24
          Can_config_rx();       
    15e2:	80 81       	ld	r24, Z
    15e4:	8f 73       	andi	r24, 0x3F	; 63
    15e6:	80 83       	st	Z, r24
    15e8:	80 81       	ld	r24, Z
    15ea:	80 68       	ori	r24, 0x80	; 128
    15ec:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15ee:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    15f0:	0a c0       	rjmp	.+20     	; 0x1606 <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    15f2:	f8 01       	movw	r30, r16
    15f4:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15f6:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    15f8:	06 c0       	rjmp	.+12     	; 0x1606 <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    15fa:	8f e1       	ldi	r24, 0x1F	; 31
    15fc:	d8 01       	movw	r26, r16
    15fe:	19 96       	adiw	r26, 0x09	; 9
    1600:	8c 93       	st	X, r24
    1602:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1604:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1606:	0f 90       	pop	r0
    1608:	0f 90       	pop	r0
    160a:	0f 90       	pop	r0
    160c:	0f 90       	pop	r0
    160e:	df 91       	pop	r29
    1610:	cf 91       	pop	r28
    1612:	1f 91       	pop	r17
    1614:	0f 91       	pop	r16
    1616:	08 95       	ret

00001618 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1618:	ef 92       	push	r14
    161a:	ff 92       	push	r15
    161c:	1f 93       	push	r17
    161e:	cf 93       	push	r28
    1620:	df 93       	push	r29
    1622:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1624:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1626:	88 23       	and	r24, r24
    1628:	09 f4       	brne	.+2      	; 0x162c <can_get_status+0x14>
    162a:	96 c0       	rjmp	.+300    	; 0x1758 <can_get_status+0x140>
    162c:	8f 31       	cpi	r24, 0x1F	; 31
    162e:	09 f4       	brne	.+2      	; 0x1632 <can_get_status+0x1a>
    1630:	95 c0       	rjmp	.+298    	; 0x175c <can_get_status+0x144>
    1632:	8f 3f       	cpi	r24, 0xFF	; 255
    1634:	09 f4       	brne	.+2      	; 0x1638 <can_get_status+0x20>
    1636:	94 c0       	rjmp	.+296    	; 0x1760 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1638:	88 81       	ld	r24, Y
    163a:	82 95       	swap	r24
    163c:	80 7f       	andi	r24, 0xF0	; 240
    163e:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1642:	0e 94 a0 02 	call	0x540	; 0x540 <can_get_mob_status>
    1646:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1648:	80 32       	cpi	r24, 0x20	; 32
    164a:	61 f0       	breq	.+24     	; 0x1664 <can_get_status+0x4c>
    164c:	81 32       	cpi	r24, 0x21	; 33
    164e:	20 f4       	brcc	.+8      	; 0x1658 <can_get_status+0x40>
    1650:	88 23       	and	r24, r24
    1652:	09 f4       	brne	.+2      	; 0x1656 <can_get_status+0x3e>
    1654:	87 c0       	rjmp	.+270    	; 0x1764 <can_get_status+0x14c>
    1656:	76 c0       	rjmp	.+236    	; 0x1744 <can_get_status+0x12c>
    1658:	80 34       	cpi	r24, 0x40	; 64
    165a:	09 f4       	brne	.+2      	; 0x165e <can_get_status+0x46>
    165c:	68 c0       	rjmp	.+208    	; 0x172e <can_get_status+0x116>
    165e:	80 3a       	cpi	r24, 0xA0	; 160
    1660:	09 f0       	breq	.+2      	; 0x1664 <can_get_status+0x4c>
    1662:	70 c0       	rjmp	.+224    	; 0x1744 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1664:	0f 2e       	mov	r0, r31
    1666:	ff ee       	ldi	r31, 0xEF	; 239
    1668:	ef 2e       	mov	r14, r31
    166a:	ff 24       	eor	r15, r15
    166c:	f0 2d       	mov	r31, r0
    166e:	f7 01       	movw	r30, r14
    1670:	80 81       	ld	r24, Z
    1672:	8f 70       	andi	r24, 0x0F	; 15
    1674:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1676:	8f 81       	ldd	r24, Y+7	; 0x07
    1678:	98 85       	ldd	r25, Y+8	; 0x08
    167a:	0e 94 b3 02 	call	0x566	; 0x566 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    167e:	80 91 f0 00 	lds	r24, 0x00F0
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	84 70       	andi	r24, 0x04	; 4
    1686:	90 70       	andi	r25, 0x00	; 0
    1688:	95 95       	asr	r25
    168a:	87 95       	ror	r24
    168c:	95 95       	asr	r25
    168e:	87 95       	ror	r24
    1690:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1692:	f7 01       	movw	r30, r14
    1694:	80 81       	ld	r24, Z
    1696:	84 ff       	sbrs	r24, 4
    1698:	2d c0       	rjmp	.+90     	; 0x16f4 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    169a:	81 e0       	ldi	r24, 0x01	; 1
    169c:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    169e:	e3 ef       	ldi	r30, 0xF3	; 243
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	80 81       	ld	r24, Z
    16a4:	86 95       	lsr	r24
    16a6:	86 95       	lsr	r24
    16a8:	86 95       	lsr	r24
    16aa:	8d 83       	std	Y+5, r24	; 0x05
    16ac:	a2 ef       	ldi	r26, 0xF2	; 242
    16ae:	b0 e0       	ldi	r27, 0x00	; 0
    16b0:	8c 91       	ld	r24, X
    16b2:	90 81       	ld	r25, Z
    16b4:	92 95       	swap	r25
    16b6:	99 0f       	add	r25, r25
    16b8:	90 7e       	andi	r25, 0xE0	; 224
    16ba:	86 95       	lsr	r24
    16bc:	86 95       	lsr	r24
    16be:	86 95       	lsr	r24
    16c0:	89 0f       	add	r24, r25
    16c2:	8c 83       	std	Y+4, r24	; 0x04
    16c4:	e1 ef       	ldi	r30, 0xF1	; 241
    16c6:	f0 e0       	ldi	r31, 0x00	; 0
    16c8:	80 81       	ld	r24, Z
    16ca:	9c 91       	ld	r25, X
    16cc:	92 95       	swap	r25
    16ce:	99 0f       	add	r25, r25
    16d0:	90 7e       	andi	r25, 0xE0	; 224
    16d2:	86 95       	lsr	r24
    16d4:	86 95       	lsr	r24
    16d6:	86 95       	lsr	r24
    16d8:	89 0f       	add	r24, r25
    16da:	8b 83       	std	Y+3, r24	; 0x03
    16dc:	80 91 f0 00 	lds	r24, 0x00F0
    16e0:	90 81       	ld	r25, Z
    16e2:	92 95       	swap	r25
    16e4:	99 0f       	add	r25, r25
    16e6:	90 7e       	andi	r25, 0xE0	; 224
    16e8:	86 95       	lsr	r24
    16ea:	86 95       	lsr	r24
    16ec:	86 95       	lsr	r24
    16ee:	89 0f       	add	r24, r25
    16f0:	8a 83       	std	Y+2, r24	; 0x02
    16f2:	13 c0       	rjmp	.+38     	; 0x171a <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    16f4:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    16f6:	e3 ef       	ldi	r30, 0xF3	; 243
    16f8:	f0 e0       	ldi	r31, 0x00	; 0
    16fa:	80 81       	ld	r24, Z
    16fc:	82 95       	swap	r24
    16fe:	86 95       	lsr	r24
    1700:	87 70       	andi	r24, 0x07	; 7
    1702:	8b 83       	std	Y+3, r24	; 0x03
    1704:	80 91 f2 00 	lds	r24, 0x00F2
    1708:	90 81       	ld	r25, Z
    170a:	99 0f       	add	r25, r25
    170c:	99 0f       	add	r25, r25
    170e:	99 0f       	add	r25, r25
    1710:	82 95       	swap	r24
    1712:	86 95       	lsr	r24
    1714:	87 70       	andi	r24, 0x07	; 7
    1716:	89 0f       	add	r24, r25
    1718:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    171a:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    171c:	ef ee       	ldi	r30, 0xEF	; 239
    171e:	f0 e0       	ldi	r31, 0x00	; 0
    1720:	80 81       	ld	r24, Z
    1722:	8f 73       	andi	r24, 0x3F	; 63
    1724:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1726:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    172a:	80 e0       	ldi	r24, 0x00	; 0
            break;
    172c:	1c c0       	rjmp	.+56     	; 0x1766 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    172e:	80 e4       	ldi	r24, 0x40	; 64
    1730:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1732:	ef ee       	ldi	r30, 0xEF	; 239
    1734:	f0 e0       	ldi	r31, 0x00	; 0
    1736:	80 81       	ld	r24, Z
    1738:	8f 73       	andi	r24, 0x3F	; 63
    173a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    173c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1740:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1742:	11 c0       	rjmp	.+34     	; 0x1766 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1744:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1746:	ef ee       	ldi	r30, 0xEF	; 239
    1748:	f0 e0       	ldi	r31, 0x00	; 0
    174a:	80 81       	ld	r24, Z
    174c:	8f 73       	andi	r24, 0x3F	; 63
    174e:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1750:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1754:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1756:	07 c0       	rjmp	.+14     	; 0x1766 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1758:	82 e0       	ldi	r24, 0x02	; 2
    175a:	05 c0       	rjmp	.+10     	; 0x1766 <can_get_status+0x14e>
    175c:	82 e0       	ldi	r24, 0x02	; 2
    175e:	03 c0       	rjmp	.+6      	; 0x1766 <can_get_status+0x14e>
    1760:	82 e0       	ldi	r24, 0x02	; 2
    1762:	01 c0       	rjmp	.+2      	; 0x1766 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1764:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1766:	df 91       	pop	r29
    1768:	cf 91       	pop	r28
    176a:	1f 91       	pop	r17
    176c:	ff 90       	pop	r15
    176e:	ef 90       	pop	r14
    1770:	08 95       	ret

00001772 <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    1772:	fc 01       	movw	r30, r24
    1774:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    1776:	86 2f       	mov	r24, r22
    1778:	64 e6       	ldi	r22, 0x64	; 100
    177a:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    177e:	48 2f       	mov	r20, r24
    1780:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    1782:	2a e0       	ldi	r18, 0x0A	; 10
    1784:	83 2f       	mov	r24, r19
    1786:	62 2f       	mov	r22, r18
    1788:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    178c:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1790:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    1792:	40 33       	cpi	r20, 0x30	; 48
    1794:	31 f4       	brne	.+12     	; 0x17a2 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    1796:	90 33       	cpi	r25, 0x30	; 48
    1798:	11 f0       	breq	.+4      	; 0x179e <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    179a:	40 e2       	ldi	r20, 0x20	; 32
    179c:	02 c0       	rjmp	.+4      	; 0x17a2 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    179e:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    17a0:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    17a2:	20 e2       	ldi	r18, 0x20	; 32
    17a4:	20 83       	st	Z, r18
    17a6:	21 83       	std	Z+1, r18	; 0x01
    17a8:	22 83       	std	Z+2, r18	; 0x02
    17aa:	23 83       	std	Z+3, r18	; 0x03
    17ac:	24 83       	std	Z+4, r18	; 0x04
    17ae:	25 83       	std	Z+5, r18	; 0x05
    17b0:	26 83       	std	Z+6, r18	; 0x06
    17b2:	27 83       	std	Z+7, r18	; 0x07
    17b4:	40 87       	std	Z+8, r20	; 0x08
    17b6:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    17b8:	83 2f       	mov	r24, r19
    17ba:	6a e0       	ldi	r22, 0x0A	; 10
    17bc:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    17c0:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    17c2:	92 87       	std	Z+10, r25	; 0x0a
    17c4:	85 e2       	ldi	r24, 0x25	; 37
    17c6:	83 87       	std	Z+11, r24	; 0x0b
    17c8:	24 87       	std	Z+12, r18	; 0x0c
    17ca:	25 87       	std	Z+13, r18	; 0x0d
    17cc:	26 87       	std	Z+14, r18	; 0x0e
    17ce:	27 87       	std	Z+15, r18	; 0x0f
    17d0:	20 8b       	std	Z+16, r18	; 0x10
    17d2:	21 8b       	std	Z+17, r18	; 0x11
    17d4:	22 8b       	std	Z+18, r18	; 0x12
    17d6:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    17d8:	08 95       	ret

000017da <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    17da:	cf 93       	push	r28
    17dc:	fc 01       	movw	r30, r24
    17de:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    17e0:	c4 e6       	ldi	r28, 0x64	; 100
    17e2:	86 2f       	mov	r24, r22
    17e4:	6c 2f       	mov	r22, r28
    17e6:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    17ea:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    17ec:	80 83       	st	Z, r24
    17ee:	be e2       	ldi	r27, 0x2E	; 46
    17f0:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    17f2:	5a e0       	ldi	r21, 0x0A	; 10
    17f4:	83 2f       	mov	r24, r19
    17f6:	65 2f       	mov	r22, r21
    17f8:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    17fc:	39 2f       	mov	r19, r25
    17fe:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1802:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1804:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1806:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1808:	33 83       	std	Z+3, r19	; 0x03
    180a:	a6 e5       	ldi	r26, 0x56	; 86
    180c:	a4 83       	std	Z+4, r26	; 0x04
    180e:	30 e2       	ldi	r19, 0x20	; 32
    1810:	35 83       	std	Z+5, r19	; 0x05
    1812:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1814:	84 2f       	mov	r24, r20
    1816:	6c 2f       	mov	r22, r28
    1818:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    181c:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    181e:	87 83       	std	Z+7, r24	; 0x07
    1820:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1822:	84 2f       	mov	r24, r20
    1824:	65 2f       	mov	r22, r21
    1826:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    182a:	49 2f       	mov	r20, r25
    182c:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1830:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1832:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1834:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1836:	42 87       	std	Z+10, r20	; 0x0a
    1838:	a3 87       	std	Z+11, r26	; 0x0b
    183a:	34 87       	std	Z+12, r19	; 0x0c
    183c:	35 87       	std	Z+13, r19	; 0x0d
    183e:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1840:	82 2f       	mov	r24, r18
    1842:	6c 2f       	mov	r22, r28
    1844:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1848:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    184a:	87 87       	std	Z+15, r24	; 0x0f
    184c:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    184e:	82 2f       	mov	r24, r18
    1850:	65 2f       	mov	r22, r21
    1852:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1856:	29 2f       	mov	r18, r25
    1858:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    185c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    185e:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1860:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1862:	22 8b       	std	Z+18, r18	; 0x12
    1864:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1866:	cf 91       	pop	r28
    1868:	08 95       	ret

0000186a <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    186a:	1f 93       	push	r17
    186c:	cf 93       	push	r28
    186e:	df 93       	push	r29
    1870:	cd b7       	in	r28, 0x3d	; 61
    1872:	de b7       	in	r29, 0x3e	; 62
    1874:	64 97       	sbiw	r28, 0x14	; 20
    1876:	0f b6       	in	r0, 0x3f	; 63
    1878:	f8 94       	cli
    187a:	de bf       	out	0x3e, r29	; 62
    187c:	0f be       	out	0x3f, r0	; 63
    187e:	cd bf       	out	0x3d, r28	; 61
    1880:	58 2f       	mov	r21, r24
    1882:	19 2f       	mov	r17, r25
    1884:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1886:	ce 01       	movw	r24, r28
    1888:	01 96       	adiw	r24, 0x01	; 1
    188a:	e0 e0       	ldi	r30, 0x00	; 0
    188c:	f1 e0       	ldi	r31, 0x01	; 1
    188e:	24 e1       	ldi	r18, 0x14	; 20
    1890:	01 90       	ld	r0, Z+
    1892:	dc 01       	movw	r26, r24
    1894:	0d 92       	st	X+, r0
    1896:	cd 01       	movw	r24, r26
    1898:	21 50       	subi	r18, 0x01	; 1
    189a:	d1 f7       	brne	.-12     	; 0x1890 <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    189c:	84 2f       	mov	r24, r20
    189e:	6a e0       	ldi	r22, 0x0A	; 10
    18a0:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    18a4:	b8 2f       	mov	r27, r24
    18a6:	6b e0       	ldi	r22, 0x0B	; 11
    18a8:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    18ac:	29 2f       	mov	r18, r25
    18ae:	30 e0       	ldi	r19, 0x00	; 0
    18b0:	12 16       	cp	r1, r18
    18b2:	13 06       	cpc	r1, r19
    18b4:	44 f0       	brlt	.+16     	; 0x18c6 <display_make_display_line_percent_bar+0x5c>
    18b6:	20 e0       	ldi	r18, 0x00	; 0
    18b8:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    18ba:	fe 01       	movw	r30, r28
    18bc:	e2 0f       	add	r30, r18
    18be:	f3 1f       	adc	r31, r19
    18c0:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    18c2:	8a e2       	ldi	r24, 0x2A	; 42
    18c4:	0f c0       	rjmp	.+30     	; 0x18e4 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    18c6:	fe 01       	movw	r30, r28
    18c8:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    18ca:	bf 01       	movw	r22, r30
    18cc:	69 0f       	add	r22, r25
    18ce:	71 1d       	adc	r23, r1
    18d0:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    18d2:	66 e1       	ldi	r22, 0x16	; 22
    18d4:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    18d6:	e8 17       	cp	r30, r24
    18d8:	f9 07       	cpc	r31, r25
    18da:	e1 f7       	brne	.-8      	; 0x18d4 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    18dc:	2a 30       	cpi	r18, 0x0A	; 10
    18de:	31 05       	cpc	r19, r1
    18e0:	64 f3       	brlt	.-40     	; 0x18ba <display_make_display_line_percent_bar+0x50>
    18e2:	06 c0       	rjmp	.+12     	; 0x18f0 <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    18e4:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    18e6:	2f 5f       	subi	r18, 0xFF	; 255
    18e8:	3f 4f       	sbci	r19, 0xFF	; 255
    18ea:	2a 30       	cpi	r18, 0x0A	; 10
    18ec:	31 05       	cpc	r19, r1
    18ee:	d4 f3       	brlt	.-12     	; 0x18e4 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    18f0:	44 56       	subi	r20, 0x64	; 100
    18f2:	44 36       	cpi	r20, 0x64	; 100
    18f4:	30 f4       	brcc	.+12     	; 0x1902 <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    18f6:	fe 01       	movw	r30, r28
    18f8:	e2 0f       	add	r30, r18
    18fa:	f3 1f       	adc	r31, r19
    18fc:	81 e3       	ldi	r24, 0x31	; 49
    18fe:	86 83       	std	Z+6, r24	; 0x06
    1900:	05 c0       	rjmp	.+10     	; 0x190c <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1902:	fe 01       	movw	r30, r28
    1904:	e2 0f       	add	r30, r18
    1906:	f3 1f       	adc	r31, r19
    1908:	80 e2       	ldi	r24, 0x20	; 32
    190a:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    190c:	fe 01       	movw	r30, r28
    190e:	e2 0f       	add	r30, r18
    1910:	f3 1f       	adc	r31, r19
    1912:	8b 2f       	mov	r24, r27
    1914:	6a e0       	ldi	r22, 0x0A	; 10
    1916:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    191a:	90 5d       	subi	r25, 0xD0	; 208
    191c:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    191e:	fe 01       	movw	r30, r28
    1920:	e2 0f       	add	r30, r18
    1922:	f3 1f       	adc	r31, r19
    1924:	80 e3       	ldi	r24, 0x30	; 48
    1926:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1928:	85 e2       	ldi	r24, 0x25	; 37
    192a:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    192c:	e5 2f       	mov	r30, r21
    192e:	f1 2f       	mov	r31, r17
    1930:	de 01       	movw	r26, r28
    1932:	11 96       	adiw	r26, 0x01	; 1
    1934:	84 e1       	ldi	r24, 0x14	; 20
    1936:	0d 90       	ld	r0, X+
    1938:	01 92       	st	Z+, r0
    193a:	81 50       	subi	r24, 0x01	; 1
    193c:	e1 f7       	brne	.-8      	; 0x1936 <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    193e:	64 96       	adiw	r28, 0x14	; 20
    1940:	0f b6       	in	r0, 0x3f	; 63
    1942:	f8 94       	cli
    1944:	de bf       	out	0x3e, r29	; 62
    1946:	0f be       	out	0x3f, r0	; 63
    1948:	cd bf       	out	0x3d, r28	; 61
    194a:	df 91       	pop	r29
    194c:	cf 91       	pop	r28
    194e:	1f 91       	pop	r17
    1950:	08 95       	ret

00001952 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1952:	cf 93       	push	r28
    1954:	fc 01       	movw	r30, r24
    1956:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1958:	c4 e6       	ldi	r28, 0x64	; 100
    195a:	86 2f       	mov	r24, r22
    195c:	6c 2f       	mov	r22, r28
    195e:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1962:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1964:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1966:	5a e0       	ldi	r21, 0x0A	; 10
    1968:	83 2f       	mov	r24, r19
    196a:	65 2f       	mov	r22, r21
    196c:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1970:	39 2f       	mov	r19, r25
    1972:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1976:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1978:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    197a:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    197c:	32 83       	std	Z+2, r19	; 0x02
    197e:	b0 eb       	ldi	r27, 0xB0	; 176
    1980:	b3 83       	std	Z+3, r27	; 0x03
    1982:	a3 e4       	ldi	r26, 0x43	; 67
    1984:	a4 83       	std	Z+4, r26	; 0x04
    1986:	30 e2       	ldi	r19, 0x20	; 32
    1988:	35 83       	std	Z+5, r19	; 0x05
    198a:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    198c:	84 2f       	mov	r24, r20
    198e:	6c 2f       	mov	r22, r28
    1990:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1994:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1996:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1998:	84 2f       	mov	r24, r20
    199a:	65 2f       	mov	r22, r21
    199c:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    19a0:	49 2f       	mov	r20, r25
    19a2:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    19a6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    19a8:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    19aa:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    19ac:	41 87       	std	Z+9, r20	; 0x09
    19ae:	b2 87       	std	Z+10, r27	; 0x0a
    19b0:	a3 87       	std	Z+11, r26	; 0x0b
    19b2:	34 87       	std	Z+12, r19	; 0x0c
    19b4:	35 87       	std	Z+13, r19	; 0x0d
    19b6:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    19b8:	82 2f       	mov	r24, r18
    19ba:	6c 2f       	mov	r22, r28
    19bc:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    19c0:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    19c2:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    19c4:	82 2f       	mov	r24, r18
    19c6:	65 2f       	mov	r22, r21
    19c8:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    19cc:	29 2f       	mov	r18, r25
    19ce:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    19d2:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    19d4:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    19d6:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    19d8:	21 8b       	std	Z+17, r18	; 0x11
    19da:	b2 8b       	std	Z+18, r27	; 0x12
    19dc:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    19de:	cf 91       	pop	r28
    19e0:	08 95       	ret

000019e2 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    19e2:	fc 01       	movw	r30, r24
    19e4:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    19e6:	20 e2       	ldi	r18, 0x20	; 32
    19e8:	20 83       	st	Z, r18
    19ea:	21 83       	std	Z+1, r18	; 0x01
    19ec:	22 83       	std	Z+2, r18	; 0x02
    19ee:	23 83       	std	Z+3, r18	; 0x03
    19f0:	24 83       	std	Z+4, r18	; 0x04
    19f2:	25 83       	std	Z+5, r18	; 0x05
    19f4:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    19f6:	86 2f       	mov	r24, r22
    19f8:	64 e6       	ldi	r22, 0x64	; 100
    19fa:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    19fe:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a00:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1a02:	3a e0       	ldi	r19, 0x0A	; 10
    1a04:	84 2f       	mov	r24, r20
    1a06:	63 2f       	mov	r22, r19
    1a08:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1a0c:	49 2f       	mov	r20, r25
    1a0e:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1a12:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a14:	90 87       	std	Z+8, r25	; 0x08
    1a16:	8e e2       	ldi	r24, 0x2E	; 46
    1a18:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1a1a:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a1c:	42 87       	std	Z+10, r20	; 0x0a
    1a1e:	86 e5       	ldi	r24, 0x56	; 86
    1a20:	83 87       	std	Z+11, r24	; 0x0b
    1a22:	24 87       	std	Z+12, r18	; 0x0c
    1a24:	25 87       	std	Z+13, r18	; 0x0d
    1a26:	26 87       	std	Z+14, r18	; 0x0e
    1a28:	27 87       	std	Z+15, r18	; 0x0f
    1a2a:	20 8b       	std	Z+16, r18	; 0x10
    1a2c:	21 8b       	std	Z+17, r18	; 0x11
    1a2e:	22 8b       	std	Z+18, r18	; 0x12
    1a30:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1a32:	08 95       	ret

00001a34 <display_make_display_line_error>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error(char * dpl,uint8_t error_code){
    1a34:	cf 93       	push	r28
    1a36:	df 93       	push	r29
    1a38:	fc 01       	movw	r30, r24
    1a3a:	26 2f       	mov	r18, r22
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(error_code){
    1a3c:	64 30       	cpi	r22, 0x04	; 4
    1a3e:	09 f4       	brne	.+2      	; 0x1a42 <display_make_display_line_error+0xe>
    1a40:	40 c0       	rjmp	.+128    	; 0x1ac2 <display_make_display_line_error+0x8e>
    1a42:	65 30       	cpi	r22, 0x05	; 5
    1a44:	50 f4       	brcc	.+20     	; 0x1a5a <display_make_display_line_error+0x26>
    1a46:	61 30       	cpi	r22, 0x01	; 1
    1a48:	09 f1       	breq	.+66     	; 0x1a8c <display_make_display_line_error+0x58>
    1a4a:	61 30       	cpi	r22, 0x01	; 1
    1a4c:	b0 f0       	brcs	.+44     	; 0x1a7a <display_make_display_line_error+0x46>
    1a4e:	62 30       	cpi	r22, 0x02	; 2
    1a50:	31 f1       	breq	.+76     	; 0x1a9e <display_make_display_line_error+0x6a>
    1a52:	63 30       	cpi	r22, 0x03	; 3
    1a54:	09 f0       	breq	.+2      	; 0x1a58 <display_make_display_line_error+0x24>
    1a56:	61 c0       	rjmp	.+194    	; 0x1b1a <display_make_display_line_error+0xe6>
    1a58:	2b c0       	rjmp	.+86     	; 0x1ab0 <display_make_display_line_error+0x7c>
    1a5a:	67 30       	cpi	r22, 0x07	; 7
    1a5c:	09 f4       	brne	.+2      	; 0x1a60 <display_make_display_line_error+0x2c>
    1a5e:	43 c0       	rjmp	.+134    	; 0x1ae6 <display_make_display_line_error+0xb2>
    1a60:	68 30       	cpi	r22, 0x08	; 8
    1a62:	20 f4       	brcc	.+8      	; 0x1a6c <display_make_display_line_error+0x38>
    1a64:	65 30       	cpi	r22, 0x05	; 5
    1a66:	09 f0       	breq	.+2      	; 0x1a6a <display_make_display_line_error+0x36>
    1a68:	58 c0       	rjmp	.+176    	; 0x1b1a <display_make_display_line_error+0xe6>
    1a6a:	34 c0       	rjmp	.+104    	; 0x1ad4 <display_make_display_line_error+0xa0>
    1a6c:	6b 30       	cpi	r22, 0x0B	; 11
    1a6e:	09 f4       	brne	.+2      	; 0x1a72 <display_make_display_line_error+0x3e>
    1a70:	43 c0       	rjmp	.+134    	; 0x1af8 <display_make_display_line_error+0xc4>
    1a72:	6c 30       	cpi	r22, 0x0C	; 12
    1a74:	09 f0       	breq	.+2      	; 0x1a78 <display_make_display_line_error+0x44>
    1a76:	51 c0       	rjmp	.+162    	; 0x1b1a <display_make_display_line_error+0xe6>
    1a78:	48 c0       	rjmp	.+144    	; 0x1b0a <display_make_display_line_error+0xd6>
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1a7a:	dc 01       	movw	r26, r24
    1a7c:	c8 e0       	ldi	r28, 0x08	; 8
    1a7e:	d3 e0       	ldi	r29, 0x03	; 3
    1a80:	84 e1       	ldi	r24, 0x14	; 20
    1a82:	09 90       	ld	r0, Y+
    1a84:	0d 92       	st	X+, r0
    1a86:	81 50       	subi	r24, 0x01	; 1
    1a88:	e1 f7       	brne	.-8      	; 0x1a82 <display_make_display_line_error+0x4e>
    1a8a:	4f c0       	rjmp	.+158    	; 0x1b2a <display_make_display_line_error+0xf6>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1a8c:	dc 01       	movw	r26, r24
    1a8e:	c4 ef       	ldi	r28, 0xF4	; 244
    1a90:	d2 e0       	ldi	r29, 0x02	; 2
    1a92:	84 e1       	ldi	r24, 0x14	; 20
    1a94:	09 90       	ld	r0, Y+
    1a96:	0d 92       	st	X+, r0
    1a98:	81 50       	subi	r24, 0x01	; 1
    1a9a:	e1 f7       	brne	.-8      	; 0x1a94 <display_make_display_line_error+0x60>
    1a9c:	46 c0       	rjmp	.+140    	; 0x1b2a <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_MASTER:
			memcpy(dpl,display_line_error_pre_master,20);
    1a9e:	dc 01       	movw	r26, r24
    1aa0:	cc ec       	ldi	r28, 0xCC	; 204
    1aa2:	d2 e0       	ldi	r29, 0x02	; 2
    1aa4:	84 e1       	ldi	r24, 0x14	; 20
    1aa6:	09 90       	ld	r0, Y+
    1aa8:	0d 92       	st	X+, r0
    1aaa:	81 50       	subi	r24, 0x01	; 1
    1aac:	e1 f7       	brne	.-8      	; 0x1aa6 <display_make_display_line_error+0x72>
    1aae:	3d c0       	rjmp	.+122    	; 0x1b2a <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_unknown_code,20);
    1ab0:	dc 01       	movw	r26, r24
    1ab2:	c0 ee       	ldi	r28, 0xE0	; 224
    1ab4:	d2 e0       	ldi	r29, 0x02	; 2
    1ab6:	84 e1       	ldi	r24, 0x14	; 20
    1ab8:	09 90       	ld	r0, Y+
    1aba:	0d 92       	st	X+, r0
    1abc:	81 50       	subi	r24, 0x01	; 1
    1abe:	e1 f7       	brne	.-8      	; 0x1ab8 <display_make_display_line_error+0x84>
    1ac0:	34 c0       	rjmp	.+104    	; 0x1b2a <display_make_display_line_error+0xf6>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1ac2:	dc 01       	movw	r26, r24
    1ac4:	c4 ea       	ldi	r28, 0xA4	; 164
    1ac6:	d2 e0       	ldi	r29, 0x02	; 2
    1ac8:	84 e1       	ldi	r24, 0x14	; 20
    1aca:	09 90       	ld	r0, Y+
    1acc:	0d 92       	st	X+, r0
    1ace:	81 50       	subi	r24, 0x01	; 1
    1ad0:	e1 f7       	brne	.-8      	; 0x1aca <display_make_display_line_error+0x96>
    1ad2:	2b c0       	rjmp	.+86     	; 0x1b2a <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1ad4:	dc 01       	movw	r26, r24
    1ad6:	c0 e9       	ldi	r28, 0x90	; 144
    1ad8:	d2 e0       	ldi	r29, 0x02	; 2
    1ada:	84 e1       	ldi	r24, 0x14	; 20
    1adc:	09 90       	ld	r0, Y+
    1ade:	0d 92       	st	X+, r0
    1ae0:	81 50       	subi	r24, 0x01	; 1
    1ae2:	e1 f7       	brne	.-8      	; 0x1adc <display_make_display_line_error+0xa8>
    1ae4:	22 c0       	rjmp	.+68     	; 0x1b2a <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1ae6:	dc 01       	movw	r26, r24
    1ae8:	cc e7       	ldi	r28, 0x7C	; 124
    1aea:	d2 e0       	ldi	r29, 0x02	; 2
    1aec:	84 e1       	ldi	r24, 0x14	; 20
    1aee:	09 90       	ld	r0, Y+
    1af0:	0d 92       	st	X+, r0
    1af2:	81 50       	subi	r24, 0x01	; 1
    1af4:	e1 f7       	brne	.-8      	; 0x1aee <display_make_display_line_error+0xba>
    1af6:	19 c0       	rjmp	.+50     	; 0x1b2a <display_make_display_line_error+0xf6>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1af8:	dc 01       	movw	r26, r24
    1afa:	c8 e6       	ldi	r28, 0x68	; 104
    1afc:	d2 e0       	ldi	r29, 0x02	; 2
    1afe:	84 e1       	ldi	r24, 0x14	; 20
    1b00:	09 90       	ld	r0, Y+
    1b02:	0d 92       	st	X+, r0
    1b04:	81 50       	subi	r24, 0x01	; 1
    1b06:	e1 f7       	brne	.-8      	; 0x1b00 <display_make_display_line_error+0xcc>
    1b08:	10 c0       	rjmp	.+32     	; 0x1b2a <display_make_display_line_error+0xf6>
			break;
		case ERROR_BAD_REQUEST_ID:
			memcpy(dpl,display_line_error_bad_request_id,20);
    1b0a:	dc 01       	movw	r26, r24
    1b0c:	c4 e5       	ldi	r28, 0x54	; 84
    1b0e:	d2 e0       	ldi	r29, 0x02	; 2
    1b10:	84 e1       	ldi	r24, 0x14	; 20
    1b12:	09 90       	ld	r0, Y+
    1b14:	0d 92       	st	X+, r0
    1b16:	81 50       	subi	r24, 0x01	; 1
    1b18:	e1 f7       	brne	.-8      	; 0x1b12 <display_make_display_line_error+0xde>
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    1b1a:	df 01       	movw	r26, r30
    1b1c:	c0 ee       	ldi	r28, 0xE0	; 224
    1b1e:	d2 e0       	ldi	r29, 0x02	; 2
    1b20:	84 e1       	ldi	r24, 0x14	; 20
    1b22:	09 90       	ld	r0, Y+
    1b24:	0d 92       	st	X+, r0
    1b26:	81 50       	subi	r24, 0x01	; 1
    1b28:	e1 f7       	brne	.-8      	; 0x1b22 <display_make_display_line_error+0xee>
		break;
	}
	
	dpl[1]=GET_DEC_POS3_ERROR(error_code);
    1b2a:	82 2f       	mov	r24, r18
    1b2c:	64 e6       	ldi	r22, 0x64	; 100
    1b2e:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1b32:	80 5d       	subi	r24, 0xD0	; 208
    1b34:	81 83       	std	Z+1, r24	; 0x01
	dpl[2]=GET_DEC_POS2_ERROR(error_code);
    1b36:	3a e0       	ldi	r19, 0x0A	; 10
    1b38:	82 2f       	mov	r24, r18
    1b3a:	63 2f       	mov	r22, r19
    1b3c:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1b40:	29 2f       	mov	r18, r25
    1b42:	0e 94 89 13 	call	0x2712	; 0x2712 <__udivmodqi4>
    1b46:	90 5d       	subi	r25, 0xD0	; 208
    1b48:	92 83       	std	Z+2, r25	; 0x02
	dpl[3]=GET_DEC_POS1_ERROR(error_code);
    1b4a:	20 5d       	subi	r18, 0xD0	; 208
    1b4c:	23 83       	std	Z+3, r18	; 0x03
	
    1b4e:	df 91       	pop	r29
    1b50:	cf 91       	pop	r28
    1b52:	08 95       	ret

00001b54 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    1b54:	cf 92       	push	r12
    1b56:	df 92       	push	r13
    1b58:	ef 92       	push	r14
    1b5a:	ff 92       	push	r15
    1b5c:	0f 93       	push	r16
    1b5e:	1f 93       	push	r17
    1b60:	cf 93       	push	r28
    1b62:	df 93       	push	r29
    1b64:	cd b7       	in	r28, 0x3d	; 61
    1b66:	de b7       	in	r29, 0x3e	; 62
    1b68:	64 97       	sbiw	r28, 0x14	; 20
    1b6a:	0f b6       	in	r0, 0x3f	; 63
    1b6c:	f8 94       	cli
    1b6e:	de bf       	out	0x3e, r29	; 62
    1b70:	0f be       	out	0x3f, r0	; 63
    1b72:	cd bf       	out	0x3d, r28	; 61
    1b74:	f8 2e       	mov	r15, r24
    1b76:	e9 2e       	mov	r14, r25
    1b78:	9b 01       	movw	r18, r22
    1b7a:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1b7c:	04 e6       	ldi	r16, 0x64	; 100
    1b7e:	10 e0       	ldi	r17, 0x00	; 0
    1b80:	cb 01       	movw	r24, r22
    1b82:	b8 01       	movw	r22, r16
    1b84:	0e 94 95 13 	call	0x272a	; 0x272a <__divmodhi4>
    1b88:	46 2f       	mov	r20, r22
    1b8a:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    1b8c:	ea e0       	ldi	r30, 0x0A	; 10
    1b8e:	f0 e0       	ldi	r31, 0x00	; 0
    1b90:	c9 01       	movw	r24, r18
    1b92:	bf 01       	movw	r22, r30
    1b94:	0e 94 95 13 	call	0x272a	; 0x272a <__divmodhi4>
    1b98:	cb 01       	movw	r24, r22
    1b9a:	bf 01       	movw	r22, r30
    1b9c:	0e 94 95 13 	call	0x272a	; 0x272a <__divmodhi4>
    1ba0:	38 2f       	mov	r19, r24
    1ba2:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    1ba4:	c6 01       	movw	r24, r12
    1ba6:	b8 01       	movw	r22, r16
    1ba8:	0e 94 95 13 	call	0x272a	; 0x272a <__divmodhi4>
    1bac:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    1bae:	40 33       	cpi	r20, 0x30	; 48
    1bb0:	21 f4       	brne	.+8      	; 0x1bba <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    1bb2:	30 33       	cpi	r19, 0x30	; 48
    1bb4:	21 f0       	breq	.+8      	; 0x1bbe <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1bb6:	80 e2       	ldi	r24, 0x20	; 32
    1bb8:	04 c0       	rjmp	.+8      	; 0x1bc2 <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1bba:	84 2f       	mov	r24, r20
    1bbc:	02 c0       	rjmp	.+4      	; 0x1bc2 <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    1bbe:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1bc0:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    1bc2:	60 33       	cpi	r22, 0x30	; 48
    1bc4:	09 f4       	brne	.+2      	; 0x1bc8 <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    1bc6:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    1bc8:	20 e2       	ldi	r18, 0x20	; 32
    1bca:	29 83       	std	Y+1, r18	; 0x01
    1bcc:	8a 83       	std	Y+2, r24	; 0x02
    1bce:	3b 83       	std	Y+3, r19	; 0x03
    1bd0:	4c 83       	std	Y+4, r20	; 0x04
    1bd2:	40 eb       	ldi	r20, 0xB0	; 176
    1bd4:	4d 83       	std	Y+5, r20	; 0x05
    1bd6:	33 e4       	ldi	r19, 0x43	; 67
    1bd8:	3e 83       	std	Y+6, r19	; 0x06
    1bda:	2f 83       	std	Y+7, r18	; 0x07
    1bdc:	28 87       	std	Y+8, r18	; 0x08
    1bde:	29 87       	std	Y+9, r18	; 0x09
    1be0:	2a 87       	std	Y+10, r18	; 0x0a
    1be2:	2b 87       	std	Y+11, r18	; 0x0b
    1be4:	2c 87       	std	Y+12, r18	; 0x0c
    1be6:	2d 87       	std	Y+13, r18	; 0x0d
    1be8:	2e 87       	std	Y+14, r18	; 0x0e
    1bea:	6f 87       	std	Y+15, r22	; 0x0f
    1bec:	68 8b       	std	Y+16, r22	; 0x10
    1bee:	c6 01       	movw	r24, r12
    1bf0:	6a e0       	ldi	r22, 0x0A	; 10
    1bf2:	70 e0       	ldi	r23, 0x00	; 0
    1bf4:	0e 94 95 13 	call	0x272a	; 0x272a <__divmodhi4>
    1bf8:	80 5d       	subi	r24, 0xD0	; 208
    1bfa:	89 8b       	std	Y+17, r24	; 0x11
    1bfc:	4a 8b       	std	Y+18, r20	; 0x12
    1bfe:	3b 8b       	std	Y+19, r19	; 0x13
    1c00:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    1c02:	ef 2d       	mov	r30, r15
    1c04:	fe 2d       	mov	r31, r14
    1c06:	de 01       	movw	r26, r28
    1c08:	11 96       	adiw	r26, 0x01	; 1
    1c0a:	84 e1       	ldi	r24, 0x14	; 20
    1c0c:	0d 90       	ld	r0, X+
    1c0e:	01 92       	st	Z+, r0
    1c10:	81 50       	subi	r24, 0x01	; 1
    1c12:	e1 f7       	brne	.-8      	; 0x1c0c <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    1c14:	64 96       	adiw	r28, 0x14	; 20
    1c16:	0f b6       	in	r0, 0x3f	; 63
    1c18:	f8 94       	cli
    1c1a:	de bf       	out	0x3e, r29	; 62
    1c1c:	0f be       	out	0x3f, r0	; 63
    1c1e:	cd bf       	out	0x3d, r28	; 61
    1c20:	df 91       	pop	r29
    1c22:	cf 91       	pop	r28
    1c24:	1f 91       	pop	r17
    1c26:	0f 91       	pop	r16
    1c28:	ff 90       	pop	r15
    1c2a:	ef 90       	pop	r14
    1c2c:	df 90       	pop	r13
    1c2e:	cf 90       	pop	r12
    1c30:	08 95       	ret

00001c32 <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    1c32:	cf 93       	push	r28
    1c34:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1c36:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    1c38:	8a ef       	ldi	r24, 0xFA	; 250
    1c3a:	0e 94 ba 11 	call	0x2374	; 0x2374 <spi_putchar>
	spi_putchar(data);
    1c3e:	8c 2f       	mov	r24, r28
    1c40:	0e 94 ba 11 	call	0x2374	; 0x2374 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1c44:	28 9a       	sbi	0x05, 0	; 5
}
    1c46:	cf 91       	pop	r28
    1c48:	08 95       	ret

00001c4a <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    1c4a:	cf 93       	push	r28
    1c4c:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1c4e:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    1c50:	88 ef       	ldi	r24, 0xF8	; 248
    1c52:	0e 94 ba 11 	call	0x2374	; 0x2374 <spi_putchar>
	spi_putchar(inst);
    1c56:	8c 2f       	mov	r24, r28
    1c58:	0e 94 ba 11 	call	0x2374	; 0x2374 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1c5c:	28 9a       	sbi	0x05, 0	; 5
}
    1c5e:	cf 91       	pop	r28
    1c60:	08 95       	ret

00001c62 <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    1c62:	ef 92       	push	r14
    1c64:	ff 92       	push	r15
    1c66:	0f 93       	push	r16
    1c68:	1f 93       	push	r17
    1c6a:	cf 93       	push	r28
    1c6c:	df 93       	push	r29
    1c6e:	d8 2f       	mov	r29, r24
    1c70:	c9 2f       	mov	r28, r25
    1c72:	f6 2e       	mov	r15, r22
    1c74:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    1c76:	82 e0       	ldi	r24, 0x02	; 2
    1c78:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <display_write_instruction>
    1c7c:	0d 2f       	mov	r16, r29
    1c7e:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    1c80:	c0 e0       	ldi	r28, 0x00	; 0
    1c82:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    1c84:	f8 01       	movw	r30, r16
    1c86:	81 91       	ld	r24, Z+
    1c88:	8f 01       	movw	r16, r30
    1c8a:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    1c8e:	21 96       	adiw	r28, 0x01	; 1
    1c90:	c4 31       	cpi	r28, 0x14	; 20
    1c92:	d1 05       	cpc	r29, r1
    1c94:	b9 f7       	brne	.-18     	; 0x1c84 <display_write_display_lines+0x22>
    1c96:	c4 e1       	ldi	r28, 0x14	; 20
    1c98:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    1c9a:	84 e1       	ldi	r24, 0x14	; 20
    1c9c:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <display_write_instruction>
    1ca0:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    1ca2:	d9 f7       	brne	.-10     	; 0x1c9a <display_write_display_lines+0x38>
    1ca4:	0f 2d       	mov	r16, r15
    1ca6:	1e 2d       	mov	r17, r14
    1ca8:	c0 e0       	ldi	r28, 0x00	; 0
    1caa:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    1cac:	f8 01       	movw	r30, r16
    1cae:	81 91       	ld	r24, Z+
    1cb0:	8f 01       	movw	r16, r30
    1cb2:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    1cb6:	21 96       	adiw	r28, 0x01	; 1
    1cb8:	c4 31       	cpi	r28, 0x14	; 20
    1cba:	d1 05       	cpc	r29, r1
    1cbc:	b9 f7       	brne	.-18     	; 0x1cac <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    1cbe:	df 91       	pop	r29
    1cc0:	cf 91       	pop	r28
    1cc2:	1f 91       	pop	r17
    1cc4:	0f 91       	pop	r16
    1cc6:	ff 90       	pop	r15
    1cc8:	ef 90       	pop	r14
    1cca:	08 95       	ret

00001ccc <display_update>:
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
	
	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5){
    1ccc:	cf 93       	push	r28
    1cce:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    1cd0:	85 30       	cpi	r24, 0x05	; 5
    1cd2:	09 f4       	brne	.+2      	; 0x1cd6 <display_update+0xa>
    1cd4:	7d c0       	rjmp	.+250    	; 0x1dd0 <display_update+0x104>
    1cd6:	86 30       	cpi	r24, 0x06	; 6
    1cd8:	90 f4       	brcc	.+36     	; 0x1cfe <display_update+0x32>
    1cda:	82 30       	cpi	r24, 0x02	; 2
    1cdc:	09 f4       	brne	.+2      	; 0x1ce0 <display_update+0x14>
    1cde:	44 c0       	rjmp	.+136    	; 0x1d68 <display_update+0x9c>
    1ce0:	83 30       	cpi	r24, 0x03	; 3
    1ce2:	30 f4       	brcc	.+12     	; 0x1cf0 <display_update+0x24>
    1ce4:	88 23       	and	r24, r24
    1ce6:	09 f1       	breq	.+66     	; 0x1d2a <display_update+0x5e>
    1ce8:	81 30       	cpi	r24, 0x01	; 1
    1cea:	09 f0       	breq	.+2      	; 0x1cee <display_update+0x22>
    1cec:	ad c0       	rjmp	.+346    	; 0x1e48 <display_update+0x17c>
    1cee:	30 c0       	rjmp	.+96     	; 0x1d50 <display_update+0x84>
    1cf0:	83 30       	cpi	r24, 0x03	; 3
    1cf2:	09 f4       	brne	.+2      	; 0x1cf6 <display_update+0x2a>
    1cf4:	47 c0       	rjmp	.+142    	; 0x1d84 <display_update+0xb8>
    1cf6:	84 30       	cpi	r24, 0x04	; 4
    1cf8:	09 f0       	breq	.+2      	; 0x1cfc <display_update+0x30>
    1cfa:	a6 c0       	rjmp	.+332    	; 0x1e48 <display_update+0x17c>
    1cfc:	51 c0       	rjmp	.+162    	; 0x1da0 <display_update+0xd4>
    1cfe:	88 30       	cpi	r24, 0x08	; 8
    1d00:	09 f4       	brne	.+2      	; 0x1d04 <display_update+0x38>
    1d02:	73 c0       	rjmp	.+230    	; 0x1dea <display_update+0x11e>
    1d04:	89 30       	cpi	r24, 0x09	; 9
    1d06:	38 f4       	brcc	.+14     	; 0x1d16 <display_update+0x4a>
    1d08:	86 30       	cpi	r24, 0x06	; 6
    1d0a:	09 f4       	brne	.+2      	; 0x1d0e <display_update+0x42>
    1d0c:	55 c0       	rjmp	.+170    	; 0x1db8 <display_update+0xec>
    1d0e:	87 30       	cpi	r24, 0x07	; 7
    1d10:	09 f0       	breq	.+2      	; 0x1d14 <display_update+0x48>
    1d12:	9a c0       	rjmp	.+308    	; 0x1e48 <display_update+0x17c>
    1d14:	76 c0       	rjmp	.+236    	; 0x1e02 <display_update+0x136>
    1d16:	8a 30       	cpi	r24, 0x0A	; 10
    1d18:	09 f4       	brne	.+2      	; 0x1d1c <display_update+0x50>
    1d1a:	8b c0       	rjmp	.+278    	; 0x1e32 <display_update+0x166>
    1d1c:	8a 30       	cpi	r24, 0x0A	; 10
    1d1e:	08 f4       	brcc	.+2      	; 0x1d22 <display_update+0x56>
    1d20:	7c c0       	rjmp	.+248    	; 0x1e1a <display_update+0x14e>
    1d22:	8c 30       	cpi	r24, 0x0C	; 12
    1d24:	09 f0       	breq	.+2      	; 0x1d28 <display_update+0x5c>
    1d26:	90 c0       	rjmp	.+288    	; 0x1e48 <display_update+0x17c>
    1d28:	07 c0       	rjmp	.+14     	; 0x1d38 <display_update+0x6c>
		case DISPLAY_MENU_HOME:
				display_write_display_lines(display_line_home,display_line_blank);
    1d2a:	80 e4       	ldi	r24, 0x40	; 64
    1d2c:	92 e0       	ldi	r25, 0x02	; 2
    1d2e:	6c e3       	ldi	r22, 0x3C	; 60
    1d30:	71 e0       	ldi	r23, 0x01	; 1
    1d32:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;
    1d36:	88 c0       	rjmp	.+272    	; 0x1e48 <display_update+0x17c>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error(dpl,value1);
    1d38:	cc e3       	ldi	r28, 0x3C	; 60
    1d3a:	d1 e0       	ldi	r29, 0x01	; 1
    1d3c:	ce 01       	movw	r24, r28
    1d3e:	70 e0       	ldi	r23, 0x00	; 0
    1d40:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <display_make_display_line_error>
				display_write_display_lines(display_line_error,dpl);
    1d44:	8c e2       	ldi	r24, 0x2C	; 44
    1d46:	92 e0       	ldi	r25, 0x02	; 2
    1d48:	be 01       	movw	r22, r28
    1d4a:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;
    1d4e:	7c c0       	rjmp	.+248    	; 0x1e48 <display_update+0x17c>
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    1d50:	cc e3       	ldi	r28, 0x3C	; 60
    1d52:	d1 e0       	ldi	r29, 0x01	; 1
    1d54:	ce 01       	movw	r24, r28
    1d56:	70 e0       	ldi	r23, 0x00	; 0
    1d58:	0e 94 b9 0b 	call	0x1772	; 0x1772 <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    1d5c:	88 e1       	ldi	r24, 0x18	; 24
    1d5e:	92 e0       	ldi	r25, 0x02	; 2
    1d60:	be 01       	movw	r22, r28
    1d62:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;
    1d66:	70 c0       	rjmp	.+224    	; 0x1e48 <display_update+0x17c>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    1d68:	cc e3       	ldi	r28, 0x3C	; 60
    1d6a:	d1 e0       	ldi	r29, 0x01	; 1
    1d6c:	ce 01       	movw	r24, r28
    1d6e:	70 e0       	ldi	r23, 0x00	; 0
    1d70:	50 e0       	ldi	r21, 0x00	; 0
    1d72:	30 e0       	ldi	r19, 0x00	; 0
    1d74:	0e 94 ed 0b 	call	0x17da	; 0x17da <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    1d78:	84 e0       	ldi	r24, 0x04	; 4
    1d7a:	92 e0       	ldi	r25, 0x02	; 2
    1d7c:	be 01       	movw	r22, r28
    1d7e:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;
    1d82:	62 c0       	rjmp	.+196    	; 0x1e48 <display_update+0x17c>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    1d84:	cc e3       	ldi	r28, 0x3C	; 60
    1d86:	d1 e0       	ldi	r29, 0x01	; 1
    1d88:	ce 01       	movw	r24, r28
    1d8a:	70 e0       	ldi	r23, 0x00	; 0
    1d8c:	50 e0       	ldi	r21, 0x00	; 0
    1d8e:	30 e0       	ldi	r19, 0x00	; 0
    1d90:	0e 94 a9 0c 	call	0x1952	; 0x1952 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    1d94:	80 ef       	ldi	r24, 0xF0	; 240
    1d96:	91 e0       	ldi	r25, 0x01	; 1
    1d98:	be 01       	movw	r22, r28
    1d9a:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;
    1d9e:	54 c0       	rjmp	.+168    	; 0x1e48 <display_update+0x17c>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    1da0:	cc e3       	ldi	r28, 0x3C	; 60
    1da2:	d1 e0       	ldi	r29, 0x01	; 1
    1da4:	ce 01       	movw	r24, r28
    1da6:	70 e0       	ldi	r23, 0x00	; 0
    1da8:	0e 94 f1 0c 	call	0x19e2	; 0x19e2 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    1dac:	8c ed       	ldi	r24, 0xDC	; 220
    1dae:	91 e0       	ldi	r25, 0x01	; 1
    1db0:	be 01       	movw	r22, r28
    1db2:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;
    1db6:	48 c0       	rjmp	.+144    	; 0x1e48 <display_update+0x17c>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    1db8:	cc e3       	ldi	r28, 0x3C	; 60
    1dba:	d1 e0       	ldi	r29, 0x01	; 1
    1dbc:	ce 01       	movw	r24, r28
    1dbe:	70 e0       	ldi	r23, 0x00	; 0
    1dc0:	0e 94 35 0c 	call	0x186a	; 0x186a <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    1dc4:	8c e8       	ldi	r24, 0x8C	; 140
    1dc6:	91 e0       	ldi	r25, 0x01	; 1
    1dc8:	be 01       	movw	r22, r28
    1dca:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;
    1dce:	3c c0       	rjmp	.+120    	; 0x1e48 <display_update+0x17c>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    1dd0:	cc e3       	ldi	r28, 0x3C	; 60
    1dd2:	d1 e0       	ldi	r29, 0x01	; 1
    1dd4:	ce 01       	movw	r24, r28
    1dd6:	70 e0       	ldi	r23, 0x00	; 0
    1dd8:	50 e0       	ldi	r21, 0x00	; 0
    1dda:	0e 94 aa 0d 	call	0x1b54	; 0x1b54 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    1dde:	80 ea       	ldi	r24, 0xA0	; 160
    1de0:	91 e0       	ldi	r25, 0x01	; 1
    1de2:	be 01       	movw	r22, r28
    1de4:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;
    1de8:	2f c0       	rjmp	.+94     	; 0x1e48 <display_update+0x17c>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    1dea:	cc e3       	ldi	r28, 0x3C	; 60
    1dec:	d1 e0       	ldi	r29, 0x01	; 1
    1dee:	ce 01       	movw	r24, r28
    1df0:	70 e0       	ldi	r23, 0x00	; 0
    1df2:	0e 94 35 0c 	call	0x186a	; 0x186a <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    1df6:	84 eb       	ldi	r24, 0xB4	; 180
    1df8:	91 e0       	ldi	r25, 0x01	; 1
    1dfa:	be 01       	movw	r22, r28
    1dfc:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;	
    1e00:	23 c0       	rjmp	.+70     	; 0x1e48 <display_update+0x17c>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    1e02:	cc e3       	ldi	r28, 0x3C	; 60
    1e04:	d1 e0       	ldi	r29, 0x01	; 1
    1e06:	ce 01       	movw	r24, r28
    1e08:	70 e0       	ldi	r23, 0x00	; 0
    1e0a:	0e 94 35 0c 	call	0x186a	; 0x186a <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    1e0e:	88 ec       	ldi	r24, 0xC8	; 200
    1e10:	91 e0       	ldi	r25, 0x01	; 1
    1e12:	be 01       	movw	r22, r28
    1e14:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;
    1e18:	17 c0       	rjmp	.+46     	; 0x1e48 <display_update+0x17c>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    1e1a:	cc e3       	ldi	r28, 0x3C	; 60
    1e1c:	d1 e0       	ldi	r29, 0x01	; 1
    1e1e:	ce 01       	movw	r24, r28
    1e20:	70 e0       	ldi	r23, 0x00	; 0
    1e22:	0e 94 35 0c 	call	0x186a	; 0x186a <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    1e26:	88 e7       	ldi	r24, 0x78	; 120
    1e28:	91 e0       	ldi	r25, 0x01	; 1
    1e2a:	be 01       	movw	r22, r28
    1e2c:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;				
    1e30:	0b c0       	rjmp	.+22     	; 0x1e48 <display_update+0x17c>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    1e32:	cc e3       	ldi	r28, 0x3C	; 60
    1e34:	d1 e0       	ldi	r29, 0x01	; 1
    1e36:	ce 01       	movw	r24, r28
    1e38:	70 e0       	ldi	r23, 0x00	; 0
    1e3a:	0e 94 35 0c 	call	0x186a	; 0x186a <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    1e3e:	84 e6       	ldi	r24, 0x64	; 100
    1e40:	91 e0       	ldi	r25, 0x01	; 1
    1e42:	be 01       	movw	r22, r28
    1e44:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    1e48:	df 91       	pop	r29
    1e4a:	cf 91       	pop	r28
    1e4c:	08 95       	ret

00001e4e <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    1e4e:	ef 92       	push	r14
    1e50:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    1e52:	8e e1       	ldi	r24, 0x1E	; 30
    1e54:	0e 94 a4 11 	call	0x2348	; 0x2348 <spi_init>
	Spi_disable_it();	
    1e58:	8c b5       	in	r24, 0x2c	; 44
    1e5a:	8f 77       	andi	r24, 0x7F	; 127
    1e5c:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    1e5e:	8c b5       	in	r24, 0x2c	; 44
    1e60:	80 61       	ori	r24, 0x10	; 16
    1e62:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    1e64:	10 92 e5 03 	sts	0x03E5, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    1e68:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1e6a:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    1e6c:	8c e0       	ldi	r24, 0x0C	; 12
    1e6e:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    1e72:	88 e3       	ldi	r24, 0x38	; 56
    1e74:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
    1e78:	80 e0       	ldi	r24, 0x00	; 0
    1e7a:	60 e0       	ldi	r22, 0x00	; 0
    1e7c:	40 e0       	ldi	r20, 0x00	; 0
    1e7e:	20 e0       	ldi	r18, 0x00	; 0
    1e80:	00 e0       	ldi	r16, 0x00	; 0
    1e82:	ee 24       	eor	r14, r14
    1e84:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <display_update>
	
	
}
    1e88:	0f 91       	pop	r16
    1e8a:	ef 90       	pop	r14
    1e8c:	08 95       	ret

00001e8e <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    1e8e:	e8 2f       	mov	r30, r24
    1e90:	f9 2f       	mov	r31, r25
    1e92:	ac eb       	ldi	r26, 0xBC	; 188
    1e94:	b3 e0       	ldi	r27, 0x03	; 3
    1e96:	84 e1       	ldi	r24, 0x14	; 20
    1e98:	0d 90       	ld	r0, X+
    1e9a:	01 92       	st	Z+, r0
    1e9c:	81 50       	subi	r24, 0x01	; 1
    1e9e:	e1 f7       	brne	.-8      	; 0x1e98 <display_set_display_string+0xa>
}/* end display_set_display_string*/
    1ea0:	08 95       	ret

00001ea2 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    1ea2:	90 93 1d 03 	sts	0x031D, r25
    1ea6:	80 93 1c 03 	sts	0x031C, r24
	CheckWDT();
    1eaa:	0e 94 7f 13 	call	0x26fe	; 0x26fe <CheckWDT>
}
    1eae:	08 95       	ret

00001eb0 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    1eb0:	e0 91 1c 03 	lds	r30, 0x031C
    1eb4:	f0 91 1d 03 	lds	r31, 0x031D
    1eb8:	90 81       	ld	r25, Z
    1eba:	89 2b       	or	r24, r25
    1ebc:	80 83       	st	Z, r24
}
    1ebe:	08 95       	ret

00001ec0 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    1ec0:	e0 91 1c 03 	lds	r30, 0x031C
    1ec4:	f0 91 1d 03 	lds	r31, 0x031D
    1ec8:	10 82       	st	Z, r1
    1eca:	08 95       	ret

00001ecc <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    1ecc:	10 92 f6 03 	sts	0x03F6, r1
	event_queue_tail=0;
    1ed0:	10 92 f7 03 	sts	0x03F7, r1
}
    1ed4:	08 95       	ret

00001ed6 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    1ed6:	cf 93       	push	r28
    1ed8:	df 93       	push	r29
    1eda:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    1edc:	c0 91 f6 03 	lds	r28, 0x03F6
    1ee0:	d0 e0       	ldi	r29, 0x00	; 0
    1ee2:	ce 01       	movw	r24, r28
    1ee4:	01 96       	adiw	r24, 0x01	; 1
    1ee6:	60 e1       	ldi	r22, 0x10	; 16
    1ee8:	70 e0       	ldi	r23, 0x00	; 0
    1eea:	0e 94 95 13 	call	0x272a	; 0x272a <__divmodhi4>
    1eee:	40 91 f7 03 	lds	r20, 0x03F7
    1ef2:	50 e0       	ldi	r21, 0x00	; 0
    1ef4:	84 17       	cp	r24, r20
    1ef6:	95 07       	cpc	r25, r21
    1ef8:	31 f0       	breq	.+12     	; 0x1f06 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    1efa:	ca 51       	subi	r28, 0x1A	; 26
    1efc:	dc 4f       	sbci	r29, 0xFC	; 252
    1efe:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    1f00:	80 93 f6 03 	sts	0x03F6, r24
    1f04:	03 c0       	rjmp	.+6      	; 0x1f0c <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    1f06:	88 e0       	ldi	r24, 0x08	; 8
    1f08:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <AddError>
	}
}
    1f0c:	df 91       	pop	r29
    1f0e:	cf 91       	pop	r28
    1f10:	08 95       	ret

00001f12 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    1f12:	80 91 f7 03 	lds	r24, 0x03F7
    1f16:	90 91 f6 03 	lds	r25, 0x03F6
    1f1a:	98 17       	cp	r25, r24
    1f1c:	31 f0       	breq	.+12     	; 0x1f2a <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    1f1e:	e6 ee       	ldi	r30, 0xE6	; 230
    1f20:	f3 e0       	ldi	r31, 0x03	; 3
    1f22:	e8 0f       	add	r30, r24
    1f24:	f1 1d       	adc	r31, r1
    1f26:	80 81       	ld	r24, Z
    1f28:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    1f2a:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    1f2c:	08 95       	ret

00001f2e <Dashboard>:


void Dashboard(void){
    1f2e:	ef 92       	push	r14
    1f30:	0f 93       	push	r16
    1f32:	cf 93       	push	r28
    1f34:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    1f36:	80 91 f7 03 	lds	r24, 0x03F7
    1f3a:	e6 ee       	ldi	r30, 0xE6	; 230
    1f3c:	f3 e0       	ldi	r31, 0x03	; 3
    1f3e:	e8 0f       	add	r30, r24
    1f40:	f1 1d       	adc	r31, r1
    1f42:	80 81       	ld	r24, Z
    1f44:	87 30       	cpi	r24, 0x07	; 7
    1f46:	09 f4       	brne	.+2      	; 0x1f4a <Dashboard+0x1c>
    1f48:	46 c0       	rjmp	.+140    	; 0x1fd6 <Dashboard+0xa8>
    1f4a:	88 30       	cpi	r24, 0x08	; 8
    1f4c:	30 f4       	brcc	.+12     	; 0x1f5a <Dashboard+0x2c>
    1f4e:	88 23       	and	r24, r24
    1f50:	59 f0       	breq	.+22     	; 0x1f68 <Dashboard+0x3a>
    1f52:	84 30       	cpi	r24, 0x04	; 4
    1f54:	09 f0       	breq	.+2      	; 0x1f58 <Dashboard+0x2a>
    1f56:	57 c0       	rjmp	.+174    	; 0x2006 <Dashboard+0xd8>
    1f58:	1f c0       	rjmp	.+62     	; 0x1f98 <Dashboard+0x6a>
    1f5a:	88 30       	cpi	r24, 0x08	; 8
    1f5c:	09 f4       	brne	.+2      	; 0x1f60 <Dashboard+0x32>
    1f5e:	3e c0       	rjmp	.+124    	; 0x1fdc <Dashboard+0xae>
    1f60:	89 30       	cpi	r24, 0x09	; 9
    1f62:	09 f0       	breq	.+2      	; 0x1f66 <Dashboard+0x38>
    1f64:	50 c0       	rjmp	.+160    	; 0x2006 <Dashboard+0xd8>
    1f66:	3d c0       	rjmp	.+122    	; 0x1fe2 <Dashboard+0xb4>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    1f68:	8e e1       	ldi	r24, 0x1E	; 30
    1f6a:	93 e0       	ldi	r25, 0x03	; 3
    1f6c:	6e e2       	ldi	r22, 0x2E	; 46
    1f6e:	73 e0       	ldi	r23, 0x03	; 3
    1f70:	42 e0       	ldi	r20, 0x02	; 2
    1f72:	55 e0       	ldi	r21, 0x05	; 5
    1f74:	28 e0       	ldi	r18, 0x08	; 8
    1f76:	0e 94 81 01 	call	0x302	; 0x302 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    1f7a:	c6 e3       	ldi	r28, 0x36	; 54
    1f7c:	d3 e0       	ldi	r29, 0x03	; 3
    1f7e:	ce 01       	movw	r24, r28
    1f80:	66 e4       	ldi	r22, 0x46	; 70
    1f82:	73 e0       	ldi	r23, 0x03	; 3
    1f84:	41 e0       	ldi	r20, 0x01	; 1
    1f86:	55 e0       	ldi	r21, 0x05	; 5
    1f88:	21 e0       	ldi	r18, 0x01	; 1
    1f8a:	0e 94 81 01 	call	0x302	; 0x302 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    1f8e:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    1f90:	ce 01       	movw	r24, r28
    1f92:	0e 94 92 01 	call	0x324	; 0x324 <CANStartRx>
			
			
		return;
    1f96:	37 c0       	rjmp	.+110    	; 0x2006 <Dashboard+0xd8>
		break;
		case EVENT_10HZ:
			

			if(((PORTD>>3)&1)==1){
    1f98:	8b b1       	in	r24, 0x0b	; 11
    1f9a:	86 95       	lsr	r24
    1f9c:	86 95       	lsr	r24
    1f9e:	86 95       	lsr	r24
    1fa0:	80 ff       	sbrs	r24, 0
    1fa2:	02 c0       	rjmp	.+4      	; 0x1fa8 <Dashboard+0x7a>
					PORTD&=~(1<<3);
    1fa4:	5b 98       	cbi	0x0b, 3	; 11
    1fa6:	01 c0       	rjmp	.+2      	; 0x1faa <Dashboard+0x7c>
			}else{
					PORTD|=(1<<3);
    1fa8:	5b 9a       	sbi	0x0b, 3	; 11
			}
			
			//CAN Stuff
			//Fill TX Frame
			dashboard_10_data.dataStruct.ERRORCODE=0xFF;
    1faa:	8f ef       	ldi	r24, 0xFF	; 255
    1fac:	80 93 2e 03 	sts	0x032E, r24
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    1fb0:	90 91 e5 03 	lds	r25, 0x03E5
    1fb4:	90 93 2f 03 	sts	0x032F, r25
			dashboard_10_data.dataStruct.KEYS_1=0xFF;
    1fb8:	80 93 30 03 	sts	0x0330, r24
			dashboard_10_data.dataStruct.KEYS_2=0xFF;			
    1fbc:	80 93 31 03 	sts	0x0331, r24
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    1fc0:	8e e1       	ldi	r24, 0x1E	; 30
    1fc2:	93 e0       	ldi	r25, 0x03	; 3
    1fc4:	0e 94 e5 01 	call	0x3ca	; 0x3ca <CANAddSendData>
						
	
			//Led Update 
			led_state_set(led_state);
    1fc8:	80 91 59 03 	lds	r24, 0x0359
    1fcc:	90 91 5a 03 	lds	r25, 0x035A
    1fd0:	0e 94 09 11 	call	0x2212	; 0x2212 <led_state_set>
							

			
		return;
    1fd4:	18 c0       	rjmp	.+48     	; 0x2006 <Dashboard+0xd8>
				button_multiplex_cycle();
			#endif	
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    1fd6:	0e 94 35 02 	call	0x46a	; 0x46a <CANAbortCMD>
		return;
    1fda:	15 c0       	rjmp	.+42     	; 0x2006 <Dashboard+0xd8>
		break;
		case EVENT_CANTX:
			CANSendNext();
    1fdc:	0e 94 16 02 	call	0x42c	; 0x42c <CANSendNext>
		break;
    1fe0:	12 c0       	rjmp	.+36     	; 0x2006 <Dashboard+0xd8>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    1fe2:	86 e3       	ldi	r24, 0x36	; 54
    1fe4:	93 e0       	ldi	r25, 0x03	; 3
    1fe6:	0e 94 a0 01 	call	0x340	; 0x340 <CANGetData>
			// check for communication error
			/*if(selected_menu!=dashboard_rx_general_data.dataStruct.REQUEST_ID){
				display_update(DISPLAY_MENU_ERROR,ERROR_BAD_REQUEST_ID,0,0,0,0);
			}*/
				display_update(dashboard_rx_general_data.dataStruct.REQUEST_ID,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5);
    1fea:	80 91 48 03 	lds	r24, 0x0348
    1fee:	60 91 49 03 	lds	r22, 0x0349
    1ff2:	40 91 4a 03 	lds	r20, 0x034A
    1ff6:	20 91 4b 03 	lds	r18, 0x034B
    1ffa:	00 91 4c 03 	lds	r16, 0x034C
    1ffe:	e0 90 4d 03 	lds	r14, 0x034D
    2002:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <display_update>
		return;
		break;
		default:
		break;
	}
}
    2006:	df 91       	pop	r29
    2008:	cf 91       	pop	r28
    200a:	0f 91       	pop	r16
    200c:	ef 90       	pop	r14
    200e:	08 95       	ret

00002010 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2010:	90 91 f6 03 	lds	r25, 0x03F6
    2014:	80 91 f7 03 	lds	r24, 0x03F7
    2018:	98 17       	cp	r25, r24
    201a:	61 f0       	breq	.+24     	; 0x2034 <EventHandleEvent+0x24>
		Dashboard();		
    201c:	0e 94 97 0f 	call	0x1f2e	; 0x1f2e <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    2020:	80 91 f7 03 	lds	r24, 0x03F7
    2024:	90 e0       	ldi	r25, 0x00	; 0
    2026:	01 96       	adiw	r24, 0x01	; 1
    2028:	60 e1       	ldi	r22, 0x10	; 16
    202a:	70 e0       	ldi	r23, 0x00	; 0
    202c:	0e 94 95 13 	call	0x272a	; 0x272a <__divmodhi4>
    2030:	80 93 f7 03 	sts	0x03F7, r24
    2034:	08 95       	ret

00002036 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    2036:	8c 30       	cpi	r24, 0x0C	; 12
    2038:	70 f5       	brcc	.+92     	; 0x2096 <led_set+0x60>
	
	switch(led_id){
    203a:	84 30       	cpi	r24, 0x04	; 4
    203c:	39 f1       	breq	.+78     	; 0x208c <led_set+0x56>
    203e:	85 30       	cpi	r24, 0x05	; 5
    2040:	48 f4       	brcc	.+18     	; 0x2054 <led_set+0x1e>
    2042:	81 30       	cpi	r24, 0x01	; 1
    2044:	f9 f0       	breq	.+62     	; 0x2084 <led_set+0x4e>
    2046:	81 30       	cpi	r24, 0x01	; 1
    2048:	98 f0       	brcs	.+38     	; 0x2070 <led_set+0x3a>
    204a:	82 30       	cpi	r24, 0x02	; 2
    204c:	e9 f0       	breq	.+58     	; 0x2088 <led_set+0x52>
    204e:	83 30       	cpi	r24, 0x03	; 3
    2050:	11 f5       	brne	.+68     	; 0x2096 <led_set+0x60>
    2052:	1e c0       	rjmp	.+60     	; 0x2090 <led_set+0x5a>
    2054:	88 30       	cpi	r24, 0x08	; 8
    2056:	91 f0       	breq	.+36     	; 0x207c <led_set+0x46>
    2058:	89 30       	cpi	r24, 0x09	; 9
    205a:	28 f4       	brcc	.+10     	; 0x2066 <led_set+0x30>
    205c:	85 30       	cpi	r24, 0x05	; 5
    205e:	51 f0       	breq	.+20     	; 0x2074 <led_set+0x3e>
    2060:	87 30       	cpi	r24, 0x07	; 7
    2062:	c9 f4       	brne	.+50     	; 0x2096 <led_set+0x60>
    2064:	09 c0       	rjmp	.+18     	; 0x2078 <led_set+0x42>
    2066:	89 30       	cpi	r24, 0x09	; 9
    2068:	59 f0       	breq	.+22     	; 0x2080 <led_set+0x4a>
    206a:	8a 30       	cpi	r24, 0x0A	; 10
    206c:	a1 f4       	brne	.+40     	; 0x2096 <led_set+0x60>
    206e:	12 c0       	rjmp	.+36     	; 0x2094 <led_set+0x5e>
		case LED_ID_AMS:
				PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    2070:	41 9a       	sbi	0x08, 1	; 8
			break;
    2072:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    2074:	11 9a       	sbi	0x02, 1	; 2
			break;
    2076:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    2078:	13 9a       	sbi	0x02, 3	; 2
			break;
    207a:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    207c:	14 9a       	sbi	0x02, 4	; 2
				break;
    207e:	08 95       	ret
		case LED_ID_AD:
				PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    2080:	12 9a       	sbi	0x02, 2	; 2
				break;
    2082:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    2084:	a4 9a       	sbi	0x14, 4	; 20
				break;
    2086:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    2088:	40 9a       	sbi	0x08, 0	; 8
				break;
    208a:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    208c:	a1 9a       	sbi	0x14, 1	; 20
				break;
    208e:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    2090:	a0 9a       	sbi	0x14, 0	; 20
				break;
    2092:	08 95       	ret
		case LED_ID_START:
				PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    2094:	5f 9a       	sbi	0x0b, 7	; 11
    2096:	08 95       	ret

00002098 <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2098:	8c 30       	cpi	r24, 0x0C	; 12
    209a:	e8 f5       	brcc	.+122    	; 0x2116 <led_clear+0x7e>
	
	switch(led_id){
    209c:	84 30       	cpi	r24, 0x04	; 4
    209e:	99 f1       	breq	.+102    	; 0x2106 <led_clear+0x6e>
    20a0:	85 30       	cpi	r24, 0x05	; 5
    20a2:	48 f4       	brcc	.+18     	; 0x20b6 <led_clear+0x1e>
    20a4:	81 30       	cpi	r24, 0x01	; 1
    20a6:	49 f1       	breq	.+82     	; 0x20fa <led_clear+0x62>
    20a8:	81 30       	cpi	r24, 0x01	; 1
    20aa:	98 f0       	brcs	.+38     	; 0x20d2 <led_clear+0x3a>
    20ac:	82 30       	cpi	r24, 0x02	; 2
    20ae:	49 f1       	breq	.+82     	; 0x2102 <led_clear+0x6a>
    20b0:	83 30       	cpi	r24, 0x03	; 3
    20b2:	89 f5       	brne	.+98     	; 0x2116 <led_clear+0x7e>
    20b4:	2c c0       	rjmp	.+88     	; 0x210e <led_clear+0x76>
    20b6:	88 30       	cpi	r24, 0x08	; 8
    20b8:	c1 f0       	breq	.+48     	; 0x20ea <led_clear+0x52>
    20ba:	89 30       	cpi	r24, 0x09	; 9
    20bc:	28 f4       	brcc	.+10     	; 0x20c8 <led_clear+0x30>
    20be:	85 30       	cpi	r24, 0x05	; 5
    20c0:	61 f0       	breq	.+24     	; 0x20da <led_clear+0x42>
    20c2:	87 30       	cpi	r24, 0x07	; 7
    20c4:	41 f5       	brne	.+80     	; 0x2116 <led_clear+0x7e>
    20c6:	0d c0       	rjmp	.+26     	; 0x20e2 <led_clear+0x4a>
    20c8:	89 30       	cpi	r24, 0x09	; 9
    20ca:	99 f0       	breq	.+38     	; 0x20f2 <led_clear+0x5a>
    20cc:	8a 30       	cpi	r24, 0x0A	; 10
    20ce:	19 f5       	brne	.+70     	; 0x2116 <led_clear+0x7e>
    20d0:	20 c0       	rjmp	.+64     	; 0x2112 <led_clear+0x7a>
		case LED_ID_AMS:
				PORTC&=~(0x01)<<LED_PIN_AMS;	/* turn off led */
    20d2:	88 b1       	in	r24, 0x08	; 8
    20d4:	8c 7f       	andi	r24, 0xFC	; 252
    20d6:	88 b9       	out	0x08, r24	; 8
				break;
    20d8:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(0x01)<<LED_PIN_TV;/* turn off led */
    20da:	82 b1       	in	r24, 0x02	; 2
    20dc:	8c 7f       	andi	r24, 0xFC	; 252
    20de:	82 b9       	out	0x02, r24	; 2
				break;
    20e0:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(0x01)<<LED_PIN_RECUP;/* turn off led */
    20e2:	82 b1       	in	r24, 0x02	; 2
    20e4:	80 7f       	andi	r24, 0xF0	; 240
    20e6:	82 b9       	out	0x02, r24	; 2
				break;
    20e8:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(0x01)<<LED_PIN_KOBI;/* turn off led */
    20ea:	82 b1       	in	r24, 0x02	; 2
    20ec:	80 7e       	andi	r24, 0xE0	; 224
    20ee:	82 b9       	out	0x02, r24	; 2
				break;
    20f0:	08 95       	ret
		case LED_ID_AD:
				PORTA&=~(0x01)<<LED_PIN_AD;/* turn off led */
    20f2:	82 b1       	in	r24, 0x02	; 2
    20f4:	88 7f       	andi	r24, 0xF8	; 248
    20f6:	82 b9       	out	0x02, r24	; 2
				break;
    20f8:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG&=~(0x01)<<LED_PIN_LV_LOW;/* turn off led */
    20fa:	84 b3       	in	r24, 0x14	; 20
    20fc:	80 7e       	andi	r24, 0xE0	; 224
    20fe:	84 bb       	out	0x14, r24	; 20
				break;
    2100:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(0x01)<<LED_PIN_IMD;/* turn off led */
    2102:	40 98       	cbi	0x08, 0	; 8
				break;
    2104:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(0x01)<<LED_PIN_BRAKE;/* turn off led */
    2106:	84 b3       	in	r24, 0x14	; 20
    2108:	8c 7f       	andi	r24, 0xFC	; 252
    210a:	84 bb       	out	0x14, r24	; 20
				break;
    210c:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(0x01)<<LED_PIN_OK;/* turn off led */
    210e:	a0 98       	cbi	0x14, 0	; 20
				break;
    2110:	08 95       	ret
		case LED_ID_START:
				PORTD&=~(0x01)<<LED_PIN_START;/* turn off led */
    2112:	8b b1       	in	r24, 0x0b	; 11
    2114:	1b b8       	out	0x0b, r1	; 11
    2116:	08 95       	ret

00002118 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2118:	8c 30       	cpi	r24, 0x0C	; 12
    211a:	08 f0       	brcs	.+2      	; 0x211e <led_is_set+0x6>
    211c:	6a c0       	rjmp	.+212    	; 0x21f2 <led_is_set+0xda>
	
	switch(led_id){
    211e:	84 30       	cpi	r24, 0x04	; 4
    2120:	09 f4       	brne	.+2      	; 0x2124 <led_is_set+0xc>
    2122:	54 c0       	rjmp	.+168    	; 0x21cc <led_is_set+0xb4>
    2124:	85 30       	cpi	r24, 0x05	; 5
    2126:	60 f4       	brcc	.+24     	; 0x2140 <led_is_set+0x28>
    2128:	81 30       	cpi	r24, 0x01	; 1
    212a:	09 f4       	brne	.+2      	; 0x212e <led_is_set+0x16>
    212c:	41 c0       	rjmp	.+130    	; 0x21b0 <led_is_set+0x98>
    212e:	81 30       	cpi	r24, 0x01	; 1
    2130:	b8 f0       	brcs	.+46     	; 0x2160 <led_is_set+0x48>
    2132:	82 30       	cpi	r24, 0x02	; 2
    2134:	09 f4       	brne	.+2      	; 0x2138 <led_is_set+0x20>
    2136:	44 c0       	rjmp	.+136    	; 0x21c0 <led_is_set+0xa8>
    2138:	83 30       	cpi	r24, 0x03	; 3
    213a:	09 f0       	breq	.+2      	; 0x213e <led_is_set+0x26>
    213c:	59 c0       	rjmp	.+178    	; 0x21f0 <led_is_set+0xd8>
    213e:	4d c0       	rjmp	.+154    	; 0x21da <led_is_set+0xc2>
    2140:	88 30       	cpi	r24, 0x08	; 8
    2142:	31 f1       	breq	.+76     	; 0x2190 <led_is_set+0x78>
    2144:	89 30       	cpi	r24, 0x09	; 9
    2146:	30 f4       	brcc	.+12     	; 0x2154 <led_is_set+0x3c>
    2148:	85 30       	cpi	r24, 0x05	; 5
    214a:	91 f0       	breq	.+36     	; 0x2170 <led_is_set+0x58>
    214c:	87 30       	cpi	r24, 0x07	; 7
    214e:	09 f0       	breq	.+2      	; 0x2152 <led_is_set+0x3a>
    2150:	4f c0       	rjmp	.+158    	; 0x21f0 <led_is_set+0xd8>
    2152:	15 c0       	rjmp	.+42     	; 0x217e <led_is_set+0x66>
    2154:	89 30       	cpi	r24, 0x09	; 9
    2156:	21 f1       	breq	.+72     	; 0x21a0 <led_is_set+0x88>
    2158:	8a 30       	cpi	r24, 0x0A	; 10
    215a:	09 f0       	breq	.+2      	; 0x215e <led_is_set+0x46>
    215c:	49 c0       	rjmp	.+146    	; 0x21f0 <led_is_set+0xd8>
    215e:	43 c0       	rjmp	.+134    	; 0x21e6 <led_is_set+0xce>
		case LED_ID_AMS:
			return 0x01==(PORTC>>LED_PIN_AMS);	
    2160:	98 b1       	in	r25, 0x08	; 8
    2162:	96 95       	lsr	r25
    2164:	81 e0       	ldi	r24, 0x01	; 1
    2166:	91 30       	cpi	r25, 0x01	; 1
    2168:	09 f4       	brne	.+2      	; 0x216c <led_is_set+0x54>
    216a:	43 c0       	rjmp	.+134    	; 0x21f2 <led_is_set+0xda>
    216c:	80 e0       	ldi	r24, 0x00	; 0
    216e:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>LED_PIN_TV);
    2170:	92 b1       	in	r25, 0x02	; 2
    2172:	96 95       	lsr	r25
    2174:	81 e0       	ldi	r24, 0x01	; 1
    2176:	91 30       	cpi	r25, 0x01	; 1
    2178:	e1 f1       	breq	.+120    	; 0x21f2 <led_is_set+0xda>
    217a:	80 e0       	ldi	r24, 0x00	; 0
    217c:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>LED_PIN_RECUP);
    217e:	92 b1       	in	r25, 0x02	; 2
    2180:	96 95       	lsr	r25
    2182:	96 95       	lsr	r25
    2184:	96 95       	lsr	r25
    2186:	81 e0       	ldi	r24, 0x01	; 1
    2188:	91 30       	cpi	r25, 0x01	; 1
    218a:	99 f1       	breq	.+102    	; 0x21f2 <led_is_set+0xda>
    218c:	80 e0       	ldi	r24, 0x00	; 0
    218e:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTA>>LED_PIN_KOBI);
    2190:	92 b1       	in	r25, 0x02	; 2
    2192:	92 95       	swap	r25
    2194:	9f 70       	andi	r25, 0x0F	; 15
    2196:	81 e0       	ldi	r24, 0x01	; 1
    2198:	91 30       	cpi	r25, 0x01	; 1
    219a:	59 f1       	breq	.+86     	; 0x21f2 <led_is_set+0xda>
    219c:	80 e0       	ldi	r24, 0x00	; 0
    219e:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>LED_PIN_AD);
    21a0:	92 b1       	in	r25, 0x02	; 2
    21a2:	96 95       	lsr	r25
    21a4:	96 95       	lsr	r25
    21a6:	81 e0       	ldi	r24, 0x01	; 1
    21a8:	91 30       	cpi	r25, 0x01	; 1
    21aa:	19 f1       	breq	.+70     	; 0x21f2 <led_is_set+0xda>
    21ac:	80 e0       	ldi	r24, 0x00	; 0
    21ae:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTG>>LED_PIN_LV_LOW);
    21b0:	94 b3       	in	r25, 0x14	; 20
    21b2:	92 95       	swap	r25
    21b4:	9f 70       	andi	r25, 0x0F	; 15
    21b6:	81 e0       	ldi	r24, 0x01	; 1
    21b8:	91 30       	cpi	r25, 0x01	; 1
    21ba:	d9 f0       	breq	.+54     	; 0x21f2 <led_is_set+0xda>
    21bc:	80 e0       	ldi	r24, 0x00	; 0
    21be:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>LED_PIN_IMD);
    21c0:	98 b1       	in	r25, 0x08	; 8
    21c2:	81 e0       	ldi	r24, 0x01	; 1
    21c4:	91 30       	cpi	r25, 0x01	; 1
    21c6:	a9 f0       	breq	.+42     	; 0x21f2 <led_is_set+0xda>
    21c8:	80 e0       	ldi	r24, 0x00	; 0
    21ca:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>LED_PIN_BRAKE);
    21cc:	94 b3       	in	r25, 0x14	; 20
    21ce:	96 95       	lsr	r25
    21d0:	81 e0       	ldi	r24, 0x01	; 1
    21d2:	91 30       	cpi	r25, 0x01	; 1
    21d4:	71 f0       	breq	.+28     	; 0x21f2 <led_is_set+0xda>
    21d6:	80 e0       	ldi	r24, 0x00	; 0
    21d8:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>LED_PIN_OK);
    21da:	94 b3       	in	r25, 0x14	; 20
    21dc:	81 e0       	ldi	r24, 0x01	; 1
    21de:	91 30       	cpi	r25, 0x01	; 1
    21e0:	41 f0       	breq	.+16     	; 0x21f2 <led_is_set+0xda>
    21e2:	80 e0       	ldi	r24, 0x00	; 0
    21e4:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTD>>LED_PIN_START);
    21e6:	81 e0       	ldi	r24, 0x01	; 1
    21e8:	5f 99       	sbic	0x0b, 7	; 11
    21ea:	03 c0       	rjmp	.+6      	; 0x21f2 <led_is_set+0xda>
    21ec:	80 e0       	ldi	r24, 0x00	; 0
    21ee:	08 95       	ret
    21f0:	08 95       	ret
			break;
		default:
		break;
	}
}
    21f2:	08 95       	ret

000021f4 <led_toggle>:



void led_toggle(uint8_t led_id){
    21f4:	cf 93       	push	r28
    21f6:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    21f8:	0e 94 8c 10 	call	0x2118	; 0x2118 <led_is_set>
    21fc:	88 23       	and	r24, r24
    21fe:	21 f0       	breq	.+8      	; 0x2208 <led_toggle+0x14>
		led_clear(led_id);
    2200:	8c 2f       	mov	r24, r28
    2202:	0e 94 4c 10 	call	0x2098	; 0x2098 <led_clear>
    2206:	03 c0       	rjmp	.+6      	; 0x220e <led_toggle+0x1a>
	}else{
		led_set(led_id);
    2208:	8c 2f       	mov	r24, r28
    220a:	0e 94 1b 10 	call	0x2036	; 0x2036 <led_set>
	}
}
    220e:	cf 91       	pop	r28
    2210:	08 95       	ret

00002212 <led_state_set>:


void led_state_set(uint16_t led_new_state){
    2212:	ef 92       	push	r14
    2214:	ff 92       	push	r15
    2216:	0f 93       	push	r16
    2218:	1f 93       	push	r17
    221a:	cf 93       	push	r28
    221c:	df 93       	push	r29
    221e:	7c 01       	movw	r14, r24
    2220:	c0 e0       	ldi	r28, 0x00	; 0
    2222:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2224:	01 e0       	ldi	r16, 0x01	; 1
    2226:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    2228:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    222a:	98 01       	movw	r18, r16
    222c:	0c 2e       	mov	r0, r28
    222e:	02 c0       	rjmp	.+4      	; 0x2234 <led_state_set+0x22>
    2230:	22 0f       	add	r18, r18
    2232:	33 1f       	adc	r19, r19
    2234:	0a 94       	dec	r0
    2236:	e2 f7       	brpl	.-8      	; 0x2230 <led_state_set+0x1e>
    2238:	2e 21       	and	r18, r14
    223a:	3f 21       	and	r19, r15
    223c:	21 15       	cp	r18, r1
    223e:	31 05       	cpc	r19, r1
    2240:	11 f0       	breq	.+4      	; 0x2246 <led_state_set+0x34>
			led_set(i);
    2242:	0e 94 1b 10 	call	0x2036	; 0x2036 <led_set>
    2246:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    2248:	cb 30       	cpi	r28, 0x0B	; 11
    224a:	d1 05       	cpc	r29, r1
    224c:	69 f7       	brne	.-38     	; 0x2228 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    224e:	df 91       	pop	r29
    2250:	cf 91       	pop	r28
    2252:	1f 91       	pop	r17
    2254:	0f 91       	pop	r16
    2256:	ff 90       	pop	r15
    2258:	ef 90       	pop	r14
    225a:	08 95       	ret

0000225c <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRC|=(0x01)<<LED_PIN_AMS;/* set data direction to output*/
    225c:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<LED_PIN_TV;/* set data direction to output*/
    225e:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<LED_PIN_RECUP;/* set data direction to output*/
    2260:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<LED_PIN_KOBI;/* set data direction to output*/
    2262:	0c 9a       	sbi	0x01, 4	; 1
	DDRA|=(0x01)<<LED_PIN_AD;/* set data direction to output*/
    2264:	0a 9a       	sbi	0x01, 2	; 1
	DDRG|=(0x01)<<LED_PIN_LV_LOW;/* set data direction to output*/
    2266:	9c 9a       	sbi	0x13, 4	; 19
	DDRC|=(0x01)<<LED_PIN_IMD;/* set data direction to output*/
    2268:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<LED_PIN_BRAKE;/* set data direction to output*/
    226a:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<LED_PIN_OK;/* set data direction to output*/
    226c:	98 9a       	sbi	0x13, 0	; 19
	DDRD|=(0x01)<<LED_PIN_START;/* set data direction to output*/
    226e:	57 9a       	sbi	0x0a, 7	; 10
	
	// Set I/O Pins High (all leds on)	
	PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    2270:	41 9a       	sbi	0x08, 1	; 8
	PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    2272:	11 9a       	sbi	0x02, 1	; 2
	PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    2274:	13 9a       	sbi	0x02, 3	; 2
	PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    2276:	14 9a       	sbi	0x02, 4	; 2
	PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    2278:	12 9a       	sbi	0x02, 2	; 2
	PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    227a:	a4 9a       	sbi	0x14, 4	; 20
	PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    227c:	40 9a       	sbi	0x08, 0	; 8
	PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    227e:	a1 9a       	sbi	0x14, 1	; 20
	PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    2280:	a0 9a       	sbi	0x14, 0	; 20
	PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    2282:	5f 9a       	sbi	0x0b, 7	; 11
	
	
	
	led_state=0xFFFF;
    2284:	8f ef       	ldi	r24, 0xFF	; 255
    2286:	9f ef       	ldi	r25, 0xFF	; 255
    2288:	90 93 5a 03 	sts	0x035A, r25
    228c:	80 93 59 03 	sts	0x0359, r24
	led_state_set(led_state);
    2290:	0e 94 09 11 	call	0x2212	; 0x2212 <led_state_set>
	
}
    2294:	08 95       	ret

00002296 <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    2296:	0f 93       	push	r16
    2298:	1f 93       	push	r17
    229a:	cf 93       	push	r28
    229c:	df 93       	push	r29
    229e:	c0 e0       	ldi	r28, 0x00	; 0
    22a0:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    22a2:	8c 2f       	mov	r24, r28
    22a4:	0e 94 8c 10 	call	0x2118	; 0x2118 <led_is_set>
    22a8:	90 e0       	ldi	r25, 0x00	; 0
    22aa:	0c 2e       	mov	r0, r28
    22ac:	02 c0       	rjmp	.+4      	; 0x22b2 <led_state_return+0x1c>
    22ae:	88 0f       	add	r24, r24
    22b0:	99 1f       	adc	r25, r25
    22b2:	0a 94       	dec	r0
    22b4:	e2 f7       	brpl	.-8      	; 0x22ae <led_state_return+0x18>
    22b6:	08 2b       	or	r16, r24
    22b8:	19 2b       	or	r17, r25
    22ba:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    22bc:	cb 30       	cpi	r28, 0x0B	; 11
    22be:	d1 05       	cpc	r29, r1
    22c0:	81 f7       	brne	.-32     	; 0x22a2 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    22c2:	80 2f       	mov	r24, r16
    22c4:	91 2f       	mov	r25, r17
    22c6:	df 91       	pop	r29
    22c8:	cf 91       	pop	r28
    22ca:	1f 91       	pop	r17
    22cc:	0f 91       	pop	r16
    22ce:	08 95       	ret

000022d0 <main_deinit>:
		
}

void main_deinit(){
	
}
    22d0:	08 95       	ret

000022d2 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    22d2:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    22d4:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    22d6:	87 b1       	in	r24, 0x07	; 7
    22d8:	80 76       	andi	r24, 0x60	; 96
    22da:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    22dc:	8f ef       	ldi	r24, 0xFF	; 255
    22de:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    22e0:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    22e2:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    22e4:	93 b3       	in	r25, 0x13	; 19
    22e6:	90 7e       	andi	r25, 0xE0	; 224
    22e8:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    22ea:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    22ec:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    22ee:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    22f0:	9b b1       	in	r25, 0x0b	; 11
    22f2:	9f 69       	ori	r25, 0x9F	; 159
    22f4:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    22f6:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    22f8:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    22fa:	84 b3       	in	r24, 0x14	; 20
    22fc:	8f 61       	ori	r24, 0x1F	; 31
    22fe:	84 bb       	out	0x14, r24	; 20
	
}
    2300:	08 95       	ret

00002302 <main_init>:


void main_init(){


	ports_init();
    2302:	0e 94 69 11 	call	0x22d2	; 0x22d2 <ports_init>
	
	CANInit();
    2306:	0e 94 66 01 	call	0x2cc	; 0x2cc <CANInit>

	#if HAS_5KHZ|HAS_1KHZ|HAS_500HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    230a:	81 e0       	ldi	r24, 0x01	; 1
    230c:	60 e0       	ldi	r22, 0x00	; 0
    230e:	0e 94 09 13 	call	0x2612	; 0x2612 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    2312:	83 e0       	ldi	r24, 0x03	; 3
    2314:	60 e0       	ldi	r22, 0x00	; 0
    2316:	0e 94 0e 13 	call	0x261c	; 0x261c <Timer3_init>
	#endif

	#if HAS_5KHZ
	TIMER_Timer1_OCR1A_on();
    231a:	0e 94 13 13 	call	0x2626	; 0x2626 <TIMER_Timer1_OCR1A_on>
	#if HAS_500HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    231e:	0e 94 43 13 	call	0x2686	; 0x2686 <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    2322:	0e 94 fe 00 	call	0x1fc	; 0x1fc <buzzer_init>
	#endif
	
	#if HAS_LEDS
	led_init();
    2326:	0e 94 2e 11 	call	0x225c	; 0x225c <led_init>
	#if HAS_BUTTONS
	button_init();
	#endif
	
	#if HAS_DISPLAY
	display_init();
    232a:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    232e:	0e 94 73 13 	call	0x26e6	; 0x26e6 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    2332:	80 e0       	ldi	r24, 0x00	; 0
    2334:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <EventAddEvent>
	
		
}
    2338:	08 95       	ret

0000233a <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    233a:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    233c:	5a 98       	cbi	0x0b, 2	; 11
}
    233e:	08 95       	ret

00002340 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    2340:	5a 9a       	sbi	0x0b, 2	; 11
}
    2342:	08 95       	ret

00002344 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    2344:	5a 98       	cbi	0x0b, 2	; 11
}
    2346:	08 95       	ret

00002348 <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    2348:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    234a:	20 9a       	sbi	0x04, 0	; 4
    234c:	94 b1       	in	r25, 0x04	; 4
    234e:	96 60       	ori	r25, 0x06	; 6
    2350:	94 b9       	out	0x04, r25	; 4
    2352:	9c b5       	in	r25, 0x2c	; 44
    2354:	90 7c       	andi	r25, 0xC0	; 192
    2356:	9c bd       	out	0x2c, r25	; 44
    2358:	9c b5       	in	r25, 0x2c	; 44
    235a:	8f 73       	andi	r24, 0x3F	; 63
    235c:	89 2b       	or	r24, r25
    235e:	8c bd       	out	0x2c, r24	; 44
    2360:	8d b5       	in	r24, 0x2d	; 45
    2362:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2364:	8c b5       	in	r24, 0x2c	; 44
    2366:	80 64       	ori	r24, 0x40	; 64
    2368:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    236a:	81 e0       	ldi	r24, 0x01	; 1
    236c:	08 95       	ret

0000236e <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    236e:	8d b5       	in	r24, 0x2d	; 45
}
    2370:	80 78       	andi	r24, 0x80	; 128
    2372:	08 95       	ret

00002374 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    2374:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    2376:	0d b4       	in	r0, 0x2d	; 45
    2378:	07 fe       	sbrs	r0, 7
    237a:	fd cf       	rjmp	.-6      	; 0x2376 <spi_putchar+0x2>
    return ch;
}
    237c:	08 95       	ret

0000237e <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    237e:	0d b4       	in	r0, 0x2d	; 45
    2380:	07 fe       	sbrs	r0, 7
    2382:	fd cf       	rjmp	.-6      	; 0x237e <spi_getchar>
    ch = Spi_get_byte();
    2384:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    2386:	08 95       	ret

00002388 <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    2388:	0d b4       	in	r0, 0x2d	; 45
    238a:	07 fe       	sbrs	r0, 7
    238c:	fd cf       	rjmp	.-6      	; 0x2388 <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    238e:	8e bd       	out	0x2e, r24	; 46
}
    2390:	08 95       	ret

00002392 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    2392:	1f 92       	push	r1
    2394:	0f 92       	push	r0
    2396:	0f b6       	in	r0, 0x3f	; 63
    2398:	0f 92       	push	r0
    239a:	11 24       	eor	r1, r1
}
    239c:	0f 90       	pop	r0
    239e:	0f be       	out	0x3f, r0	; 63
    23a0:	0f 90       	pop	r0
    23a2:	1f 90       	pop	r1
    23a4:	18 95       	reti

000023a6 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    23a6:	1f 92       	push	r1
    23a8:	0f 92       	push	r0
    23aa:	0f b6       	in	r0, 0x3f	; 63
    23ac:	0f 92       	push	r0
    23ae:	11 24       	eor	r1, r1
	return;
}
    23b0:	0f 90       	pop	r0
    23b2:	0f be       	out	0x3f, r0	; 63
    23b4:	0f 90       	pop	r0
    23b6:	1f 90       	pop	r1
    23b8:	18 95       	reti

000023ba <__vector_17>:

ISR(TIMER0_OVF_vect){
    23ba:	1f 92       	push	r1
    23bc:	0f 92       	push	r0
    23be:	0f b6       	in	r0, 0x3f	; 63
    23c0:	0f 92       	push	r0
    23c2:	11 24       	eor	r1, r1
	return;
}
    23c4:	0f 90       	pop	r0
    23c6:	0f be       	out	0x3f, r0	; 63
    23c8:	0f 90       	pop	r0
    23ca:	1f 90       	pop	r1
    23cc:	18 95       	reti

000023ce <__vector_12>:

ISR(TIMER1_COMPA_vect){
    23ce:	1f 92       	push	r1
    23d0:	0f 92       	push	r0
    23d2:	0f b6       	in	r0, 0x3f	; 63
    23d4:	0f 92       	push	r0
    23d6:	11 24       	eor	r1, r1
    23d8:	2f 93       	push	r18
    23da:	3f 93       	push	r19
    23dc:	4f 93       	push	r20
    23de:	5f 93       	push	r21
    23e0:	6f 93       	push	r22
    23e2:	7f 93       	push	r23
    23e4:	8f 93       	push	r24
    23e6:	9f 93       	push	r25
    23e8:	af 93       	push	r26
    23ea:	bf 93       	push	r27
    23ec:	ef 93       	push	r30
    23ee:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    23f0:	e8 e8       	ldi	r30, 0x88	; 136
    23f2:	f0 e0       	ldi	r31, 0x00	; 0
    23f4:	80 81       	ld	r24, Z
    23f6:	91 81       	ldd	r25, Z+1	; 0x01
    23f8:	80 5a       	subi	r24, 0xA0	; 160
    23fa:	96 4f       	sbci	r25, 0xF6	; 246
    23fc:	91 83       	std	Z+1, r25	; 0x01
    23fe:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5KHZ);
    2400:	81 e0       	ldi	r24, 0x01	; 1
    2402:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <EventAddEvent>
	return;
}
    2406:	ff 91       	pop	r31
    2408:	ef 91       	pop	r30
    240a:	bf 91       	pop	r27
    240c:	af 91       	pop	r26
    240e:	9f 91       	pop	r25
    2410:	8f 91       	pop	r24
    2412:	7f 91       	pop	r23
    2414:	6f 91       	pop	r22
    2416:	5f 91       	pop	r21
    2418:	4f 91       	pop	r20
    241a:	3f 91       	pop	r19
    241c:	2f 91       	pop	r18
    241e:	0f 90       	pop	r0
    2420:	0f be       	out	0x3f, r0	; 63
    2422:	0f 90       	pop	r0
    2424:	1f 90       	pop	r1
    2426:	18 95       	reti

00002428 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    2428:	1f 92       	push	r1
    242a:	0f 92       	push	r0
    242c:	0f b6       	in	r0, 0x3f	; 63
    242e:	0f 92       	push	r0
    2430:	11 24       	eor	r1, r1
    2432:	2f 93       	push	r18
    2434:	3f 93       	push	r19
    2436:	4f 93       	push	r20
    2438:	5f 93       	push	r21
    243a:	6f 93       	push	r22
    243c:	7f 93       	push	r23
    243e:	8f 93       	push	r24
    2440:	9f 93       	push	r25
    2442:	af 93       	push	r26
    2444:	bf 93       	push	r27
    2446:	ef 93       	push	r30
    2448:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    244a:	ea e8       	ldi	r30, 0x8A	; 138
    244c:	f0 e0       	ldi	r31, 0x00	; 0
    244e:	80 81       	ld	r24, Z
    2450:	91 81       	ldd	r25, Z+1	; 0x01
    2452:	80 52       	subi	r24, 0x20	; 32
    2454:	91 4d       	sbci	r25, 0xD1	; 209
    2456:	91 83       	std	Z+1, r25	; 0x01
    2458:	80 83       	st	Z, r24
	EventAddEvent(EVENT_1KHZ);
    245a:	82 e0       	ldi	r24, 0x02	; 2
    245c:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <EventAddEvent>
	return;
}
    2460:	ff 91       	pop	r31
    2462:	ef 91       	pop	r30
    2464:	bf 91       	pop	r27
    2466:	af 91       	pop	r26
    2468:	9f 91       	pop	r25
    246a:	8f 91       	pop	r24
    246c:	7f 91       	pop	r23
    246e:	6f 91       	pop	r22
    2470:	5f 91       	pop	r21
    2472:	4f 91       	pop	r20
    2474:	3f 91       	pop	r19
    2476:	2f 91       	pop	r18
    2478:	0f 90       	pop	r0
    247a:	0f be       	out	0x3f, r0	; 63
    247c:	0f 90       	pop	r0
    247e:	1f 90       	pop	r1
    2480:	18 95       	reti

00002482 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    2482:	1f 92       	push	r1
    2484:	0f 92       	push	r0
    2486:	0f b6       	in	r0, 0x3f	; 63
    2488:	0f 92       	push	r0
    248a:	11 24       	eor	r1, r1
    248c:	2f 93       	push	r18
    248e:	3f 93       	push	r19
    2490:	4f 93       	push	r20
    2492:	5f 93       	push	r21
    2494:	6f 93       	push	r22
    2496:	7f 93       	push	r23
    2498:	8f 93       	push	r24
    249a:	9f 93       	push	r25
    249c:	af 93       	push	r26
    249e:	bf 93       	push	r27
    24a0:	ef 93       	push	r30
    24a2:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    24a4:	ec e8       	ldi	r30, 0x8C	; 140
    24a6:	f0 e0       	ldi	r31, 0x00	; 0
    24a8:	80 81       	ld	r24, Z
    24aa:	91 81       	ldd	r25, Z+1	; 0x01
    24ac:	80 54       	subi	r24, 0x40	; 64
    24ae:	92 4a       	sbci	r25, 0xA2	; 162
    24b0:	91 83       	std	Z+1, r25	; 0x01
    24b2:	80 83       	st	Z, r24
	EventAddEvent(EVENT_500HZ);
    24b4:	83 e0       	ldi	r24, 0x03	; 3
    24b6:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <EventAddEvent>
	return;
}
    24ba:	ff 91       	pop	r31
    24bc:	ef 91       	pop	r30
    24be:	bf 91       	pop	r27
    24c0:	af 91       	pop	r26
    24c2:	9f 91       	pop	r25
    24c4:	8f 91       	pop	r24
    24c6:	7f 91       	pop	r23
    24c8:	6f 91       	pop	r22
    24ca:	5f 91       	pop	r21
    24cc:	4f 91       	pop	r20
    24ce:	3f 91       	pop	r19
    24d0:	2f 91       	pop	r18
    24d2:	0f 90       	pop	r0
    24d4:	0f be       	out	0x3f, r0	; 63
    24d6:	0f 90       	pop	r0
    24d8:	1f 90       	pop	r1
    24da:	18 95       	reti

000024dc <__vector_28>:

ISR(TIMER3_COMPA_vect){
    24dc:	1f 92       	push	r1
    24de:	0f 92       	push	r0
    24e0:	0f b6       	in	r0, 0x3f	; 63
    24e2:	0f 92       	push	r0
    24e4:	11 24       	eor	r1, r1
    24e6:	2f 93       	push	r18
    24e8:	3f 93       	push	r19
    24ea:	4f 93       	push	r20
    24ec:	5f 93       	push	r21
    24ee:	6f 93       	push	r22
    24f0:	7f 93       	push	r23
    24f2:	8f 93       	push	r24
    24f4:	9f 93       	push	r25
    24f6:	af 93       	push	r26
    24f8:	bf 93       	push	r27
    24fa:	ef 93       	push	r30
    24fc:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    24fe:	e8 e9       	ldi	r30, 0x98	; 152
    2500:	f0 e0       	ldi	r31, 0x00	; 0
    2502:	80 81       	ld	r24, Z
    2504:	91 81       	ldd	r25, Z+1	; 0x01
    2506:	80 59       	subi	r24, 0x90	; 144
    2508:	96 4b       	sbci	r25, 0xB6	; 182
    250a:	91 83       	std	Z+1, r25	; 0x01
    250c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    250e:	84 e0       	ldi	r24, 0x04	; 4
    2510:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <EventAddEvent>
	return;
}
    2514:	ff 91       	pop	r31
    2516:	ef 91       	pop	r30
    2518:	bf 91       	pop	r27
    251a:	af 91       	pop	r26
    251c:	9f 91       	pop	r25
    251e:	8f 91       	pop	r24
    2520:	7f 91       	pop	r23
    2522:	6f 91       	pop	r22
    2524:	5f 91       	pop	r21
    2526:	4f 91       	pop	r20
    2528:	3f 91       	pop	r19
    252a:	2f 91       	pop	r18
    252c:	0f 90       	pop	r0
    252e:	0f be       	out	0x3f, r0	; 63
    2530:	0f 90       	pop	r0
    2532:	1f 90       	pop	r1
    2534:	18 95       	reti

00002536 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    2536:	1f 92       	push	r1
    2538:	0f 92       	push	r0
    253a:	0f b6       	in	r0, 0x3f	; 63
    253c:	0f 92       	push	r0
    253e:	11 24       	eor	r1, r1
    2540:	2f 93       	push	r18
    2542:	3f 93       	push	r19
    2544:	4f 93       	push	r20
    2546:	5f 93       	push	r21
    2548:	6f 93       	push	r22
    254a:	7f 93       	push	r23
    254c:	8f 93       	push	r24
    254e:	9f 93       	push	r25
    2550:	af 93       	push	r26
    2552:	bf 93       	push	r27
    2554:	ef 93       	push	r30
    2556:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    2558:	ea e9       	ldi	r30, 0x9A	; 154
    255a:	f0 e0       	ldi	r31, 0x00	; 0
    255c:	80 81       	ld	r24, Z
    255e:	91 81       	ldd	r25, Z+1	; 0x01
    2560:	80 52       	subi	r24, 0x20	; 32
    2562:	9d 46       	sbci	r25, 0x6D	; 109
    2564:	91 83       	std	Z+1, r25	; 0x01
    2566:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    2568:	85 e0       	ldi	r24, 0x05	; 5
    256a:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <EventAddEvent>
	return;
}
    256e:	ff 91       	pop	r31
    2570:	ef 91       	pop	r30
    2572:	bf 91       	pop	r27
    2574:	af 91       	pop	r26
    2576:	9f 91       	pop	r25
    2578:	8f 91       	pop	r24
    257a:	7f 91       	pop	r23
    257c:	6f 91       	pop	r22
    257e:	5f 91       	pop	r21
    2580:	4f 91       	pop	r20
    2582:	3f 91       	pop	r19
    2584:	2f 91       	pop	r18
    2586:	0f 90       	pop	r0
    2588:	0f be       	out	0x3f, r0	; 63
    258a:	0f 90       	pop	r0
    258c:	1f 90       	pop	r1
    258e:	18 95       	reti

00002590 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    2590:	1f 92       	push	r1
    2592:	0f 92       	push	r0
    2594:	0f b6       	in	r0, 0x3f	; 63
    2596:	0f 92       	push	r0
    2598:	11 24       	eor	r1, r1
    259a:	2f 93       	push	r18
    259c:	3f 93       	push	r19
    259e:	4f 93       	push	r20
    25a0:	5f 93       	push	r21
    25a2:	6f 93       	push	r22
    25a4:	7f 93       	push	r23
    25a6:	8f 93       	push	r24
    25a8:	9f 93       	push	r25
    25aa:	af 93       	push	r26
    25ac:	bf 93       	push	r27
    25ae:	ef 93       	push	r30
    25b0:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    25b2:	ec e9       	ldi	r30, 0x9C	; 156
    25b4:	f0 e0       	ldi	r31, 0x00	; 0
    25b6:	80 81       	ld	r24, Z
    25b8:	91 81       	ldd	r25, Z+1	; 0x01
    25ba:	88 56       	subi	r24, 0x68	; 104
    25bc:	98 44       	sbci	r25, 0x48	; 72
    25be:	91 83       	std	Z+1, r25	; 0x01
    25c0:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    25c2:	86 e0       	ldi	r24, 0x06	; 6
    25c4:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <EventAddEvent>
	return;
}
    25c8:	ff 91       	pop	r31
    25ca:	ef 91       	pop	r30
    25cc:	bf 91       	pop	r27
    25ce:	af 91       	pop	r26
    25d0:	9f 91       	pop	r25
    25d2:	8f 91       	pop	r24
    25d4:	7f 91       	pop	r23
    25d6:	6f 91       	pop	r22
    25d8:	5f 91       	pop	r21
    25da:	4f 91       	pop	r20
    25dc:	3f 91       	pop	r19
    25de:	2f 91       	pop	r18
    25e0:	0f 90       	pop	r0
    25e2:	0f be       	out	0x3f, r0	; 63
    25e4:	0f 90       	pop	r0
    25e6:	1f 90       	pop	r1
    25e8:	18 95       	reti

000025ea <__vector_15>:

ISR(TIMER1_OVF_vect){}
    25ea:	1f 92       	push	r1
    25ec:	0f 92       	push	r0
    25ee:	0f b6       	in	r0, 0x3f	; 63
    25f0:	0f 92       	push	r0
    25f2:	11 24       	eor	r1, r1
    25f4:	0f 90       	pop	r0
    25f6:	0f be       	out	0x3f, r0	; 63
    25f8:	0f 90       	pop	r0
    25fa:	1f 90       	pop	r1
    25fc:	18 95       	reti

000025fe <__vector_31>:

ISR(TIMER3_OVF_vect){}
    25fe:	1f 92       	push	r1
    2600:	0f 92       	push	r0
    2602:	0f b6       	in	r0, 0x3f	; 63
    2604:	0f 92       	push	r0
    2606:	11 24       	eor	r1, r1
    2608:	0f 90       	pop	r0
    260a:	0f be       	out	0x3f, r0	; 63
    260c:	0f 90       	pop	r0
    260e:	1f 90       	pop	r1
    2610:	18 95       	reti

00002612 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    2612:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    2616:	60 93 6f 00 	sts	0x006F, r22
}
    261a:	08 95       	ret

0000261c <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    261c:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2620:	60 93 71 00 	sts	0x0071, r22
}
    2624:	08 95       	ret

00002626 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    2626:	80 91 84 00 	lds	r24, 0x0084
    262a:	90 91 85 00 	lds	r25, 0x0085
    262e:	80 5a       	subi	r24, 0xA0	; 160
    2630:	96 4f       	sbci	r25, 0xF6	; 246
    2632:	90 93 89 00 	sts	0x0089, r25
    2636:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    263a:	ef e6       	ldi	r30, 0x6F	; 111
    263c:	f0 e0       	ldi	r31, 0x00	; 0
    263e:	80 81       	ld	r24, Z
    2640:	82 60       	ori	r24, 0x02	; 2
    2642:	80 83       	st	Z, r24
}
    2644:	08 95       	ret

00002646 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    2646:	80 91 84 00 	lds	r24, 0x0084
    264a:	90 91 85 00 	lds	r25, 0x0085
    264e:	80 52       	subi	r24, 0x20	; 32
    2650:	91 4d       	sbci	r25, 0xD1	; 209
    2652:	90 93 8b 00 	sts	0x008B, r25
    2656:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    265a:	ef e6       	ldi	r30, 0x6F	; 111
    265c:	f0 e0       	ldi	r31, 0x00	; 0
    265e:	80 81       	ld	r24, Z
    2660:	84 60       	ori	r24, 0x04	; 4
    2662:	80 83       	st	Z, r24
}
    2664:	08 95       	ret

00002666 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    2666:	80 91 84 00 	lds	r24, 0x0084
    266a:	90 91 85 00 	lds	r25, 0x0085
    266e:	80 54       	subi	r24, 0x40	; 64
    2670:	92 4a       	sbci	r25, 0xA2	; 162
    2672:	90 93 8d 00 	sts	0x008D, r25
    2676:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    267a:	ef e6       	ldi	r30, 0x6F	; 111
    267c:	f0 e0       	ldi	r31, 0x00	; 0
    267e:	80 81       	ld	r24, Z
    2680:	88 60       	ori	r24, 0x08	; 8
    2682:	80 83       	st	Z, r24
}
    2684:	08 95       	ret

00002686 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    2686:	80 91 94 00 	lds	r24, 0x0094
    268a:	90 91 95 00 	lds	r25, 0x0095
    268e:	80 59       	subi	r24, 0x90	; 144
    2690:	96 4b       	sbci	r25, 0xB6	; 182
    2692:	90 93 99 00 	sts	0x0099, r25
    2696:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    269a:	e1 e7       	ldi	r30, 0x71	; 113
    269c:	f0 e0       	ldi	r31, 0x00	; 0
    269e:	80 81       	ld	r24, Z
    26a0:	82 60       	ori	r24, 0x02	; 2
    26a2:	80 83       	st	Z, r24
}
    26a4:	08 95       	ret

000026a6 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    26a6:	80 91 94 00 	lds	r24, 0x0094
    26aa:	90 91 95 00 	lds	r25, 0x0095
    26ae:	80 52       	subi	r24, 0x20	; 32
    26b0:	9d 46       	sbci	r25, 0x6D	; 109
    26b2:	90 93 9b 00 	sts	0x009B, r25
    26b6:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    26ba:	e1 e7       	ldi	r30, 0x71	; 113
    26bc:	f0 e0       	ldi	r31, 0x00	; 0
    26be:	80 81       	ld	r24, Z
    26c0:	84 60       	ori	r24, 0x04	; 4
    26c2:	80 83       	st	Z, r24
}
    26c4:	08 95       	ret

000026c6 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    26c6:	80 91 94 00 	lds	r24, 0x0094
    26ca:	90 91 95 00 	lds	r25, 0x0095
    26ce:	88 56       	subi	r24, 0x68	; 104
    26d0:	98 44       	sbci	r25, 0x48	; 72
    26d2:	90 93 9d 00 	sts	0x009D, r25
    26d6:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    26da:	e1 e7       	ldi	r30, 0x71	; 113
    26dc:	f0 e0       	ldi	r31, 0x00	; 0
    26de:	80 81       	ld	r24, Z
    26e0:	88 60       	ori	r24, 0x08	; 8
    26e2:	80 83       	st	Z, r24
}
    26e4:	08 95       	ret

000026e6 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    26e6:	2b e0       	ldi	r18, 0x0B	; 11
    26e8:	88 e1       	ldi	r24, 0x18	; 24
    26ea:	90 e0       	ldi	r25, 0x00	; 0
    26ec:	0f b6       	in	r0, 0x3f	; 63
    26ee:	f8 94       	cli
    26f0:	a8 95       	wdr
    26f2:	80 93 60 00 	sts	0x0060, r24
    26f6:	0f be       	out	0x3f, r0	; 63
    26f8:	20 93 60 00 	sts	0x0060, r18
}
    26fc:	08 95       	ret

000026fe <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    26fe:	04 b6       	in	r0, 0x34	; 52
    2700:	03 fe       	sbrs	r0, 3
    2702:	06 c0       	rjmp	.+12     	; 0x2710 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    2704:	84 b7       	in	r24, 0x34	; 52
    2706:	87 7f       	andi	r24, 0xF7	; 247
    2708:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    270a:	80 e1       	ldi	r24, 0x10	; 16
    270c:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <AddError>
	}
}
    2710:	08 95       	ret

00002712 <__udivmodqi4>:
    2712:	99 1b       	sub	r25, r25
    2714:	79 e0       	ldi	r23, 0x09	; 9
    2716:	04 c0       	rjmp	.+8      	; 0x2720 <__udivmodqi4_ep>

00002718 <__udivmodqi4_loop>:
    2718:	99 1f       	adc	r25, r25
    271a:	96 17       	cp	r25, r22
    271c:	08 f0       	brcs	.+2      	; 0x2720 <__udivmodqi4_ep>
    271e:	96 1b       	sub	r25, r22

00002720 <__udivmodqi4_ep>:
    2720:	88 1f       	adc	r24, r24
    2722:	7a 95       	dec	r23
    2724:	c9 f7       	brne	.-14     	; 0x2718 <__udivmodqi4_loop>
    2726:	80 95       	com	r24
    2728:	08 95       	ret

0000272a <__divmodhi4>:
    272a:	97 fb       	bst	r25, 7
    272c:	09 2e       	mov	r0, r25
    272e:	07 26       	eor	r0, r23
    2730:	0a d0       	rcall	.+20     	; 0x2746 <__divmodhi4_neg1>
    2732:	77 fd       	sbrc	r23, 7
    2734:	04 d0       	rcall	.+8      	; 0x273e <__divmodhi4_neg2>
    2736:	0c d0       	rcall	.+24     	; 0x2750 <__udivmodhi4>
    2738:	06 d0       	rcall	.+12     	; 0x2746 <__divmodhi4_neg1>
    273a:	00 20       	and	r0, r0
    273c:	1a f4       	brpl	.+6      	; 0x2744 <__divmodhi4_exit>

0000273e <__divmodhi4_neg2>:
    273e:	70 95       	com	r23
    2740:	61 95       	neg	r22
    2742:	7f 4f       	sbci	r23, 0xFF	; 255

00002744 <__divmodhi4_exit>:
    2744:	08 95       	ret

00002746 <__divmodhi4_neg1>:
    2746:	f6 f7       	brtc	.-4      	; 0x2744 <__divmodhi4_exit>
    2748:	90 95       	com	r25
    274a:	81 95       	neg	r24
    274c:	9f 4f       	sbci	r25, 0xFF	; 255
    274e:	08 95       	ret

00002750 <__udivmodhi4>:
    2750:	aa 1b       	sub	r26, r26
    2752:	bb 1b       	sub	r27, r27
    2754:	51 e1       	ldi	r21, 0x11	; 17
    2756:	07 c0       	rjmp	.+14     	; 0x2766 <__udivmodhi4_ep>

00002758 <__udivmodhi4_loop>:
    2758:	aa 1f       	adc	r26, r26
    275a:	bb 1f       	adc	r27, r27
    275c:	a6 17       	cp	r26, r22
    275e:	b7 07       	cpc	r27, r23
    2760:	10 f0       	brcs	.+4      	; 0x2766 <__udivmodhi4_ep>
    2762:	a6 1b       	sub	r26, r22
    2764:	b7 0b       	sbc	r27, r23

00002766 <__udivmodhi4_ep>:
    2766:	88 1f       	adc	r24, r24
    2768:	99 1f       	adc	r25, r25
    276a:	5a 95       	dec	r21
    276c:	a9 f7       	brne	.-22     	; 0x2758 <__udivmodhi4_loop>
    276e:	80 95       	com	r24
    2770:	90 95       	com	r25
    2772:	bc 01       	movw	r22, r24
    2774:	cd 01       	movw	r24, r26
    2776:	08 95       	ret

00002778 <_exit>:
    2778:	f8 94       	cli

0000277a <__stop_program>:
    277a:	ff cf       	rjmp	.-2      	; 0x277a <__stop_program>
