INFO: [VRFC 10-2263] Analyzing Verilog file "C:/rtl/project_3/project_3.sim/sim_1/synth/func/xsim/tb_kuznechik_cipher_apb_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kuznechik_cipher
INFO: [VRFC 10-311] analyzing module kuznechik_cipher_apb_wrapper
INFO: [VRFC 10-311] analyzing module glbl
