-v "0" -debug "typical" -s "a.out.xsim" -prj "/tmp/xsim.prj.svlhgH" -sourcelibdir "verilog" -sourcelibdir "/mnt/5a853c24-31e3-4d80-9826-512f6bd995e7/saurav/siriusBl4ck/EE_Core/BlueSpec/bsc/inst/lib/Libraries" -sourcelibdir "/mnt/5a853c24-31e3-4d80-9826-512f6bd995e7/saurav/siriusBl4ck/EE_Core/BlueSpec/bsc/inst/lib/Verilog" -sourcelibext ".v" -d "TOP=mk_tb_pe" -t "work_mk_tb_pe.main" 
