#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Sep 27 18:02:16 2017
# Process ID: 15265
# Current directory: /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw
# Command line: vivado montgomery_sw_project/montgomery_sw_project.xpr -tempDir /tmp
# Log file: /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/vivado.log
# Journal file: /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/vivado.jou
#-----------------------------------------------------------
start_gui
open_project montgomery_sw_project/montgomery_sw_project.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/src/ip_repo'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/src/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/src/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/src/ip_repo' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/src/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5970.734 ; gain = 127.598 ; free physical = 4090 ; free virtual = 22151
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <montgomery_sw_project> from BD file </users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.srcs/sources_1/bd/montgomery_sw_project/montgomery_sw_project.bd>
INFO: [BD 41-1662] The design 'montgomery_sw_project.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.srcs/sources_1/bd/montgomery_sw_project/hdl/montgomery_sw_project.v
Verilog Output written to : /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.srcs/sources_1/bd/montgomery_sw_project/hdl/montgomery_sw_project_wrapper.v
Wrote  : </users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.srcs/sources_1/bd/montgomery_sw_project/montgomery_sw_project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] montgomery_sw_project_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.srcs/sources_1/bd/montgomery_sw_project/hw_handoff/montgomery_sw_project.hwh
Generated Block Design Tcl file /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.srcs/sources_1/bd/montgomery_sw_project/hw_handoff/montgomery_sw_project_bd.tcl
Generated Hardware Definition File /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.srcs/sources_1/bd/montgomery_sw_project/hdl/montgomery_sw_project.hwdef
[Wed Sep 27 18:04:47 2017] Launched synth_1...
Run output will be captured here: /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.runs/synth_1/runme.log
[Wed Sep 27 18:04:47 2017] Launched impl_1...
Run output will be captured here: /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 6129.023 ; gain = 156.289 ; free physical = 3932 ; free virtual = 22039
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
file copy -force /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.runs/impl_1/montgomery_sw_project_wrapper.sysdef /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.sdk/montgomery_sw_project_wrapper.hdf

launch_sdk -workspace /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.sdk -hwspec /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.sdk/montgomery_sw_project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.sdk -hwspec /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_sw/montgomery_sw_project/montgomery_sw_project.sdk/montgomery_sw_project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 18:20:12 2017...
