Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    DESKTOP-DM3J0OT
Date:        Tue Oct 30 13:20:30 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch blank_trb3_periph_blank_synplify.tcl
ProductType: synplify_pro




log file: "E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Tue Oct 30 13:20:39 2018

Return Code: 0
Run Time:00h:00m:07s
Copied E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.srr to E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.srf
log file: "E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.srr"
Running: trb3_periph_blank in foreground

Running proj_1|trb3_periph_blank

Running: compile (Compile) on proj_1|trb3_periph_blank
# Tue Oct 30 13:20:40 2018

Running: compile_flow (Compile Process) on proj_1|trb3_periph_blank
# Tue Oct 30 13:20:40 2018

Running: compiler (Compile Input) on proj_1|trb3_periph_blank
# Tue Oct 30 13:20:40 2018
Copied E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_comp.srs to E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.srs

compiler completed
# Tue Oct 30 13:21:21 2018

Return Code: 0
Run Time:00h:00m:41s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|trb3_periph_blank
# Tue Oct 30 13:21:21 2018

multi_srs_gen completed
# Tue Oct 30 13:21:22 2018

Return Code: 0
Run Time:00h:00m:01s
Copied E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_mult.srs to E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.srs
Copied E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.srr to E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.srf
Complete: Compile Process on proj_1|trb3_periph_blank

Running: premap (Pre-mapping) on proj_1|trb3_periph_blank
# Tue Oct 30 13:21:22 2018

premap completed with warnings
# Tue Oct 30 13:21:33 2018

Return Code: 1
Run Time:00h:00m:11s
Complete: Compile on proj_1|trb3_periph_blank

Running: map (Map) on proj_1|trb3_periph_blank
# Tue Oct 30 13:21:33 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|trb3_periph_blank
# Tue Oct 30 13:21:33 2018
Copied E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_m.srm to E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.srm

fpga_mapper completed with warnings
# Tue Oct 30 13:24:54 2018

Return Code: 1
Run Time:00h:03m:21s
Complete: Map on proj_1|trb3_periph_blank
Copied E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.srr to E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\blank_trb3_periph_blank.srf
Complete: Logic Synthesis on proj_1|trb3_periph_blank
TCL script complete: "blank_trb3_periph_blank_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
E:\FPGA\trigger_FPGA_MUSE\trig_MUSE_Master\project\trb3_periph_blank\proj_1.prj
batch mode default:no
