

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Sat Dec 28 18:44:02 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1592|  12568|  1592|  12568|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1589|  12565|        26|          4|          1| 392 ~ 3136 |    yes   |
        +----------+------+-------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    682|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    221|    -|
|Register         |        0|      -|    1101|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|    1101|   1191|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_6ns_8ns_4ns_12_1_1_U32  |network_mac_muladd_6ns_8ns_4ns_12_1_1  | i0 + i1 * i2 |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_361_p2      |     *    |      0|  0|  33|           5|           7|
    |mul_ln28_2_fu_469_p2      |     *    |      0|  0|  51|           7|           9|
    |mul_ln28_3_fu_526_p2      |     *    |      0|  0|  51|           7|           9|
    |mul_ln28_fu_324_p2        |     *    |      0|  0|  33|           5|           7|
    |mul_ln34_1_fu_568_p2      |     *    |      0|  0|  26|           5|           6|
    |mul_ln34_fu_577_p2        |     *    |      0|  0|  26|           5|           6|
    |mul_ln9_1_fu_309_p2       |     *    |      0|  0|  41|           5|           8|
    |mul_ln9_fu_266_p2         |     *    |      0|  0|  13|           4|           4|
    |add_ln18_fu_393_p2        |     +    |      0|  0|  17|          13|           1|
    |add_ln19_1_fu_345_p2      |     +    |      0|  0|  15|           8|           1|
    |add_ln28_1_fu_505_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_2_fu_536_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_3_fu_540_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_4_fu_518_p2      |     +    |      0|  0|  15|           9|           1|
    |add_ln28_fu_490_p2        |     +    |      0|  0|  19|          14|          14|
    |out_d_fu_334_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_371_p2           |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_474_p2           |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_586_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp2_mid1_fu_599_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp_0_0_fu_388_p2         |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_mid1_fu_426_p2    |     +    |      0|  0|  15|           9|           9|
    |grp_fu_244_p2             |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln18_fu_329_p2       |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln19_fu_340_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln20_1_fu_366_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln20_fu_315_p2       |   icmp   |      0|  0|   9|           4|           1|
    |or_ln28_1_fu_443_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_495_p2         |    or    |      0|  0|   5|           5|           1|
    |select_ln18_fu_409_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln19_1_fu_432_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln19_fu_461_p3     |  select  |      0|  0|   4|           1|           4|
    |select_ln28_1_fu_455_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln28_2_fu_615_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln28_fu_447_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln29_1_fu_552_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_605_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_fu_531_p3     |  select  |      0|  0|  14|           1|          14|
    |select_ln34_10_fu_438_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln34_11_fu_610_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln34_12_fu_404_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_8_fu_399_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln34_9_fu_591_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln34_fu_351_p3     |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 682|         243|         304|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter5                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                    |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten39_phi_fu_178_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_202_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_190_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_213_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_225_p4           |   9|          2|    4|          8|
    |indvar_flatten39_reg_174                   |   9|          2|   13|         26|
    |indvar_flatten_reg_198                     |   9|          2|    8|         16|
    |input_r_address0                           |  27|          5|   14|         70|
    |input_r_address1                           |  21|          4|   14|         56|
    |out_d_0_reg_186                            |   9|          2|    5|         10|
    |out_h_0_reg_209                            |   9|          2|    4|          8|
    |out_w_0_reg_221                            |   9|          2|    4|          8|
    |reg_233                                    |   9|          2|   16|         32|
    |reg_239                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 221|         46|  131|        339|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln18_reg_761                     |  13|   0|   13|          0|
    |add_ln19_1_reg_727                   |   8|   0|    8|          0|
    |add_ln28_1_reg_834                   |  14|   0|   14|          0|
    |add_ln28_1_reg_834_pp0_iter2_reg     |  14|   0|   14|          0|
    |add_ln28_2_reg_872                   |  14|   0|   14|          0|
    |add_ln28_2_reg_872_pp0_iter3_reg     |  14|   0|   14|          0|
    |add_ln28_3_reg_878                   |  14|   0|   14|          0|
    |add_ln28_4_reg_850                   |   9|   0|    9|          0|
    |add_ln28_reg_823                     |  14|   0|   14|          0|
    |add_ln28_reg_823_pp0_iter2_reg       |  14|   0|   14|          0|
    |add_ln34_reg_957                     |  12|   0|   12|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |empty_reg_652                        |   4|   0|    4|          0|
    |icmp_ln18_reg_703                    |   1|   0|    1|          0|
    |icmp_ln19_reg_714                    |   1|   0|    1|          0|
    |icmp_ln20_1_reg_744                  |   1|   0|    1|          0|
    |icmp_ln20_reg_692                    |   1|   0|    1|          0|
    |icmp_ln29_1_reg_894                  |   1|   0|    1|          0|
    |icmp_ln29_2_reg_927                  |   1|   0|    1|          0|
    |icmp_ln29_reg_861                    |   1|   0|    1|          0|
    |indvar_flatten39_reg_174             |  13|   0|   13|          0|
    |indvar_flatten_reg_198               |   8|   0|    8|          0|
    |mul_ln28_1_reg_738                   |   9|   0|    9|          0|
    |mul_ln28_2_reg_807                   |  14|   0|   14|          0|
    |mul_ln28_3_reg_855                   |  14|   0|   14|          0|
    |mul_ln28_reg_697                     |   9|   0|    9|          0|
    |mul_ln34_1_reg_915                   |   8|   0|    8|          0|
    |mul_ln34_reg_921                     |   8|   0|    8|          0|
    |mul_ln9_1_reg_687                    |  13|   0|   13|          0|
    |mul_ln9_reg_658                      |   8|   0|    8|          0|
    |out_d_0_reg_186                      |   5|   0|    5|          0|
    |out_d_reg_707                        |   5|   0|    5|          0|
    |out_h_0_reg_209                      |   4|   0|    4|          0|
    |out_h_reg_749                        |   4|   0|    4|          0|
    |out_w_0_reg_221                      |   4|   0|    4|          0|
    |out_w_reg_813                        |   4|   0|    4|          0|
    |reg_233                              |  16|   0|   16|          0|
    |reg_239                              |  16|   0|   16|          0|
    |select_ln18_reg_774                  |   5|   0|    5|          0|
    |select_ln19_1_reg_784                |   8|   0|    8|          0|
    |select_ln19_reg_802                  |   4|   0|    4|          0|
    |select_ln28_1_reg_796                |   9|   0|    9|          0|
    |select_ln28_1_reg_796_pp0_iter2_reg  |   9|   0|    9|          0|
    |select_ln28_2_reg_947                |   8|   0|    8|          0|
    |select_ln28_reg_789                  |   4|   0|    4|          0|
    |select_ln29_1_reg_899                |  14|   0|   14|          0|
    |select_ln29_1_reg_899_pp0_iter5_reg  |  14|   0|   14|          0|
    |select_ln29_2_reg_942                |  14|   0|   14|          0|
    |select_ln29_reg_866                  |  14|   0|   14|          0|
    |select_ln29_reg_866_pp0_iter3_reg    |  14|   0|   14|          0|
    |select_ln34_12_reg_766               |   1|   0|    1|          0|
    |select_ln34_reg_732                  |   4|   0|    4|          0|
    |tmp2_mid1_reg_937                    |   8|   0|    8|          0|
    |tmp2_reg_932                         |   8|   0|    8|          0|
    |tmp_0_0_mid1_reg_779                 |   9|   0|    9|          0|
    |tmp_0_0_reg_756                      |   9|   0|    9|          0|
    |zext_ln28_1_cast4_reg_670            |   7|   0|   14|          7|
    |zext_ln28_7_reg_818                  |   4|   0|   14|         10|
    |zext_ln28_7_reg_818_pp0_iter2_reg    |   4|   0|   14|         10|
    |zext_ln28_9_reg_829                  |   4|   0|   14|         10|
    |zext_ln28_9_reg_829_pp0_iter2_reg    |   4|   0|   14|         10|
    |zext_ln28_reg_664                    |   7|   0|    9|          2|
    |zext_ln34_1_cast_reg_682             |   6|   0|   12|          6|
    |zext_ln34_reg_676                    |   6|   0|    8|          2|
    |add_ln28_3_reg_878                   |  64|  32|   14|          0|
    |icmp_ln18_reg_703                    |  64|  32|    1|          0|
    |icmp_ln19_reg_714                    |  64|  32|    1|          0|
    |out_d_0_reg_186                      |  64|  32|    5|          0|
    |out_d_reg_707                        |  64|  32|    5|          0|
    |out_h_0_reg_209                      |  64|  32|    4|          0|
    |out_h_reg_749                        |  64|  32|    4|          0|
    |select_ln28_reg_789                  |  64|  32|    4|          0|
    |select_ln34_12_reg_766               |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1101| 288|  621|         57|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

