;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 31, #124
	JMP @12, #200
	SLT 210, 30
	JMP 26, #101
	JMP <1, 6
	JMP 26, #101
	JMP 26, #101
	JMP <1, 6
	JMZ 31, #124
	SUB 12, @10
	SUB 401, 20
	MOV 401, 20
	MOV -1, <-20
	MOV -1, <-20
	MOV 401, 20
	MOV -1, <-20
	SUB #-20, -4
	MOV 0, 200
	SLT -696, <200
	SLT 0, 200
	SUB 26, 103
	SUB @1, 6
	SUB @1, 6
	SLT 0, 200
	JMZ <404, 20
	SUB @1, 6
	SLT 0, 200
	JMZ <404, 20
	SUB @1, 6
	SUB 12, @10
	JMZ 100, @110
	ADD 210, 60
	JMP 26, #101
	SUB @121, 103
	ADD 210, 60
	SPL <3, #-12
	MOV 401, 20
	SUB @121, 103
	SPL <3, #-12
	SUB 0, 1
	MOV -1, <-20
	JMZ 401, 20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
