

CpuManagerMulti (64-Bit) v20170201.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2017 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

CpuManagerMulti started: Tue Aug 20 13:22:29 2019


Info (harness) Running with standard scheduler
Info (16550_BRS) u1/uartTTY0: baud rate=1152000  parity=N  data bits=5  total bits=7 character delay=6usec
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x48 ('H')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x65 ('e')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6f ('o')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x20 (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x30 ('0')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x0a (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x48 ('H')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x65 ('e')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6f ('o')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x20 (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x31 ('1')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x0a (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x48 ('H')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x65 ('e')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6f ('o')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x20 (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x32 ('2')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x0a (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x48 ('H')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x65 ('e')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6f ('o')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x20 (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x33 ('3')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x0a (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x48 ('H')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x65 ('e')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6f ('o')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x20 (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x34 ('4')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x0a (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x48 ('H')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x65 ('e')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6f ('o')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x20 (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x35 ('5')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x0a (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x48 ('H')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x65 ('e')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6f ('o')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x20 (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x36 ('6')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x0a (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x48 ('H')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x65 ('e')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6f ('o')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x20 (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x37 ('7')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x0a (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x48 ('H')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x65 ('e')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6c ('l')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x6f ('o')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x20 (' ')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x38 ('8')
Info (16550_UWR) u1/uartTTY0: Write to Data register: data=0x0a (' ')
Info (harness) Time at Completion 0.0009 seconds

CpuManagerMulti finished: Tue Aug 20 13:22:29 2019


CpuManagerMulti (64-Bit) v20170201.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

