<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `kev-project3/src/dev/x2apic.rs`."><title>x2apic.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e56847b5.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="kev_project3" data-themes="" data-resource-suffix="" data-rustdoc-version="1.91.0-nightly (07d246fc6 2025-08-31)" data-channel="nightly" data-search-js="search-449aa9bf.js" data-stringdex-js="stringdex-0e748618.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-6dc2a7f3.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">kev_project3/dev/</div>x2apic.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! x2APIC Emulation
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! ## Background
<a href=#4 id=4 data-nosnippet>4</a>//! ### Advanced Programmable Interrupt Controller
<a href=#5 id=5 data-nosnippet>5</a>//! In interrupt handling, the Advanced Programmable Interrupt Controller (APIC)
<a href=#6 id=6 data-nosnippet>6</a>//! represents a significantly improved alternative to the conventional
<a href=#7 id=7 data-nosnippet>7</a>//! Programmable Interrupt Controller (PIC). Originally, the 8235 PIC chip was
<a href=#8 id=8 data-nosnippet>8</a>//! responsible for interrupt processing, but due to speed and functionality
<a href=#9 id=9 data-nosnippet>9</a>//! considerations, interrupt handling routine was refined and integrated into
<a href=#10 id=10 data-nosnippet>10</a>//! the CPU in the cases of the local core interrupts.
<a href=#11 id=11 data-nosnippet>11</a>//!
<a href=#12 id=12 data-nosnippet>12</a>//! APIC is implemented as separate Local APIC and IOAPIC components.
<a href=#13 id=13 data-nosnippet>13</a>//! The former is embedded within each processor, while the latter is located in
<a href=#14 id=14 data-nosnippet>14</a>//! the system bus. APIC's primary objective is to process interrupts on
<a href=#15 id=15 data-nosnippet>15</a>//! processors and forward them to designated cores, as well as facilitate
<a href=#16 id=16 data-nosnippet>16</a>//! Inter-Processor Interrupt (IPI) communication in multicore environments.
<a href=#17 id=17 data-nosnippet>17</a>//!
<a href=#18 id=18 data-nosnippet>18</a>//! Over time, Intel has enhanced the APIC to newer versions such as xAPIC and
<a href=#19 id=19 data-nosnippet>19</a>//! x2APIC. One of the main differences between APIC and xAPIC is their
<a href=#20 id=20 data-nosnippet>20</a>//! functionality (Increased number of interrupt lines and flexibility in
<a href=#21 id=21 data-nosnippet>21</a>//! handling different types of interrupts), while x2APIC offers the ability to
<a href=#22 id=22 data-nosnippet>22</a>//! modify performance behavior through the use of MSR registers.
<a href=#23 id=23 data-nosnippet>23</a>//!
<a href=#24 id=24 data-nosnippet>24</a>//! #### LAPIC
<a href=#25 id=25 data-nosnippet>25</a>//! Each core has a dedicated Local APIC assigned to it, which can generate
<a href=#26 id=26 data-nosnippet>26</a>//! interrupts and trigger Inter-Processor Interrupts (IPIs) as well as handle
<a href=#27 id=27 data-nosnippet>27</a>//! up to 0-31 interrupt processing and 32-225 designated interrupt processing.
<a href=#28 id=28 data-nosnippet>28</a>//! Local APIC, which is directly connected to the processor's cores, performs
<a href=#29 id=29 data-nosnippet>29</a>//! interrupt-related tasks such as handling I/O devices, APIC Timer, IPI,
<a href=#30 id=30 data-nosnippet>30</a>//! Performance Monitoring Counter, and Thermal Sensor. LAPIC supports High
<a href=#31 id=31 data-nosnippet>31</a>//! Precision Event Timer (HPET), which is a high-precision timer that assists
<a href=#32 id=32 data-nosnippet>32</a>//! each core in obtaining accurate current time values without competing for
<a href=#33 id=33 data-nosnippet>33</a>//! one timer. If APIC is enabled and HPET is supported, the 8253 PIC is
<a href=#34 id=34 data-nosnippet>34</a>//! disabled.
<a href=#35 id=35 data-nosnippet>35</a>//!
<a href=#36 id=36 data-nosnippet>36</a>//! The definition of how each interrupt behaves can be configured via the Local
<a href=#37 id=37 data-nosnippet>37</a>//! Vector Table (LVT). LVT is controlled through memory access via MMIO for
<a href=#38 id=38 data-nosnippet>38</a>//! APIC, xAPIC, and similar devices, and via MSR registers for x2APIC.
<a href=#39 id=39 data-nosnippet>39</a>//! The Local Vector Table determines which hardware interrupt is forwarded to
<a href=#40 id=40 data-nosnippet>40</a>//! the core's interrupt pin.
<a href=#41 id=41 data-nosnippet>41</a>//!
<a href=#42 id=42 data-nosnippet>42</a>//! #### I/O APIC
<a href=#43 id=43 data-nosnippet>43</a>//! The I/O APIC is an Interrupt Controller that is responsible for delivering
<a href=#44 id=44 data-nosnippet>44</a>//! external device interrupts to the appropriate cores. Interrupts delivered
<a href=#45 id=45 data-nosnippet>45</a>//! through the I/O APIC are forwarded to the Local APIC based on the LVT
<a href=#46 id=46 data-nosnippet>46</a>//! configuration and ultimately delivered to the core. The I/O APIC is
<a href=#47 id=47 data-nosnippet>47</a>//! connected to the system bus and is responsible for delivering interrupts
<a href=#48 id=48 data-nosnippet>48</a>//! generated by hardware or I/O devices to the core.
<a href=#49 id=49 data-nosnippet>49</a>//!
<a href=#50 id=50 data-nosnippet>50</a>//! The I/O APIC has a Redirection Table that maps incoming interrupts from each
<a href=#51 id=51 data-nosnippet>51</a>//! device to a designated interrupt number. Unlike the 8253 interrupt
<a href=#52 id=52 data-nosnippet>52</a>//! controller, which supports only 16 external interrupts, the APIC supports up
<a href=#53 id=53 data-nosnippet>53</a>//! to 224 additional interrupts, excluding those assigned to hardware, through
<a href=#54 id=54 data-nosnippet>54</a>//! redirection.
<a href=#55 id=55 data-nosnippet>55</a>//!
<a href=#56 id=56 data-nosnippet>56</a>//! ### APIC Timer - TSC deadline mode
<a href=#57 id=57 data-nosnippet>57</a>//! APIC Timer modes are separated into three different modes for handling timer
<a href=#58 id=58 data-nosnippet>58</a>//! interrupts.
<a href=#59 id=59 data-nosnippet>59</a>//!
<a href=#60 id=60 data-nosnippet>60</a>//! #### Periodic Mode and One-shot Mode
<a href=#61 id=61 data-nosnippet>61</a>//! The Periodic Mode is a mode in which software (usually the operating system)
<a href=#62 id=62 data-nosnippet>62</a>//! requests the APIC to generate periodic timer interrupts by setting a
<a href=#63 id=63 data-nosnippet>63</a>//! specific time interval. For example, in the Periodic Mode, software requests
<a href=#64 id=64 data-nosnippet>64</a>//! the APIC to insert a timer interrupt every 1ms.
<a href=#65 id=65 data-nosnippet>65</a>//!
<a href=#66 id=66 data-nosnippet>66</a>//! The One-shot Mode is similar to the Periodic Mode but requests the timer
<a href=#67 id=67 data-nosnippet>67</a>//! interrupt to occur only once. Software requests the APIC to generate a timer
<a href=#68 id=68 data-nosnippet>68</a>//! interrupt after a certain time interval. For example, software requests the
<a href=#69 id=69 data-nosnippet>69</a>//! APIC to insert a timer interrupt 1ms later.
<a href=#70 id=70 data-nosnippet>70</a>//!
<a href=#71 id=71 data-nosnippet>71</a>//! #### TSC-Deadline Mode
<a href=#72 id=72 data-nosnippet>72</a>//! The TSC-Deadline Mode has a slightly different characteristic from the other
<a href=#73 id=73 data-nosnippet>73</a>//! two timer modes. Rather than sending a specific timer interval, this mode
<a href=#74 id=74 data-nosnippet>74</a>//! requests a timer interrupt when the value of the Time Stamp Counter (TSC) of
<a href=#75 id=75 data-nosnippet>75</a>//! the core exceeds a specific value. This method uses the TSC timer, which is
<a href=#76 id=76 data-nosnippet>76</a>//! more accurate than the other two methods that use the CPU frequency, and has
<a href=#77 id=77 data-nosnippet>77</a>//! a feature that is easy to avoid race conditions. For example, if the current
<a href=#78 id=78 data-nosnippet>78</a>//! TSC count is 100000, software requests the APIC to generate a timer
<a href=#79 id=79 data-nosnippet>79</a>//! interrupt when it becomes 100050, which is 100000 + Î±. Like one-shot mode,
<a href=#80 id=80 data-nosnippet>80</a>//! software should reprogram the next timer manually to re-trigger the next
<a href=#81 id=81 data-nosnippet>81</a>//! timer interrupt.
<a href=#82 id=82 data-nosnippet>82</a>//!
<a href=#83 id=83 data-nosnippet>83</a>//! Note that, the TSC deadline setting and initiate interrupts are separated.
<a href=#84 id=84 data-nosnippet>84</a>//! Initiate x2APIC timer interrupts are done by setting Model Specific Register
<a href=#85 id=85 data-nosnippet>85</a>//! (MSR register) with 0x832 to 0x10 (TSC-Deadline Mode). However, setting a
<a href=#86 id=86 data-nosnippet>86</a>//! deadline for Local APIC's TSC Deadline Mode is done by setting MSR with
<a href=#87 id=87 data-nosnippet>87</a>//! 0x6e0 to a timestamp for the next deadline.
<a href=#88 id=88 data-nosnippet>88</a>//!
<a href=#89 id=89 data-nosnippet>89</a>//! ## Tasks
<a href=#90 id=90 data-nosnippet>90</a>//! In this project, you are requested to implement timer interrupt
<a href=#91 id=91 data-nosnippet>91</a>//! virtualization for guest operating system. You need to implement timer
<a href=#92 id=92 data-nosnippet>92</a>//! interrupt virtualization for the guest by ensuring that a timer interrupt
<a href=#93 id=93 data-nosnippet>93</a>//! occurs every tick to schedule threads in the guest operating system.
<a href=#94 id=94 data-nosnippet>94</a>//!
<a href=#95 id=95 data-nosnippet>95</a>//! As the guest is unable to use the APIC timer in the host,
<a href=#96 id=96 data-nosnippet>96</a>//! the host must handle the initialization of the timer and setting of the
<a href=#97 id=97 data-nosnippet>97</a>//! deadline from the guest. If the TSC value exceeds the guest deadline, a
<a href=#98 id=98 data-nosnippet>98</a>//! virtual interrupt should be injected into the guest by a separate thread
<a href=#99 id=99 data-nosnippet>99</a>//! that runs in the hypervisor. This thread is spawned when the guest requests
<a href=#100 id=100 data-nosnippet>100</a>//! to set the timer as TSC deadline mode and tries to write the timer mode and
<a href=#101 id=101 data-nosnippet>101</a>//! interrupt vector into the MSR 0x832 (the MSR write is trapped to guest).
<a href=#102 id=102 data-nosnippet>102</a>//!
<a href=#103 id=103 data-nosnippet>103</a>//! After the thread is spawned,
<a href=#104 id=104 data-nosnippet>104</a>//! a deadline setting request via 0x6e0 MSR can be sent to the thread to inject
<a href=#105 id=105 data-nosnippet>105</a>//! interrupts when the TSC value is more than the set deadline. To share the
<a href=#106 id=106 data-nosnippet>106</a>//! deadline value between the created thread and the handler for 0x6e0 MSR, the
<a href=#107 id=107 data-nosnippet>107</a>//! [`channel`] API provided by KeV is used. Injection of the interrupt into the
<a href=#108 id=108 data-nosnippet>108</a>//! VM should only be done when the VM is not running, as the injected interrupt
<a href=#109 id=109 data-nosnippet>109</a>//! is handled when VmEntry occurs. To inject the timer interrupt into the
<a href=#110 id=110 data-nosnippet>110</a>//! running vCPU, the VMM must 1) [`kick`] the vCPU, 2) [`inject`] the
<a href=#111 id=111 data-nosnippet>111</a>//! interrupt, and then 3) [`resume`] the vCPU to execute the timer interrupt in
<a href=#112 id=112 data-nosnippet>112</a>//! the guest.
<a href=#113 id=113 data-nosnippet>113</a>//!
<a href=#114 id=114 data-nosnippet>114</a>//! [`channel`]: keos::thread::channel::channel
<a href=#115 id=115 data-nosnippet>115</a>//! [`kick`]: kev::vm::VmOps::kick_vcpu
<a href=#116 id=116 data-nosnippet>116</a>//! [`inject`]: kev::vcpu::VCpuOps::inject_interrupt
<a href=#117 id=117 data-nosnippet>117</a>//! [`resume`]: kev::vm::VmOps::resume_vcpu
<a href=#118 id=118 data-nosnippet>118</a>
<a href=#119 id=119 data-nosnippet>119</a></span><span class="kw">use </span>alloc::sync::Arc;
<a href=#120 id=120 data-nosnippet>120</a><span class="kw">use </span>core::arch::x86_64::_rdtsc;
<a href=#121 id=121 data-nosnippet>121</a><span class="kw">use </span>keos::{
<a href=#122 id=122 data-nosnippet>122</a>    channel::{channel, Sender},
<a href=#123 id=123 data-nosnippet>123</a>    sync::SpinLock,
<a href=#124 id=124 data-nosnippet>124</a>    thread::ThreadBuilder,
<a href=#125 id=125 data-nosnippet>125</a>};
<a href=#126 id=126 data-nosnippet>126</a><span class="kw">use </span>kev::{vcpu::GenericVCpuState, vm::Gpa, Probe, VmError};
<a href=#127 id=127 data-nosnippet>127</a><span class="kw">use </span>kev_project1::vmexit::msr;
<a href=#128 id=128 data-nosnippet>128</a>
<a href=#129 id=129 data-nosnippet>129</a><span class="doccomment">/// X2Apic internal state
<a href=#130 id=130 data-nosnippet>130</a></span><span class="kw">pub struct </span>X2ApicInner {
<a href=#131 id=131 data-nosnippet>131</a>    apic_base_0x1b: u64,
<a href=#132 id=132 data-nosnippet>132</a>    tx: <span class="prelude-ty">Option</span>&lt;Sender&lt;u64&gt;&gt;,
<a href=#133 id=133 data-nosnippet>133</a>}
<a href=#134 id=134 data-nosnippet>134</a>
<a href=#135 id=135 data-nosnippet>135</a><span class="doccomment">/// X2Apic
<a href=#136 id=136 data-nosnippet>136</a></span><span class="kw">pub struct </span>X2Apic {
<a href=#137 id=137 data-nosnippet>137</a>    inner: Arc&lt;SpinLock&lt;X2ApicInner&gt;&gt;,
<a href=#138 id=138 data-nosnippet>138</a>}
<a href=#139 id=139 data-nosnippet>139</a>
<a href=#140 id=140 data-nosnippet>140</a><span class="kw">const </span>APIC_BASE: u64 = <span class="number">0xfee0_0800</span>;
<a href=#141 id=141 data-nosnippet>141</a>
<a href=#142 id=142 data-nosnippet>142</a><span class="kw">impl </span>X2Apic {
<a href=#143 id=143 data-nosnippet>143</a>    <span class="kw">pub fn </span>attach(ctl: <span class="kw-2">&amp;mut </span>msr::Controller) {
<a href=#144 id=144 data-nosnippet>144</a>        <span class="kw">let </span>inner = Arc::new(SpinLock::new(X2ApicInner {
<a href=#145 id=145 data-nosnippet>145</a>            apic_base_0x1b: APIC_BASE,
<a href=#146 id=146 data-nosnippet>146</a>            tx: <span class="prelude-val">None</span>,
<a href=#147 id=147 data-nosnippet>147</a>        }));
<a href=#148 id=148 data-nosnippet>148</a>
<a href=#149 id=149 data-nosnippet>149</a>        <span class="comment">// APIC_BASE MSR.
<a href=#150 id=150 data-nosnippet>150</a>        </span><span class="macro">assert!</span>(ctl.insert(
<a href=#151 id=151 data-nosnippet>151</a>            <span class="number">0x1B</span>,
<a href=#152 id=152 data-nosnippet>152</a>            X2Apic {
<a href=#153 id=153 data-nosnippet>153</a>                inner: inner.clone()
<a href=#154 id=154 data-nosnippet>154</a>            }
<a href=#155 id=155 data-nosnippet>155</a>        ));
<a href=#156 id=156 data-nosnippet>156</a>        <span class="comment">// TP.
<a href=#157 id=157 data-nosnippet>157</a>        </span><span class="macro">assert!</span>(ctl.insert(
<a href=#158 id=158 data-nosnippet>158</a>            <span class="number">0x808</span>,
<a href=#159 id=159 data-nosnippet>159</a>            X2Apic {
<a href=#160 id=160 data-nosnippet>160</a>                inner: inner.clone()
<a href=#161 id=161 data-nosnippet>161</a>            }
<a href=#162 id=162 data-nosnippet>162</a>        ));
<a href=#163 id=163 data-nosnippet>163</a>        <span class="comment">// eoi
<a href=#164 id=164 data-nosnippet>164</a>        </span><span class="macro">assert!</span>(ctl.insert(
<a href=#165 id=165 data-nosnippet>165</a>            <span class="number">0x80b</span>,
<a href=#166 id=166 data-nosnippet>166</a>            X2Apic {
<a href=#167 id=167 data-nosnippet>167</a>                inner: inner.clone()
<a href=#168 id=168 data-nosnippet>168</a>            }
<a href=#169 id=169 data-nosnippet>169</a>        ));
<a href=#170 id=170 data-nosnippet>170</a>        <span class="comment">// icr
<a href=#171 id=171 data-nosnippet>171</a>        </span><span class="macro">assert!</span>(ctl.insert(
<a href=#172 id=172 data-nosnippet>172</a>            <span class="number">0x830</span>,
<a href=#173 id=173 data-nosnippet>173</a>            X2Apic {
<a href=#174 id=174 data-nosnippet>174</a>                inner: inner.clone()
<a href=#175 id=175 data-nosnippet>175</a>            }
<a href=#176 id=176 data-nosnippet>176</a>        ));
<a href=#177 id=177 data-nosnippet>177</a>        <span class="comment">// timer
<a href=#178 id=178 data-nosnippet>178</a>        </span><span class="macro">assert!</span>(ctl.insert(
<a href=#179 id=179 data-nosnippet>179</a>            <span class="number">0x832</span>,
<a href=#180 id=180 data-nosnippet>180</a>            X2Apic {
<a href=#181 id=181 data-nosnippet>181</a>                inner: inner.clone()
<a href=#182 id=182 data-nosnippet>182</a>            }
<a href=#183 id=183 data-nosnippet>183</a>        ));
<a href=#184 id=184 data-nosnippet>184</a>        <span class="comment">// Susprious interrupt vector.
<a href=#185 id=185 data-nosnippet>185</a>        </span><span class="macro">assert!</span>(ctl.insert(
<a href=#186 id=186 data-nosnippet>186</a>            <span class="number">0x80F</span>,
<a href=#187 id=187 data-nosnippet>187</a>            X2Apic {
<a href=#188 id=188 data-nosnippet>188</a>                inner: inner.clone()
<a href=#189 id=189 data-nosnippet>189</a>            }
<a href=#190 id=190 data-nosnippet>190</a>        ));
<a href=#191 id=191 data-nosnippet>191</a>        <span class="comment">// lint0
<a href=#192 id=192 data-nosnippet>192</a>        </span><span class="macro">assert!</span>(ctl.insert(
<a href=#193 id=193 data-nosnippet>193</a>            <span class="number">0x835</span>,
<a href=#194 id=194 data-nosnippet>194</a>            X2Apic {
<a href=#195 id=195 data-nosnippet>195</a>                inner: inner.clone()
<a href=#196 id=196 data-nosnippet>196</a>            }
<a href=#197 id=197 data-nosnippet>197</a>        ));
<a href=#198 id=198 data-nosnippet>198</a>        <span class="comment">// lint1
<a href=#199 id=199 data-nosnippet>199</a>        </span><span class="macro">assert!</span>(ctl.insert(
<a href=#200 id=200 data-nosnippet>200</a>            <span class="number">0x836</span>,
<a href=#201 id=201 data-nosnippet>201</a>            X2Apic {
<a href=#202 id=202 data-nosnippet>202</a>                inner: inner.clone()
<a href=#203 id=203 data-nosnippet>203</a>            }
<a href=#204 id=204 data-nosnippet>204</a>        ));
<a href=#205 id=205 data-nosnippet>205</a>
<a href=#206 id=206 data-nosnippet>206</a>        <span class="comment">// tsc_deadline
<a href=#207 id=207 data-nosnippet>207</a>        </span><span class="macro">assert!</span>(ctl.insert(
<a href=#208 id=208 data-nosnippet>208</a>            <span class="number">0x6e0</span>,
<a href=#209 id=209 data-nosnippet>209</a>            X2Apic {
<a href=#210 id=210 data-nosnippet>210</a>                inner: inner.clone()
<a href=#211 id=211 data-nosnippet>211</a>            }
<a href=#212 id=212 data-nosnippet>212</a>        ));
<a href=#213 id=213 data-nosnippet>213</a>    }
<a href=#214 id=214 data-nosnippet>214</a>}
<a href=#215 id=215 data-nosnippet>215</a>
<a href=#216 id=216 data-nosnippet>216</a><span class="kw">impl </span>msr::Msr <span class="kw">for </span>X2Apic {
<a href=#217 id=217 data-nosnippet>217</a>    <span class="kw">fn </span>rdmsr(
<a href=#218 id=218 data-nosnippet>218</a>        <span class="kw-2">&amp;</span><span class="self">self</span>,
<a href=#219 id=219 data-nosnippet>219</a>        index: u32,
<a href=#220 id=220 data-nosnippet>220</a>        _p: <span class="kw-2">&amp;</span><span class="kw">dyn </span>Probe,
<a href=#221 id=221 data-nosnippet>221</a>        _generic_vcpu_state: <span class="kw-2">&amp;mut </span>GenericVCpuState,
<a href=#222 id=222 data-nosnippet>222</a>    ) -&gt; <span class="prelude-ty">Result</span>&lt;u64, VmError&gt; {
<a href=#223 id=223 data-nosnippet>223</a>        <span class="kw">let </span>inner = <span class="self">self</span>.inner.lock();
<a href=#224 id=224 data-nosnippet>224</a>        <span class="kw">let </span>r = <span class="kw">match </span>index {
<a href=#225 id=225 data-nosnippet>225</a>            <span class="number">0x1b </span>=&gt; <span class="prelude-val">Ok</span>(inner.apic_base_0x1b),
<a href=#226 id=226 data-nosnippet>226</a>            <span class="number">0x808 </span>| <span class="number">0x80b </span>| <span class="number">0x830 </span>| <span class="number">0x80f </span>| <span class="number">0x835 </span>| <span class="number">0x836 </span>| <span class="number">0x832 </span>| <span class="number">0x6e0 </span>=&gt; <span class="prelude-val">Ok</span>(<span class="number">0</span>),
<a href=#227 id=227 data-nosnippet>227</a>            <span class="kw">_ </span>=&gt; <span class="macro">todo!</span>(<span class="string">"{index:x}"</span>),
<a href=#228 id=228 data-nosnippet>228</a>        };
<a href=#229 id=229 data-nosnippet>229</a>        inner.unlock();
<a href=#230 id=230 data-nosnippet>230</a>        r
<a href=#231 id=231 data-nosnippet>231</a>    }
<a href=#232 id=232 data-nosnippet>232</a>
<a href=#233 id=233 data-nosnippet>233</a>    <span class="kw">fn </span>wrmsr(
<a href=#234 id=234 data-nosnippet>234</a>        <span class="kw-2">&amp;mut </span><span class="self">self</span>,
<a href=#235 id=235 data-nosnippet>235</a>        index: u32,
<a href=#236 id=236 data-nosnippet>236</a>        value: u64,
<a href=#237 id=237 data-nosnippet>237</a>        p: <span class="kw-2">&amp;</span><span class="kw">dyn </span>Probe,
<a href=#238 id=238 data-nosnippet>238</a>        generic_vcpu_state: <span class="kw-2">&amp;mut </span>GenericVCpuState,
<a href=#239 id=239 data-nosnippet>239</a>    ) -&gt; <span class="prelude-ty">Result</span>&lt;(), VmError&gt; {
<a href=#240 id=240 data-nosnippet>240</a>        <span class="kw">let </span><span class="kw-2">mut </span>inner = <span class="self">self</span>.inner.lock();
<a href=#241 id=241 data-nosnippet>241</a>        <span class="kw">match </span>index {
<a href=#242 id=242 data-nosnippet>242</a>            <span class="number">0x1b </span>=&gt; inner.apic_base_0x1b = value,
<a href=#243 id=243 data-nosnippet>243</a>            <span class="comment">// ICR
<a href=#244 id=244 data-nosnippet>244</a>            </span><span class="number">0x830 </span>=&gt; {
<a href=#245 id=245 data-nosnippet>245</a>                <span class="kw">let </span>icr = ICR::from_bits_truncate(value <span class="kw">as </span>u32);
<a href=#246 id=246 data-nosnippet>246</a>                <span class="kw">let </span>(dst, _ipi) = ((value &gt;&gt; <span class="number">32</span>) <span class="kw">as </span>u32, value <span class="kw">as </span>u8);
<a href=#247 id=247 data-nosnippet>247</a>                <span class="kw">match </span>icr.mode() {
<a href=#248 id=248 data-nosnippet>248</a>                    ICRMode::Init =&gt; (),
<a href=#249 id=249 data-nosnippet>249</a>                    ICRMode::StartUp =&gt; {
<a href=#250 id=250 data-nosnippet>250</a>                        <span class="kw">let </span>entry = <span class="kw">unsafe </span>{
<a href=#251 id=251 data-nosnippet>251</a>                            (core::ptr::read_unaligned(
<a href=#252 id=252 data-nosnippet>252</a>                                p.gpa2hva(<span class="kw-2">&amp;</span>generic_vcpu_state.vmcs, Gpa::new(<span class="number">0x467</span>).unwrap())
<a href=#253 id=253 data-nosnippet>253</a>                                    .unwrap()
<a href=#254 id=254 data-nosnippet>254</a>                                    .into_usize() <span class="kw">as </span><span class="kw-2">*const </span>u16,
<a href=#255 id=255 data-nosnippet>255</a>                            ) &lt;&lt; <span class="number">4</span>)
<a href=#256 id=256 data-nosnippet>256</a>                                | (core::ptr::read_unaligned(
<a href=#257 id=257 data-nosnippet>257</a>                                    p.gpa2hva(<span class="kw-2">&amp;</span>generic_vcpu_state.vmcs, Gpa::new(<span class="number">0x469</span>).unwrap())
<a href=#258 id=258 data-nosnippet>258</a>                                        .unwrap()
<a href=#259 id=259 data-nosnippet>259</a>                                        .into_usize()
<a href=#260 id=260 data-nosnippet>260</a>                                        <span class="kw">as </span><span class="kw-2">*const </span>u16,
<a href=#261 id=261 data-nosnippet>261</a>                                ) &amp; <span class="number">0xf</span>)
<a href=#262 id=262 data-nosnippet>262</a>                        };
<a href=#263 id=263 data-nosnippet>263</a>                        <span class="kw">let _ </span>= generic_vcpu_state
<a href=#264 id=264 data-nosnippet>264</a>                            .vm
<a href=#265 id=265 data-nosnippet>265</a>                            .upgrade()
<a href=#266 id=266 data-nosnippet>266</a>                            .unwrap()
<a href=#267 id=267 data-nosnippet>267</a>                            .start_vcpu(dst <span class="kw">as </span>usize, entry);
<a href=#268 id=268 data-nosnippet>268</a>                    }
<a href=#269 id=269 data-nosnippet>269</a>                    e =&gt; <span class="macro">unimplemented!</span>(<span class="string">"{e:?}"</span>),
<a href=#270 id=270 data-nosnippet>270</a>                }
<a href=#271 id=271 data-nosnippet>271</a>            }
<a href=#272 id=272 data-nosnippet>272</a>            <span class="number">0x832 </span>=&gt; {
<a href=#273 id=273 data-nosnippet>273</a>                <span class="kw">let </span>mode = (value &gt;&gt; <span class="number">17</span>) &amp; <span class="number">0b11</span>;
<a href=#274 id=274 data-nosnippet>274</a>                <span class="kw">let </span>int = value <span class="kw">as </span>u8;
<a href=#275 id=275 data-nosnippet>275</a>                <span class="macro">assert_eq!</span>(mode, <span class="number">0b10</span>, <span class="string">"Only tsc deadline mode is supported."</span>);
<a href=#276 id=276 data-nosnippet>276</a>                <span class="kw">let </span>(tx, rx) = channel(<span class="number">1</span>);
<a href=#277 id=277 data-nosnippet>277</a>                <span class="macro">todo!</span>();
<a href=#278 id=278 data-nosnippet>278</a>
<a href=#279 id=279 data-nosnippet>279</a>                ThreadBuilder::new(<span class="string">"timer_intr"</span>).spawn(<span class="kw">move </span>|| {
<a href=#280 id=280 data-nosnippet>280</a>                    <span class="comment">// Hint:
<a href=#281 id=281 data-nosnippet>281</a>                    //    - Receive the deadline from the rx.
<a href=#282 id=282 data-nosnippet>282</a>                    //    - Wait until time stamp exceeds the deadline.
<a href=#283 id=283 data-nosnippet>283</a>                    //    - You can get time stamp count with _rdtsc().
<a href=#284 id=284 data-nosnippet>284</a>                    //    - Kick vcpu and inject the interrupt #int to the vcpu.
<a href=#285 id=285 data-nosnippet>285</a>                    //    - Resume vcpu.
<a href=#286 id=286 data-nosnippet>286</a>                    </span><span class="macro">todo!</span>();
<a href=#287 id=287 data-nosnippet>287</a>                });
<a href=#288 id=288 data-nosnippet>288</a>                inner.tx = <span class="prelude-val">Some</span>(tx);
<a href=#289 id=289 data-nosnippet>289</a>            }
<a href=#290 id=290 data-nosnippet>290</a>            <span class="number">0x6e0 </span>=&gt; {
<a href=#291 id=291 data-nosnippet>291</a>                <span class="macro">todo!</span>()
<a href=#292 id=292 data-nosnippet>292</a>            }
<a href=#293 id=293 data-nosnippet>293</a>            <span class="number">0x808 </span>| <span class="number">0x80b </span>| <span class="number">0x80f </span>| <span class="number">0x835 </span>| <span class="number">0x836 </span>=&gt; (),
<a href=#294 id=294 data-nosnippet>294</a>            <span class="kw">_ </span>=&gt; <span class="macro">todo!</span>(<span class="string">"{index:x}"</span>),
<a href=#295 id=295 data-nosnippet>295</a>        }
<a href=#296 id=296 data-nosnippet>296</a>        inner.unlock();
<a href=#297 id=297 data-nosnippet>297</a>        <span class="prelude-val">Ok</span>(())
<a href=#298 id=298 data-nosnippet>298</a>    }
<a href=#299 id=299 data-nosnippet>299</a>}
<a href=#300 id=300 data-nosnippet>300</a>
<a href=#301 id=301 data-nosnippet>301</a><span class="macro">bitflags::bitflags!</span> {
<a href=#302 id=302 data-nosnippet>302</a>    <span class="kw">struct </span>ICR: u32 {
<a href=#303 id=303 data-nosnippet>303</a>        <span class="kw">const </span>DEST_1 = <span class="number">1 </span>&lt;&lt; <span class="number">19</span>;
<a href=#304 id=304 data-nosnippet>304</a>        <span class="kw">const </span>DEST_0 = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
<a href=#305 id=305 data-nosnippet>305</a>        <span class="kw">const </span>LEVEL = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
<a href=#306 id=306 data-nosnippet>306</a>        <span class="kw">const </span>ASSERT = <span class="number">1 </span>&lt;&lt; <span class="number">14</span>;
<a href=#307 id=307 data-nosnippet>307</a>        <span class="kw">const </span>PHYSICAL = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
<a href=#308 id=308 data-nosnippet>308</a>        <span class="kw">const </span>MODE_2 = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
<a href=#309 id=309 data-nosnippet>309</a>        <span class="kw">const </span>MODE_1 = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
<a href=#310 id=310 data-nosnippet>310</a>        <span class="kw">const </span>MODE_0 = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
<a href=#311 id=311 data-nosnippet>311</a>    }
<a href=#312 id=312 data-nosnippet>312</a>}
<a href=#313 id=313 data-nosnippet>313</a>
<a href=#314 id=314 data-nosnippet>314</a><span class="kw">impl </span>ICR {
<a href=#315 id=315 data-nosnippet>315</a>    <span class="kw">fn </span>mode(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; ICRMode {
<a href=#316 id=316 data-nosnippet>316</a>        <span class="kw">match </span>(<span class="self">self</span>.bits() &gt;&gt; <span class="number">8</span>) &amp; <span class="number">7 </span>{
<a href=#317 id=317 data-nosnippet>317</a>            <span class="number">0b000 </span>=&gt; ICRMode::Fixed,
<a href=#318 id=318 data-nosnippet>318</a>            <span class="number">0b010 </span>=&gt; ICRMode::Smi,
<a href=#319 id=319 data-nosnippet>319</a>            <span class="number">0b100 </span>=&gt; ICRMode::Nmi,
<a href=#320 id=320 data-nosnippet>320</a>            <span class="number">0b101 </span>=&gt; ICRMode::Init,
<a href=#321 id=321 data-nosnippet>321</a>            <span class="number">0b110 </span>=&gt; ICRMode::StartUp,
<a href=#322 id=322 data-nosnippet>322</a>            <span class="kw">_ </span>=&gt; ICRMode::Reserved,
<a href=#323 id=323 data-nosnippet>323</a>        }
<a href=#324 id=324 data-nosnippet>324</a>    }
<a href=#325 id=325 data-nosnippet>325</a>}
<a href=#326 id=326 data-nosnippet>326</a>
<a href=#327 id=327 data-nosnippet>327</a><span class="attr">#[derive(Debug)]
<a href=#328 id=328 data-nosnippet>328</a></span><span class="kw">enum </span>ICRMode {
<a href=#329 id=329 data-nosnippet>329</a>    Fixed,
<a href=#330 id=330 data-nosnippet>330</a>    Smi,
<a href=#331 id=331 data-nosnippet>331</a>    Nmi,
<a href=#332 id=332 data-nosnippet>332</a>    Init,
<a href=#333 id=333 data-nosnippet>333</a>    StartUp,
<a href=#334 id=334 data-nosnippet>334</a>    Reserved,
<a href=#335 id=335 data-nosnippet>335</a>}</code></pre></div></section></main></body></html>