**** Interact v3.0.2.22 ****
C Pcm #### Start Xilinx Foundation F2.1i - Messages -  Thu Dec 21 19:04:28 2000  
0 Pcm #### ---------- Opening project: matmul ----------
0 Pcm #### Design Type HDL
0 Pcm #### Xilinx server initialization
0 Pcm #### Xilinx version: 1, 0, 0, 1
0 Pcm #### Opening Xilinx project
0 Pcm #### Synopsys server initialization
0 Pcm #### License checking time 0.2 [s].
W Pcm #### Cannot find a valid license for Synopsys Constraint Manager. Constraint Editor/Viewer will not be available
0 Pcm #### Opening Synopsys project
0 Pcm #### Synopsys version: 3, 3, 0, 4517
0 Pcm #### Reading Synopsys/Xilinx project
0 Fsm #### 0 error(s) 0 warning(s) found
0 Pcm #### Execute: hde.exe -p 972 -i /stored_answer c:\fndtn\active\projects\matmul\stored_answer.vhd
0 Pcm #### ver1->rev1 Simulation Template "Foundation EDIF" set.
0 Pcm #### Reading Synopsys/Xilinx project
W Pcm #### Synthesis is up to date
0 Pcm #### Deleting files from c:\fndtn\active\projects\matmul\dpm_net\
C Dpm #### Export ver1-Optimized to c:\fndtn\active\projects\matmul\dpm_net ...
0 Pcm #### Reading Synopsys/Xilinx project
0 Pcm #### Flow Engine is running (ver1->rev1).
C Xie #### Flow Engine: ver1->rev1 (New OK)
C Xie #### Flow Engine: ver1->rev1 (Translated OK)
C Xie #### Flow Engine: ver1->rev1 (Mapped OK)
C Xie #### Flow Engine: ver1->rev1 (Routed OK)
C Xie #### Flow Engine: ver1->rev1 (Timed OK)
C Xie #### Flow Engine: ver1->rev1 (Implemented OK)
C Xie #### Flow Engine ver1->rev1 Completed Successfully.
0 Pcm #### Execute: C:\FNDTN\ACTIVE\EXE\RBROWSER.EXE C:\FNDTN\ACTIVE\PROJECTS\MATMUL\netlist.log
0 Pcm #### Execute: C:\FNDTN\ACTIVE\EXE\RBROWSER.EXE c:\fndtn\active\projects\matmul\xproj\ver1\rev1\fe.log
0 Pcm #### Deleting files from c:\fndtn\active\projects\matmul\matmul\
0 Pcm #### Deleting files from c:\fndtn\active\projects\matmul\matmul\chips\
0 Pcm #### Deleting files from c:\fndtn\active\projects\matmul\matmul\chips\ver1\
0 Pcm #### Deleting files from c:\fndtn\active\projects\matmul\matmul\chips\ver1-o~1\
0 Pcm #### Deleting files from c:\fndtn\active\projects\matmul\matmul\files\
0 Pcm #### Deleting files from c:\fndtn\active\projects\matmul\matmul\workdirs\
0 Pcm #### Deleting files from c:\fndtn\active\projects\matmul\matmul\workdirs\work\
0 Pcm #### Delete directory c:\fndtn\active\projects\matmul\matmul\workdirs\work
0 Pcm #### Delete directory c:\fndtn\active\projects\matmul\matmul\workdirs
0 Pcm #### Delete directory c:\fndtn\active\projects\matmul\matmul\files
0 Pcm #### Delete directory c:\fndtn\active\projects\matmul\matmul\chips\ver1-o~1
0 Pcm #### Delete directory c:\fndtn\active\projects\matmul\matmul\chips\ver1
0 Pcm #### Delete directory c:\fndtn\active\projects\matmul\matmul\chips
0 Pcm #### Deleting files from C:\FNDTN\ACTIVE\PROJECTS\MATMUL\dpm_net\
0 Pcm #### Deleting files from c:\fndtn\active\projects\matmul\xproj\
0 Pcm #### Deleting files from c:\fndtn\active\projects\matmul\xproj\ver1\
0 Pcm #### Deleting files from c:\fndtn\active\projects\matmul\xproj\ver1\rev1\
0 Pcm #### Delete directory c:\fndtn\active\projects\matmul\xproj\ver1\rev1
0 Pcm #### Delete directory c:\fndtn\active\projects\matmul\xproj\ver1
0 Pcm #### Xilinx server initialization
0 Pcm #### Xilinx version: 1, 0, 0, 1
0 Pcm #### Synopsys server initialization
0 Pcm #### License checking time 0.2 [s].
W Pcm #### Cannot find a valid license for Synopsys Constraint Manager. Constraint Editor/Viewer will not be available
0 Pcm #### Opening Synopsys project
0 Pcm #### Synopsys version: 3, 3, 0, 4517
C Dpm #### Analyzing c:\fndtn\active\projects\matmul\matrix_package.vhd ...
C Dpm #### Done
0 Pcm #### Update: c:\fndtn\active\projects\matmul\matrix_package.vhd (0, 0)
C Dpm #### Analyzing c:\fndtn\active\projects\matmul\stored_answer.vhd ...
C Dpm #### Done
0 Pcm #### Update: c:\fndtn\active\projects\matmul\stored_answer.vhd (0, 0)
0 Pcm #### Synopsys server initialization
0 Pcm #### ver1->rev1 Simulation Template "Foundation EDIF" set.
C Dpm ####  Linking design ... 
C Dpm ####  Elaborating design STORED_ANSWER   ... 
C Dpm ####  Removing don't-care logic ... 
C Dpm ####  Inferencing pad mapping attributes ... 
C Dpm ####  Initializing ... 
C Dpm ####  Optimizing simple multiplexors ... 
C Dpm ####  Implementing simple multiplexors in design '/ver1' ... 
C Dpm ####  Optimizing implemented multiplexors in design '/ver1' ... 
C Dpm ####  Removing redundant logic ... 
C Dpm ####  Deriving clock information ... 
C Dpm ####  Done 
C Dpm #### Done
C Dpm ####  Preprocessing design for pad-mapping ... 
C Dpm ####  Preprocessing design for global set/reset optimization ... 
C Dpm ####  Tie undriven nets and pins to logic zero. 
C Dpm ####  Removing redundant logic ... 
C Dpm ####  Implementing inferred operators ... 
C Dpm ####  Optimizing multiplexor logic ... 
C Dpm ####  Modifying design hierarchy ... 
C Dpm ####  Removing redundant logic ... 
C Dpm ####  Mapping sequential elements ... 
C Dpm ####  Checking design for use of global set/reset net ... 
C Dpm ####  Removing redundant logic ... 
C Dpm ####  Removing duplicate cells ... 
C Dpm ####  Improving inferred operator implementation ... 
C Dpm ####  Mapping I/O pads ... 
C Dpm ####  Mapping 3-state elements ... 
C Dpm ####  Removing redundant logic ... 
C Dpm ####  Mapping combinational logic ... 
C Dpm ####  Mapping combinational logic in design '/ver1-Optimized' ... 
C Dpm ####  Memory inference ... 
C Dpm ####  Removing redundant logic ... 
C Dpm ####  Cell duplication ... 
C Dpm ####  Allocating global buffers ... 
C Dpm ####  Removing redundant logic ... 
C Dpm ####  Modifying design to comply with target technology rules ... 
W Dpm #### Warning: The net '/ver1-Optimized/RESET' had an implicit connection to the on-chip global set / reset (GSR) net. This connection has been made explicit.   (FPGA-GSRMAP-9)
C Dpm #### Done
0 Pcm #### Implementation ver1 Completed Successfully.
C Dpm #### Export ver1-Optimized to c:\fndtn\active\projects\matmul\dpm_net ...
0 Pcm #### Reading Synopsys/Xilinx project
0 Pcm #### Flow Engine is running (ver1->rev1).
C Xie #### Flow Engine: ver1->rev1 (New OK)
C Xie #### Flow Engine: ver1->rev1 (Translated OK)
C Xie #### Flow Engine: ver1->rev1 (Mapped OK)
C Xie #### Flow Engine: ver1->rev1 (Routed OK)
C Xie #### Flow Engine: ver1->rev1 (Timed OK)
C Xie #### Flow Engine: ver1->rev1 (Implemented OK)
C Xie #### Flow Engine ver1->rev1 Completed Successfully.
0 Fsm #### 0 error(s) 0 warning(s) found
0 Pcm #### Execute: hde.exe -p 972 -i /stored_answer c:\fndtn\active\projects\matmul\stored_answer.vhd
0 Pcm #### Execute: C:\FNDTN\ACTIVE\EXE\RBROWSER.EXE c:\fndtn\active\projects\matmul\xproj\ver1\rev1\fe.log

* Stop Xilinx Foundation F2.1i - Messages -  Fri Dec 22 03:17:57 2000  
