#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Sep  1 23:13:00 2025
# Process ID         : 7744
# Current directory  : D:/Xilinx/Projects/UART/UART.runs/impl_1
# Command line       : vivado.exe -log myDesign_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source myDesign_wrapper.tcl -notrace
# Log file           : D:/Xilinx/Projects/UART/UART.runs/impl_1/myDesign_wrapper.vdi
# Journal file       : D:/Xilinx/Projects/UART/UART.runs/impl_1\vivado.jou
# Running On         : INBook_X1_Pro
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency      : 1498 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16905 MB
# Swap memory        : 1253 MB
# Total Virtual      : 18159 MB
# Available Virtual  : 8691 MB
#-----------------------------------------------------------
source myDesign_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 531.480 ; gain = 248.320
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top myDesign_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_axi_uartlite_0_0/myDesign_axi_uartlite_0_0.dcp' for cell 'myDesign_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_clk_wiz_0_0/myDesign_clk_wiz_0_0.dcp' for cell 'myDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.dcp' for cell 'myDesign_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.dcp' for cell 'myDesign_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_proc_sys_reset_0_0/myDesign_proc_sys_reset_0_0.dcp' for cell 'myDesign_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_axi_interconnect_0_imp_xbar_0/myDesign_axi_interconnect_0_imp_xbar_0.dcp' for cell 'myDesign_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_dlmb_bram_if_cntlr_0/myDesign_dlmb_bram_if_cntlr_0.dcp' for cell 'myDesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_dlmb_v10_0/myDesign_dlmb_v10_0.dcp' for cell 'myDesign_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_ilmb_bram_if_cntlr_0/myDesign_ilmb_bram_if_cntlr_0.dcp' for cell 'myDesign_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_ilmb_v10_0/myDesign_ilmb_v10_0.dcp' for cell 'myDesign_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_lmb_bram_0/myDesign_lmb_bram_0.dcp' for cell 'myDesign_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 798.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc] for cell 'myDesign_i/microblaze_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-26' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:2]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-26' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:94]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:102]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:139]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc:145]
Finished Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/myDesign_microblaze_0_0.xdc] for cell 'myDesign_i/microblaze_0/U0'
Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_axi_uartlite_0_0/myDesign_axi_uartlite_0_0_board.xdc] for cell 'myDesign_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_axi_uartlite_0_0/myDesign_axi_uartlite_0_0_board.xdc] for cell 'myDesign_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_clk_wiz_0_0/myDesign_clk_wiz_0_0_board.xdc] for cell 'myDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_clk_wiz_0_0/myDesign_clk_wiz_0_0_board.xdc] for cell 'myDesign_i/clk_wiz_0/inst'
Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_clk_wiz_0_0/myDesign_clk_wiz_0_0.xdc] for cell 'myDesign_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_clk_wiz_0_0/myDesign_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_clk_wiz_0_0/myDesign_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.777 ; gain = 575.492
Finished Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_clk_wiz_0_0/myDesign_clk_wiz_0_0.xdc] for cell 'myDesign_i/clk_wiz_0/inst'
Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_proc_sys_reset_0_0/myDesign_proc_sys_reset_0_0_board.xdc] for cell 'myDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_proc_sys_reset_0_0/myDesign_proc_sys_reset_0_0_board.xdc] for cell 'myDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [C:/Users/itspa/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Users/itspa/Downloads/Basys-3-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/itspa/Downloads/Basys-3-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Users/itspa/Downloads/Basys-3-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sys_clk]'. [C:/Users/itspa/Downloads/Basys-3-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/itspa/Downloads/Basys-3-Master.xdc]
Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc] for cell 'myDesign_i/mdm_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc:62]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc:64]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc:98]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc:130]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc:138]
Finished Parsing XDC File [d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_mdm_1_0/myDesign_mdm_1_0.xdc] for cell 'myDesign_i/mdm_1/U0'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'myDesign_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/Xilinx/Projects/UART/UART.gen/sources_1/bd/myDesign/ip/myDesign_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1506.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

26 Infos, 26 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1506.777 ; gain = 935.488
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1506.777 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24c393718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1506.777 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 24c393718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1906.816 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 24c393718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1906.816 ; gain = 0.000
Phase 1 Initialization | Checksum: 24c393718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1906.816 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 24c393718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1906.816 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 24c393718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1906.816 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 24c393718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1906.816 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17ac42075

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1906.816 ; gain = 0.000
Retarget | Checksum: 17ac42075
INFO: [Opt 31-389] Phase Retarget created 89 cells and removed 141 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ae441141

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1906.816 ; gain = 0.000
Constant propagation | Checksum: 1ae441141
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1906.816 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1906.816 ; gain = 0.000
Phase 5 Sweep | Checksum: 2145d5283

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1906.816 ; gain = 0.000
Sweep | Checksum: 2145d5283
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 106 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG myDesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net myDesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1462c7606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.572 . Memory (MB): peak = 1906.816 ; gain = 0.000
BUFG optimization | Checksum: 1462c7606
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1462c7606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 1906.816 ; gain = 0.000
Shift Register Optimization | Checksum: 1462c7606
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1462c7606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.594 . Memory (MB): peak = 1906.816 ; gain = 0.000
Post Processing Netlist | Checksum: 1462c7606
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c9e56433

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 1906.816 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1906.816 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c9e56433

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.672 . Memory (MB): peak = 1906.816 ; gain = 0.000
Phase 9 Finalization | Checksum: 1c9e56433

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.673 . Memory (MB): peak = 1906.816 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              89  |             141  |                                              3  |
|  Constant propagation         |               5  |              32  |                                              1  |
|  Sweep                        |               0  |             106  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c9e56433

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.675 . Memory (MB): peak = 1906.816 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 11ce1257a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2032.352 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11ce1257a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.977 . Memory (MB): peak = 2032.352 ; gain = 125.535

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1ce2fcbc3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 2032.352 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1ce2fcbc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2032.352 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2032.352 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ce2fcbc3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2032.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 26 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2032.352 ; gain = 525.574
INFO: [Vivado 12-24828] Executing command : report_drc -file myDesign_wrapper_drc_opted.rpt -pb myDesign_wrapper_drc_opted.pb -rpx myDesign_wrapper_drc_opted.rpx
Command: report_drc -file myDesign_wrapper_drc_opted.rpt -pb myDesign_wrapper_drc_opted.pb -rpx myDesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Xilinx/Projects/UART/UART.runs/impl_1/myDesign_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.352 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2032.352 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2032.352 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2032.352 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2032.352 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2032.352 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2032.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Projects/UART/UART.runs/impl_1/myDesign_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2032.352 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12cd1f845

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2032.352 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13722eef0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 29c5da8cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.843 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 29c5da8cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.853 . Memory (MB): peak = 2032.352 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 29c5da8cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.876 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26c0aad28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21425ca53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21425ca53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1d89b2555

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1d89b2555

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 137 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 66 nets or LUTs. Breaked 0 LUT, combined 66 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2032.352 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             66  |                    66  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             66  |                    66  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 22597251a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.352 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1d2924487

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.352 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d2924487

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a273234b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 289d3cb57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 247d60c10

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 252c63ec0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2f7e3ef4f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2bd5864e5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2092968e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2032.352 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2092968e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 181072665

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.413 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1194a88fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2032.352 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b41c9dbb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2032.352 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 181072665

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.413. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1190623c2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.352 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.352 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1190623c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1190623c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1190623c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.352 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1190623c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.352 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2032.352 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.352 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 174a920c8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.352 ; gain = 0.000
Ending Placer Task | Checksum: 16e61c743

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.352 ; gain = 0.000
95 Infos, 26 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2032.352 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file myDesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2032.352 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file myDesign_wrapper_utilization_placed.rpt -pb myDesign_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file myDesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2032.352 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2032.352 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.209 . Memory (MB): peak = 2032.352 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.352 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2032.352 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2032.352 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2032.352 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.246 . Memory (MB): peak = 2032.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Projects/UART/UART.runs/impl_1/myDesign_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 2032.352 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.413 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 26 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2032.352 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.171 . Memory (MB): peak = 2032.352 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.352 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2032.352 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2032.352 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2032.352 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.206 . Memory (MB): peak = 2032.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Projects/UART/UART.runs/impl_1/myDesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 68991490 ConstDB: 0 ShapeSum: 6547565c RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 51660869 | NumContArr: c5724a3c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29c2a47df

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2084.773 ; gain = 52.422

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29c2a47df

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2084.773 ; gain = 52.422

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29c2a47df

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2084.773 ; gain = 52.422
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2cf518e50

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2114.664 ; gain = 82.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.523  | TNS=0.000  | WHS=-0.240 | THS=-23.754|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 34e9fb833

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2139.199 ; gain = 106.848

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00334848 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2452
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2452
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 322113864

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 322113864

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2105264e2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2139.199 ; gain = 106.848
Phase 4 Initial Routing | Checksum: 2105264e2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.107  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 21e152a8f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.107  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 331ba8f9b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2139.199 ; gain = 106.848
Phase 5 Rip-up And Reroute | Checksum: 331ba8f9b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 331ba8f9b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 331ba8f9b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2139.199 ; gain = 106.848
Phase 6 Delay and Skew Optimization | Checksum: 331ba8f9b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.192  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2d861adbe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2139.199 ; gain = 106.848
Phase 7 Post Hold Fix | Checksum: 2d861adbe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.7849 %
  Global Horizontal Routing Utilization  = 1.1887 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2d861adbe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d861adbe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 3062117f4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 3062117f4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2139.199 ; gain = 106.848

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.192  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 3062117f4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2139.199 ; gain = 106.848
Total Elapsed time in route_design: 26.587 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: fc5d2332

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2139.199 ; gain = 106.848
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: fc5d2332

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2139.199 ; gain = 106.848

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 26 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2139.199 ; gain = 106.848
INFO: [Vivado 12-24828] Executing command : report_drc -file myDesign_wrapper_drc_routed.rpt -pb myDesign_wrapper_drc_routed.pb -rpx myDesign_wrapper_drc_routed.rpx
Command: report_drc -file myDesign_wrapper_drc_routed.rpt -pb myDesign_wrapper_drc_routed.pb -rpx myDesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Xilinx/Projects/UART/UART.runs/impl_1/myDesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file myDesign_wrapper_methodology_drc_routed.rpt -pb myDesign_wrapper_methodology_drc_routed.pb -rpx myDesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file myDesign_wrapper_methodology_drc_routed.rpt -pb myDesign_wrapper_methodology_drc_routed.pb -rpx myDesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Xilinx/Projects/UART/UART.runs/impl_1/myDesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file myDesign_wrapper_timing_summary_routed.rpt -pb myDesign_wrapper_timing_summary_routed.pb -rpx myDesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file myDesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file myDesign_wrapper_route_status.rpt -pb myDesign_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file myDesign_wrapper_power_routed.rpt -pb myDesign_wrapper_power_summary_routed.pb -rpx myDesign_wrapper_power_routed.rpx
Command: report_power -file myDesign_wrapper_power_routed.rpt -pb myDesign_wrapper_power_summary_routed.pb -rpx myDesign_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
135 Infos, 27 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file myDesign_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file myDesign_wrapper_bus_skew_routed.rpt -pb myDesign_wrapper_bus_skew_routed.pb -rpx myDesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2162.430 ; gain = 23.230
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2162.805 ; gain = 0.375
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2177.230 ; gain = 14.801
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.230 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2177.230 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2177.230 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2177.230 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.345 . Memory (MB): peak = 2177.230 ; gain = 14.801
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Projects/UART/UART.runs/impl_1/myDesign_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force myDesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13166432 bits.
Writing bitstream ./myDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 27 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2629.582 ; gain = 452.352
INFO: [Common 17-206] Exiting Vivado at Mon Sep  1 23:14:38 2025...
