\hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable}{}\doxysection{AHB1 Peripheral Clock Sleep Enable Disable}
\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable}\index{AHB1 Peripheral Clock Sleep Enable Disable@{AHB1 Peripheral Clock Sleep Enable Disable}}


Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga568e4d004285fe009bc4e5d33e13af61}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga568e4d004285fe009bc4e5d33e13af61}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga16c048816a705de87bb5fd3ce4003a82}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga16c048816a705de87bb5fd3ce4003a82}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_gae2b3f9ae2f2c0545d22d4dec67069556}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_gae2b3f9ae2f2c0545d22d4dec67069556}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMAMUX1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga78fc4445840631b3aa09fd2caf968e4a}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga78fc4445840631b3aa09fd2caf968e4a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CORDIC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga85e820cd650e5646d9424022541888c9}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga85e820cd650e5646d9424022541888c9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga48733d5087a91250ee7248adc6b835b2}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga48733d5087a91250ee7248adc6b835b2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_gab9b6703f096a151a86df9d76d4945cda}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_gab9b6703f096a151a86df9d76d4945cda}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga8786d21490439ef0564edff087203245}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga8786d21490439ef0564edff087203245}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga6af5c50e1a578bcc17c9514c5ab976c9}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga6af5c50e1a578bcc17c9514c5ab976c9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga914fd2f40317c4abb2ce2683e40b8626}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga914fd2f40317c4abb2ce2683e40b8626}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMAMUX1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_gac1e78136a0a36b1c49dfbf98449a3ef0}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_gac1e78136a0a36b1c49dfbf98449a3ef0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CORDIC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_gaf0f3c1707b8d3514a619e054abcecbb8}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_gaf0f3c1707b8d3514a619e054abcecbb8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga929bb0b8ae2f4da5481d73f265cacce0}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga929bb0b8ae2f4da5481d73f265cacce0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga725f14ee455c726c2a99be4714180dac}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_ga725f14ee455c726c2a99be4714180dac}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___clock___sleep___enable___disable_gaf63d9f5ce9a6922314054a94ee85eac0}\label{group___r_c_c___a_h_b1___clock___sleep___enable___disable_gaf63d9f5ce9a6922314054a94ee85eac0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
