Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 16 13:40:58 2024
| Host         : DESKTOP-E0LD1A9 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on key[0] relative to the rising and/or falling clock edge(s) of sys_clk_p.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on key[1] relative to the rising and/or falling clock edge(s) of sys_clk_p.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led relative to the rising and/or falling clock edge(s) of sys_clk_p.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on uart_tx relative to the rising and/or falling clock edge(s) of sys_clk_p.
Related violations: <none>


