
group-assignment_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004364  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08004470  08004470  00014470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044d0  080044d0  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  080044d0  080044d0  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  080044d0  080044d0  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044d0  080044d0  000144d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044d4  080044d4  000144d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080044d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  20000084  0800455c  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  0800455c  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d0f5  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022d1  00000000  00000000  0002d1a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d40  00000000  00000000  0002f478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c30  00000000  00000000  000301b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001857c  00000000  00000000  00030de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ead8  00000000  00000000  00049364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b023  00000000  00000000  00057e3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e2e5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003928  00000000  00000000  000e2eb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	08004458 	.word	0x08004458

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	08004458 	.word	0x08004458

0800014c <initSomeVariables>:
int button_flag[NO_OF_BUTTONS];

int TimeOutForKeyPress[NO_OF_BUTTONS];
//init all KeyReg

void initSomeVariables() { //call this function in main.c
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	for (int i=0; i<NO_OF_BUTTONS; i++) {
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e021      	b.n	800019c <initSomeVariables+0x50>
		button_flag[i] = 0; //flags
 8000158:	4a15      	ldr	r2, [pc, #84]	; (80001b0 <initSomeVariables+0x64>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	2100      	movs	r1, #0
 800015e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		KeyReg0[i] = NORMAL_STATE;
 8000162:	4a14      	ldr	r2, [pc, #80]	; (80001b4 <initSomeVariables+0x68>)
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	2101      	movs	r1, #1
 8000168:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		KeyReg1[i] = NORMAL_STATE;
 800016c:	4a12      	ldr	r2, [pc, #72]	; (80001b8 <initSomeVariables+0x6c>)
 800016e:	687b      	ldr	r3, [r7, #4]
 8000170:	2101      	movs	r1, #1
 8000172:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		KeyReg2[i] = NORMAL_STATE;
 8000176:	4a11      	ldr	r2, [pc, #68]	; (80001bc <initSomeVariables+0x70>)
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2101      	movs	r1, #1
 800017c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		KeyReg3[i] = NORMAL_STATE;
 8000180:	4a0f      	ldr	r2, [pc, #60]	; (80001c0 <initSomeVariables+0x74>)
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	2101      	movs	r1, #1
 8000186:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		TimeOutForKeyPress[i] = 300; //Auto change the buttons's state
 800018a:	4a0e      	ldr	r2, [pc, #56]	; (80001c4 <initSomeVariables+0x78>)
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000192:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0; i<NO_OF_BUTTONS; i++) {
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	3301      	adds	r3, #1
 800019a:	607b      	str	r3, [r7, #4]
 800019c:	687b      	ldr	r3, [r7, #4]
 800019e:	2b02      	cmp	r3, #2
 80001a0:	ddda      	ble.n	8000158 <initSomeVariables+0xc>
	}
}
 80001a2:	bf00      	nop
 80001a4:	bf00      	nop
 80001a6:	370c      	adds	r7, #12
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bc80      	pop	{r7}
 80001ac:	4770      	bx	lr
 80001ae:	bf00      	nop
 80001b0:	20000120 	.word	0x20000120
 80001b4:	200000fc 	.word	0x200000fc
 80001b8:	20000108 	.word	0x20000108
 80001bc:	2000012c 	.word	0x2000012c
 80001c0:	200000f0 	.word	0x200000f0
 80001c4:	20000114 	.word	0x20000114

080001c8 <getKeyInput>:

void getKeyInput() {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
	for (int i=0; i<NO_OF_BUTTONS; i++) {
 80001ce:	2300      	movs	r3, #0
 80001d0:	607b      	str	r3, [r7, #4]
 80001d2:	e0b8      	b.n	8000346 <getKeyInput+0x17e>
		switch(i) {
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	2b02      	cmp	r3, #2
 80001d8:	d03f      	beq.n	800025a <getKeyInput+0x92>
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	2b02      	cmp	r3, #2
 80001de:	dc57      	bgt.n	8000290 <getKeyInput+0xc8>
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d003      	beq.n	80001ee <getKeyInput+0x26>
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	2b01      	cmp	r3, #1
 80001ea:	d01b      	beq.n	8000224 <getKeyInput+0x5c>
				KeyReg1[i] = KeyReg0[i];
				KeyReg0[i] = HAL_GPIO_ReadPin(A3_GPIO_Port, A3_Pin);
				break;
			default:
				//todo
				break;
 80001ec:	e050      	b.n	8000290 <getKeyInput+0xc8>
				KeyReg2[i] = KeyReg1[i];
 80001ee:	4a5a      	ldr	r2, [pc, #360]	; (8000358 <getKeyInput+0x190>)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f6:	4959      	ldr	r1, [pc, #356]	; (800035c <getKeyInput+0x194>)
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				KeyReg1[i] = KeyReg0[i];
 80001fe:	4a58      	ldr	r2, [pc, #352]	; (8000360 <getKeyInput+0x198>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000206:	4954      	ldr	r1, [pc, #336]	; (8000358 <getKeyInput+0x190>)
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				KeyReg0[i] = HAL_GPIO_ReadPin(A1_GPIO_Port, A1_Pin);
 800020e:	2102      	movs	r1, #2
 8000210:	4854      	ldr	r0, [pc, #336]	; (8000364 <getKeyInput+0x19c>)
 8000212:	f001 fbbd 	bl	8001990 <HAL_GPIO_ReadPin>
 8000216:	4603      	mov	r3, r0
 8000218:	4619      	mov	r1, r3
 800021a:	4a51      	ldr	r2, [pc, #324]	; (8000360 <getKeyInput+0x198>)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 8000222:	e036      	b.n	8000292 <getKeyInput+0xca>
				KeyReg2[i] = KeyReg1[i];
 8000224:	4a4c      	ldr	r2, [pc, #304]	; (8000358 <getKeyInput+0x190>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800022c:	494b      	ldr	r1, [pc, #300]	; (800035c <getKeyInput+0x194>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				KeyReg1[i] = KeyReg0[i];
 8000234:	4a4a      	ldr	r2, [pc, #296]	; (8000360 <getKeyInput+0x198>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800023c:	4946      	ldr	r1, [pc, #280]	; (8000358 <getKeyInput+0x190>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				KeyReg0[i] = HAL_GPIO_ReadPin(A2_GPIO_Port,A2_Pin);
 8000244:	2110      	movs	r1, #16
 8000246:	4847      	ldr	r0, [pc, #284]	; (8000364 <getKeyInput+0x19c>)
 8000248:	f001 fba2 	bl	8001990 <HAL_GPIO_ReadPin>
 800024c:	4603      	mov	r3, r0
 800024e:	4619      	mov	r1, r3
 8000250:	4a43      	ldr	r2, [pc, #268]	; (8000360 <getKeyInput+0x198>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 8000258:	e01b      	b.n	8000292 <getKeyInput+0xca>
				KeyReg2[i] = KeyReg1[i];
 800025a:	4a3f      	ldr	r2, [pc, #252]	; (8000358 <getKeyInput+0x190>)
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000262:	493e      	ldr	r1, [pc, #248]	; (800035c <getKeyInput+0x194>)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				KeyReg1[i] = KeyReg0[i];
 800026a:	4a3d      	ldr	r2, [pc, #244]	; (8000360 <getKeyInput+0x198>)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000272:	4939      	ldr	r1, [pc, #228]	; (8000358 <getKeyInput+0x190>)
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				KeyReg0[i] = HAL_GPIO_ReadPin(A3_GPIO_Port, A3_Pin);
 800027a:	2101      	movs	r1, #1
 800027c:	483a      	ldr	r0, [pc, #232]	; (8000368 <getKeyInput+0x1a0>)
 800027e:	f001 fb87 	bl	8001990 <HAL_GPIO_ReadPin>
 8000282:	4603      	mov	r3, r0
 8000284:	4619      	mov	r1, r3
 8000286:	4a36      	ldr	r2, [pc, #216]	; (8000360 <getKeyInput+0x198>)
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 800028e:	e000      	b.n	8000292 <getKeyInput+0xca>
				break;
 8000290:	bf00      	nop
		}
		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 8000292:	4a31      	ldr	r2, [pc, #196]	; (8000358 <getKeyInput+0x190>)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800029a:	4931      	ldr	r1, [pc, #196]	; (8000360 <getKeyInput+0x198>)
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d14c      	bne.n	8000340 <getKeyInput+0x178>
 80002a6:	4a2c      	ldr	r2, [pc, #176]	; (8000358 <getKeyInput+0x190>)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002ae:	492b      	ldr	r1, [pc, #172]	; (800035c <getKeyInput+0x194>)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d142      	bne.n	8000340 <getKeyInput+0x178>
			if (KeyReg2[i] != KeyReg3[i]){
 80002ba:	4a28      	ldr	r2, [pc, #160]	; (800035c <getKeyInput+0x194>)
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002c2:	492a      	ldr	r1, [pc, #168]	; (800036c <getKeyInput+0x1a4>)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002ca:	429a      	cmp	r2, r3
 80002cc:	d019      	beq.n	8000302 <getKeyInput+0x13a>
			  KeyReg3[i] = KeyReg2[i];
 80002ce:	4a23      	ldr	r2, [pc, #140]	; (800035c <getKeyInput+0x194>)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002d6:	4925      	ldr	r1, [pc, #148]	; (800036c <getKeyInput+0x1a4>)
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			  if (KeyReg3[i] == PRESSED_STATE){
 80002de:	4a23      	ldr	r2, [pc, #140]	; (800036c <getKeyInput+0x1a4>)
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d12a      	bne.n	8000340 <getKeyInput+0x178>
				TimeOutForKeyPress[i] = 300;
 80002ea:	4a21      	ldr	r2, [pc, #132]	; (8000370 <getKeyInput+0x1a8>)
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80002f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				button_flag[i] = 1;
 80002f6:	4a1f      	ldr	r2, [pc, #124]	; (8000374 <getKeyInput+0x1ac>)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	2101      	movs	r1, #1
 80002fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000300:	e01e      	b.n	8000340 <getKeyInput+0x178>
			  }
			} else{
				TimeOutForKeyPress[i]--;
 8000302:	4a1b      	ldr	r2, [pc, #108]	; (8000370 <getKeyInput+0x1a8>)
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800030a:	1e5a      	subs	r2, r3, #1
 800030c:	4918      	ldr	r1, [pc, #96]	; (8000370 <getKeyInput+0x1a8>)
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0){
 8000314:	4a16      	ldr	r2, [pc, #88]	; (8000370 <getKeyInput+0x1a8>)
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d10f      	bne.n	8000340 <getKeyInput+0x178>
					if (KeyReg3[i] == PRESSED_STATE){
 8000320:	4a12      	ldr	r2, [pc, #72]	; (800036c <getKeyInput+0x1a4>)
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000328:	2b00      	cmp	r3, #0
 800032a:	d109      	bne.n	8000340 <getKeyInput+0x178>
						TimeOutForKeyPress[i] = 100;
 800032c:	4a10      	ldr	r2, [pc, #64]	; (8000370 <getKeyInput+0x1a8>)
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	2164      	movs	r1, #100	; 0x64
 8000332:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						button_flag[i] = 1;
 8000336:	4a0f      	ldr	r2, [pc, #60]	; (8000374 <getKeyInput+0x1ac>)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	2101      	movs	r1, #1
 800033c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0; i<NO_OF_BUTTONS; i++) {
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	3301      	adds	r3, #1
 8000344:	607b      	str	r3, [r7, #4]
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	2b02      	cmp	r3, #2
 800034a:	f77f af43 	ble.w	80001d4 <getKeyInput+0xc>
				}
			}
		}

	}
}
 800034e:	bf00      	nop
 8000350:	bf00      	nop
 8000352:	3708      	adds	r7, #8
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}
 8000358:	20000108 	.word	0x20000108
 800035c:	2000012c 	.word	0x2000012c
 8000360:	200000fc 	.word	0x200000fc
 8000364:	40010800 	.word	0x40010800
 8000368:	40010c00 	.word	0x40010c00
 800036c:	200000f0 	.word	0x200000f0
 8000370:	20000114 	.word	0x20000114
 8000374:	20000120 	.word	0x20000120

08000378 <isButtonPressed>:

int isButtonPressed(int index) {
 8000378:	b480      	push	{r7}
 800037a:	b083      	sub	sp, #12
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1) {
 8000380:	4a09      	ldr	r2, [pc, #36]	; (80003a8 <isButtonPressed+0x30>)
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000388:	2b01      	cmp	r3, #1
 800038a:	d106      	bne.n	800039a <isButtonPressed+0x22>
		button_flag[index] = 0;
 800038c:	4a06      	ldr	r2, [pc, #24]	; (80003a8 <isButtonPressed+0x30>)
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	2100      	movs	r1, #0
 8000392:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000396:	2301      	movs	r3, #1
 8000398:	e000      	b.n	800039c <isButtonPressed+0x24>
	}
	return 0;
 800039a:	2300      	movs	r3, #0
}
 800039c:	4618      	mov	r0, r3
 800039e:	370c      	adds	r7, #12
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bc80      	pop	{r7}
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	20000120 	.word	0x20000120

080003ac <fsm_automatic_run1>:
//}

//int led7SegState = 1;
//int led7SegState2 = 1;

void fsm_automatic_run1() {
 80003ac:	b580      	push	{r7, lr}
 80003ae:	af00      	add	r7, sp, #0
	switch(LANE1_STATUS) { //for lane 1
 80003b0:	4b2f      	ldr	r3, [pc, #188]	; (8000470 <fsm_automatic_run1+0xc4>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	3b01      	subs	r3, #1
 80003b6:	2b03      	cmp	r3, #3
 80003b8:	d857      	bhi.n	800046a <fsm_automatic_run1+0xbe>
 80003ba:	a201      	add	r2, pc, #4	; (adr r2, 80003c0 <fsm_automatic_run1+0x14>)
 80003bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003c0:	080003d1 	.word	0x080003d1
 80003c4:	080003ef 	.word	0x080003ef
 80003c8:	08000415 	.word	0x08000415
 80003cc:	0800043b 	.word	0x0800043b
		case LANE1_INIT:
			initTrafficLight1();
 80003d0:	f000 f9f8 	bl	80007c4 <initTrafficLight1>
			LANE1_STATUS = LANE1_RED;
 80003d4:	4b26      	ldr	r3, [pc, #152]	; (8000470 <fsm_automatic_run1+0xc4>)
 80003d6:	2202      	movs	r2, #2
 80003d8:	601a      	str	r2, [r3, #0]
			setTimer1(led_duration[0]*1000);
 80003da:	4b26      	ldr	r3, [pc, #152]	; (8000474 <fsm_automatic_run1+0xc8>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003e2:	fb02 f303 	mul.w	r3, r2, r3
 80003e6:	4618      	mov	r0, r3
 80003e8:	f000 fcc0 	bl	8000d6c <setTimer1>
//			timer4_flag = 1;
//			led7SegState = 1;
			break;
 80003ec:	e03d      	b.n	800046a <fsm_automatic_run1+0xbe>
		case LANE1_RED:
			setTrafficRed1();
 80003ee:	f000 fa31 	bl	8000854 <setTrafficRed1>
//					break;
//				}
//				default:
//					break;
//			}
			if(timer1_flag == 1) {
 80003f2:	4b21      	ldr	r3, [pc, #132]	; (8000478 <fsm_automatic_run1+0xcc>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	2b01      	cmp	r3, #1
 80003f8:	d132      	bne.n	8000460 <fsm_automatic_run1+0xb4>
				setTimer1(led_duration[2]*1000);
 80003fa:	4b1e      	ldr	r3, [pc, #120]	; (8000474 <fsm_automatic_run1+0xc8>)
 80003fc:	689b      	ldr	r3, [r3, #8]
 80003fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000402:	fb02 f303 	mul.w	r3, r2, r3
 8000406:	4618      	mov	r0, r3
 8000408:	f000 fcb0 	bl	8000d6c <setTimer1>
				LANE1_STATUS = LANE1_GREEN;
 800040c:	4b18      	ldr	r3, [pc, #96]	; (8000470 <fsm_automatic_run1+0xc4>)
 800040e:	2203      	movs	r2, #3
 8000410:	601a      	str	r2, [r3, #0]
//				countDownRed1 = 0; //reset
//				timer4_flag = 1;
//				led7SegState = 1;
			}
			break;
 8000412:	e025      	b.n	8000460 <fsm_automatic_run1+0xb4>
		case LANE1_GREEN:
			setTrafficGreen1();
 8000414:	f000 f9fa 	bl	800080c <setTrafficGreen1>

			if(timer1_flag == 1) {
 8000418:	4b17      	ldr	r3, [pc, #92]	; (8000478 <fsm_automatic_run1+0xcc>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	2b01      	cmp	r3, #1
 800041e:	d121      	bne.n	8000464 <fsm_automatic_run1+0xb8>
				setTimer1(led_duration[1]*1000);
 8000420:	4b14      	ldr	r3, [pc, #80]	; (8000474 <fsm_automatic_run1+0xc8>)
 8000422:	685b      	ldr	r3, [r3, #4]
 8000424:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000428:	fb02 f303 	mul.w	r3, r2, r3
 800042c:	4618      	mov	r0, r3
 800042e:	f000 fc9d 	bl	8000d6c <setTimer1>
				LANE1_STATUS = LANE1_YELLOW;
 8000432:	4b0f      	ldr	r3, [pc, #60]	; (8000470 <fsm_automatic_run1+0xc4>)
 8000434:	2204      	movs	r2, #4
 8000436:	601a      	str	r2, [r3, #0]
//				countDownGreen1 = 0; //reset
			}
			break;
 8000438:	e014      	b.n	8000464 <fsm_automatic_run1+0xb8>
		case LANE1_YELLOW:
			setTrafficYellow1();
 800043a:	f000 fa2f 	bl	800089c <setTrafficYellow1>

			if(timer1_flag == 1) {
 800043e:	4b0e      	ldr	r3, [pc, #56]	; (8000478 <fsm_automatic_run1+0xcc>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	2b01      	cmp	r3, #1
 8000444:	d110      	bne.n	8000468 <fsm_automatic_run1+0xbc>
				setTimer1(led_duration[0]*1000);
 8000446:	4b0b      	ldr	r3, [pc, #44]	; (8000474 <fsm_automatic_run1+0xc8>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800044e:	fb02 f303 	mul.w	r3, r2, r3
 8000452:	4618      	mov	r0, r3
 8000454:	f000 fc8a 	bl	8000d6c <setTimer1>
				LANE1_STATUS = LANE1_RED;
 8000458:	4b05      	ldr	r3, [pc, #20]	; (8000470 <fsm_automatic_run1+0xc4>)
 800045a:	2202      	movs	r2, #2
 800045c:	601a      	str	r2, [r3, #0]
//				countDownYellow1 = 0; //reset
			}
			break;
 800045e:	e003      	b.n	8000468 <fsm_automatic_run1+0xbc>
			break;
 8000460:	bf00      	nop
 8000462:	e002      	b.n	800046a <fsm_automatic_run1+0xbe>
			break;
 8000464:	bf00      	nop
 8000466:	e000      	b.n	800046a <fsm_automatic_run1+0xbe>
			break;
 8000468:	bf00      	nop
	}
}
 800046a:	bf00      	nop
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	20000000 	.word	0x20000000
 8000474:	20000008 	.word	0x20000008
 8000478:	200000bc 	.word	0x200000bc

0800047c <fsm_automatic_run2>:

void fsm_automatic_run2() {
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
	switch(LANE2_STATUS) { //for lane 2
 8000480:	4b2f      	ldr	r3, [pc, #188]	; (8000540 <fsm_automatic_run2+0xc4>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	3b0b      	subs	r3, #11
 8000486:	2b03      	cmp	r3, #3
 8000488:	d857      	bhi.n	800053a <fsm_automatic_run2+0xbe>
 800048a:	a201      	add	r2, pc, #4	; (adr r2, 8000490 <fsm_automatic_run2+0x14>)
 800048c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000490:	080004a1 	.word	0x080004a1
 8000494:	080004bf 	.word	0x080004bf
 8000498:	080004e5 	.word	0x080004e5
 800049c:	0800050b 	.word	0x0800050b
		case LANE2_INIT:
			initTrafficLight2();
 80004a0:	f000 f9a4 	bl	80007ec <initTrafficLight2>
			LANE2_STATUS = LANE2_GREEN;
 80004a4:	4b26      	ldr	r3, [pc, #152]	; (8000540 <fsm_automatic_run2+0xc4>)
 80004a6:	220d      	movs	r2, #13
 80004a8:	601a      	str	r2, [r3, #0]
			setTimer2(led_duration[2]*1000);
 80004aa:	4b26      	ldr	r3, [pc, #152]	; (8000544 <fsm_automatic_run2+0xc8>)
 80004ac:	689b      	ldr	r3, [r3, #8]
 80004ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004b2:	fb02 f303 	mul.w	r3, r2, r3
 80004b6:	4618      	mov	r0, r3
 80004b8:	f000 fc74 	bl	8000da4 <setTimer2>
//			timer3_flag = 1; //
//			led7SegState2 = 1;
			break;
 80004bc:	e03d      	b.n	800053a <fsm_automatic_run2+0xbe>
		case LANE2_RED:
			setTrafficRed2();
 80004be:	f000 f9dd 	bl	800087c <setTrafficRed2>
//					setTimer3(250);
//					led7SegState2 = 1;
//					break;
//				}
//			}
			if(timer2_flag == 1) {
 80004c2:	4b21      	ldr	r3, [pc, #132]	; (8000548 <fsm_automatic_run2+0xcc>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	2b01      	cmp	r3, #1
 80004c8:	d132      	bne.n	8000530 <fsm_automatic_run2+0xb4>
				setTimer2(led_duration[2]*1000);
 80004ca:	4b1e      	ldr	r3, [pc, #120]	; (8000544 <fsm_automatic_run2+0xc8>)
 80004cc:	689b      	ldr	r3, [r3, #8]
 80004ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004d2:	fb02 f303 	mul.w	r3, r2, r3
 80004d6:	4618      	mov	r0, r3
 80004d8:	f000 fc64 	bl	8000da4 <setTimer2>
				LANE2_STATUS = LANE2_GREEN;
 80004dc:	4b18      	ldr	r3, [pc, #96]	; (8000540 <fsm_automatic_run2+0xc4>)
 80004de:	220d      	movs	r2, #13
 80004e0:	601a      	str	r2, [r3, #0]
//				countDownRed2 = 0; //reset
			}
			break;
 80004e2:	e025      	b.n	8000530 <fsm_automatic_run2+0xb4>
		case LANE2_GREEN:
			setTrafficGreen2();
 80004e4:	f000 f9a6 	bl	8000834 <setTrafficGreen2>

			if(timer2_flag == 1) {
 80004e8:	4b17      	ldr	r3, [pc, #92]	; (8000548 <fsm_automatic_run2+0xcc>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d121      	bne.n	8000534 <fsm_automatic_run2+0xb8>
				setTimer2(led_duration[1]*1000);
 80004f0:	4b14      	ldr	r3, [pc, #80]	; (8000544 <fsm_automatic_run2+0xc8>)
 80004f2:	685b      	ldr	r3, [r3, #4]
 80004f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004f8:	fb02 f303 	mul.w	r3, r2, r3
 80004fc:	4618      	mov	r0, r3
 80004fe:	f000 fc51 	bl	8000da4 <setTimer2>
				LANE2_STATUS = LANE2_YELLOW;
 8000502:	4b0f      	ldr	r3, [pc, #60]	; (8000540 <fsm_automatic_run2+0xc4>)
 8000504:	220e      	movs	r2, #14
 8000506:	601a      	str	r2, [r3, #0]
//				countDownGreen2 = 0; //reset
			}
			break;
 8000508:	e014      	b.n	8000534 <fsm_automatic_run2+0xb8>
		case LANE2_YELLOW:
			setTrafficYellow2();
 800050a:	f000 f9db 	bl	80008c4 <setTrafficYellow2>

			if(timer2_flag == 1) {
 800050e:	4b0e      	ldr	r3, [pc, #56]	; (8000548 <fsm_automatic_run2+0xcc>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	2b01      	cmp	r3, #1
 8000514:	d110      	bne.n	8000538 <fsm_automatic_run2+0xbc>
				setTimer2(led_duration[0]*1000);
 8000516:	4b0b      	ldr	r3, [pc, #44]	; (8000544 <fsm_automatic_run2+0xc8>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800051e:	fb02 f303 	mul.w	r3, r2, r3
 8000522:	4618      	mov	r0, r3
 8000524:	f000 fc3e 	bl	8000da4 <setTimer2>
				LANE2_STATUS = LANE2_RED;
 8000528:	4b05      	ldr	r3, [pc, #20]	; (8000540 <fsm_automatic_run2+0xc4>)
 800052a:	220c      	movs	r2, #12
 800052c:	601a      	str	r2, [r3, #0]
//				countDownYellow2 = 0; //reset
			}
			break;
 800052e:	e003      	b.n	8000538 <fsm_automatic_run2+0xbc>
			break;
 8000530:	bf00      	nop
 8000532:	e002      	b.n	800053a <fsm_automatic_run2+0xbe>
			break;
 8000534:	bf00      	nop
 8000536:	e000      	b.n	800053a <fsm_automatic_run2+0xbe>
			break;
 8000538:	bf00      	nop
	}
}
 800053a:	bf00      	nop
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	20000004 	.word	0x20000004
 8000544:	20000008 	.word	0x20000008
 8000548:	200000c4 	.word	0x200000c4

0800054c <fsm_for_input_processing>:
int counterForGreen = 0;
int counterForYellow = 0;

int loopFlag = 0;

void fsm_for_input_processing(void){
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
	switch(buttonState){
 8000550:	4b91      	ldr	r3, [pc, #580]	; (8000798 <fsm_for_input_processing+0x24c>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	2b03      	cmp	r3, #3
 8000556:	f200 811c 	bhi.w	8000792 <fsm_for_input_processing+0x246>
 800055a:	a201      	add	r2, pc, #4	; (adr r2, 8000560 <fsm_for_input_processing+0x14>)
 800055c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000560:	08000571 	.word	0x08000571
 8000564:	08000641 	.word	0x08000641
 8000568:	0800064b 	.word	0x0800064b
 800056c:	080006ff 	.word	0x080006ff
//			countDownRed1 = 0;
//			countDownRed2 = 0;
//			countDownYellow1 = 0;
//			countDownYellow2 = 0;

			LANE1_STATUS = LANE1_INIT;
 8000570:	4b8a      	ldr	r3, [pc, #552]	; (800079c <fsm_for_input_processing+0x250>)
 8000572:	2201      	movs	r2, #1
 8000574:	601a      	str	r2, [r3, #0]
			LANE2_STATUS = LANE2_INIT;
 8000576:	4b8a      	ldr	r3, [pc, #552]	; (80007a0 <fsm_for_input_processing+0x254>)
 8000578:	220b      	movs	r2, #11
 800057a:	601a      	str	r2, [r3, #0]

			while(1) {

				fsm_automatic_run1();
 800057c:	f7ff ff16 	bl	80003ac <fsm_automatic_run1>
				fsm_automatic_run2();
 8000580:	f7ff ff7c 	bl	800047c <fsm_automatic_run2>

				if(isButtonPressed(0) == 1) {
 8000584:	2000      	movs	r0, #0
 8000586:	f7ff fef7 	bl	8000378 <isButtonPressed>
 800058a:	4603      	mov	r3, r0
 800058c:	2b01      	cmp	r3, #1
 800058e:	d1f5      	bne.n	800057c <fsm_for_input_processing+0x30>
					buttonState = SET_TIME_RED;
 8000590:	4b81      	ldr	r3, [pc, #516]	; (8000798 <fsm_for_input_processing+0x24c>)
 8000592:	2201      	movs	r2, #1
 8000594:	701a      	strb	r2, [r3, #0]
					setTrafficRed1();
 8000596:	f000 f95d 	bl	8000854 <setTrafficRed1>
					setTrafficRed2();
 800059a:	f000 f96f 	bl	800087c <setTrafficRed2>
					loopFlag = 0; //reset
 800059e:	4b81      	ldr	r3, [pc, #516]	; (80007a4 <fsm_for_input_processing+0x258>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	601a      	str	r2, [r3, #0]
					timer1_flag = 1; //for toggle LEDs in mode 2, 3, 4
 80005a4:	4b80      	ldr	r3, [pc, #512]	; (80007a8 <fsm_for_input_processing+0x25c>)
 80005a6:	2201      	movs	r2, #1
 80005a8:	601a      	str	r2, [r3, #0]
					break;
 80005aa:	bf00      	nop
				}
			}
			break;
 80005ac:	e0f1      	b.n	8000792 <fsm_for_input_processing+0x246>
		case SET_TIME_RED: //Mode 2
			while (loopFlag == 0) {
				if (timer1_flag == 1) { //toggle RED LEDs every 0.5s
 80005ae:	4b7e      	ldr	r3, [pc, #504]	; (80007a8 <fsm_for_input_processing+0x25c>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	2b01      	cmp	r3, #1
 80005b4:	d10c      	bne.n	80005d0 <fsm_for_input_processing+0x84>
					setTimer1(500);
 80005b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005ba:	f000 fbd7 	bl	8000d6c <setTimer1>
					HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin);
 80005be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005c2:	487a      	ldr	r0, [pc, #488]	; (80007ac <fsm_for_input_processing+0x260>)
 80005c4:	f001 fa13 	bl	80019ee <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(D4_GPIO_Port, D4_Pin);
 80005c8:	2120      	movs	r1, #32
 80005ca:	4879      	ldr	r0, [pc, #484]	; (80007b0 <fsm_for_input_processing+0x264>)
 80005cc:	f001 fa0f 	bl	80019ee <HAL_GPIO_TogglePin>
				}

				if (isButtonPressed(1) == 1) counterForRed++;
 80005d0:	2001      	movs	r0, #1
 80005d2:	f7ff fed1 	bl	8000378 <isButtonPressed>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d104      	bne.n	80005e6 <fsm_for_input_processing+0x9a>
 80005dc:	4b75      	ldr	r3, [pc, #468]	; (80007b4 <fsm_for_input_processing+0x268>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	3301      	adds	r3, #1
 80005e2:	4a74      	ldr	r2, [pc, #464]	; (80007b4 <fsm_for_input_processing+0x268>)
 80005e4:	6013      	str	r3, [r2, #0]

				if(isButtonPressed(2) == 1) {
 80005e6:	2002      	movs	r0, #2
 80005e8:	f7ff fec6 	bl	8000378 <isButtonPressed>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b01      	cmp	r3, #1
 80005f0:	d110      	bne.n	8000614 <fsm_for_input_processing+0xc8>
					led_duration[0] += counterForRed;
 80005f2:	4b71      	ldr	r3, [pc, #452]	; (80007b8 <fsm_for_input_processing+0x26c>)
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	4b6f      	ldr	r3, [pc, #444]	; (80007b4 <fsm_for_input_processing+0x268>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4413      	add	r3, r2
 80005fc:	4a6e      	ldr	r2, [pc, #440]	; (80007b8 <fsm_for_input_processing+0x26c>)
 80005fe:	6013      	str	r3, [r2, #0]
					if (led_duration[0] > 99) led_duration[0] = 1;
 8000600:	4b6d      	ldr	r3, [pc, #436]	; (80007b8 <fsm_for_input_processing+0x26c>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	2b63      	cmp	r3, #99	; 0x63
 8000606:	dd02      	ble.n	800060e <fsm_for_input_processing+0xc2>
 8000608:	4b6b      	ldr	r3, [pc, #428]	; (80007b8 <fsm_for_input_processing+0x26c>)
 800060a:	2201      	movs	r2, #1
 800060c:	601a      	str	r2, [r3, #0]
					counterForRed = 0; //reset
 800060e:	4b69      	ldr	r3, [pc, #420]	; (80007b4 <fsm_for_input_processing+0x268>)
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
				}

				if(isButtonPressed(0) == 1) {
 8000614:	2000      	movs	r0, #0
 8000616:	f7ff feaf 	bl	8000378 <isButtonPressed>
 800061a:	4603      	mov	r3, r0
 800061c:	2b01      	cmp	r3, #1
 800061e:	d10f      	bne.n	8000640 <fsm_for_input_processing+0xf4>
					buttonState = SET_TIME_YELLOW;
 8000620:	4b5d      	ldr	r3, [pc, #372]	; (8000798 <fsm_for_input_processing+0x24c>)
 8000622:	2202      	movs	r2, #2
 8000624:	701a      	strb	r2, [r3, #0]
					setTrafficYellow1();
 8000626:	f000 f939 	bl	800089c <setTrafficYellow1>
					setTrafficYellow2();
 800062a:	f000 f94b 	bl	80008c4 <setTrafficYellow2>
					loopFlag = 1;
 800062e:	4b5d      	ldr	r3, [pc, #372]	; (80007a4 <fsm_for_input_processing+0x258>)
 8000630:	2201      	movs	r2, #1
 8000632:	601a      	str	r2, [r3, #0]
					timer1_flag = 1; //for toggle LEDs in mode 2, 3, 4
 8000634:	4b5c      	ldr	r3, [pc, #368]	; (80007a8 <fsm_for_input_processing+0x25c>)
 8000636:	2201      	movs	r2, #1
 8000638:	601a      	str	r2, [r3, #0]
					counterForRed = 0; //rest
 800063a:	4b5e      	ldr	r3, [pc, #376]	; (80007b4 <fsm_for_input_processing+0x268>)
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
			while (loopFlag == 0) {
 8000640:	4b58      	ldr	r3, [pc, #352]	; (80007a4 <fsm_for_input_processing+0x258>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d0b2      	beq.n	80005ae <fsm_for_input_processing+0x62>
				}
			}
			break;
 8000648:	e0a3      	b.n	8000792 <fsm_for_input_processing+0x246>
		case SET_TIME_YELLOW: //Mode 3
			loopFlag = 0;
 800064a:	4b56      	ldr	r3, [pc, #344]	; (80007a4 <fsm_for_input_processing+0x258>)
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
			while (loopFlag == 0) {
 8000650:	e050      	b.n	80006f4 <fsm_for_input_processing+0x1a8>
				if (timer1_flag == 1) { //toggle YELLOW LEDs every 0.5s
 8000652:	4b55      	ldr	r3, [pc, #340]	; (80007a8 <fsm_for_input_processing+0x25c>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2b01      	cmp	r3, #1
 8000658:	d114      	bne.n	8000684 <fsm_for_input_processing+0x138>
					setTimer1(500);
 800065a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800065e:	f000 fb85 	bl	8000d6c <setTimer1>
					HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin);
 8000662:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000666:	4851      	ldr	r0, [pc, #324]	; (80007ac <fsm_for_input_processing+0x260>)
 8000668:	f001 f9c1 	bl	80019ee <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);
 800066c:	2108      	movs	r1, #8
 800066e:	4850      	ldr	r0, [pc, #320]	; (80007b0 <fsm_for_input_processing+0x264>)
 8000670:	f001 f9bd 	bl	80019ee <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(D4_GPIO_Port, D4_Pin);
 8000674:	2120      	movs	r1, #32
 8000676:	484e      	ldr	r0, [pc, #312]	; (80007b0 <fsm_for_input_processing+0x264>)
 8000678:	f001 f9b9 	bl	80019ee <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(D5_GPIO_Port, D5_Pin);
 800067c:	2110      	movs	r1, #16
 800067e:	484c      	ldr	r0, [pc, #304]	; (80007b0 <fsm_for_input_processing+0x264>)
 8000680:	f001 f9b5 	bl	80019ee <HAL_GPIO_TogglePin>
				}

				if (isButtonPressed(1) == 1) counterForYellow++;
 8000684:	2001      	movs	r0, #1
 8000686:	f7ff fe77 	bl	8000378 <isButtonPressed>
 800068a:	4603      	mov	r3, r0
 800068c:	2b01      	cmp	r3, #1
 800068e:	d104      	bne.n	800069a <fsm_for_input_processing+0x14e>
 8000690:	4b4a      	ldr	r3, [pc, #296]	; (80007bc <fsm_for_input_processing+0x270>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	3301      	adds	r3, #1
 8000696:	4a49      	ldr	r2, [pc, #292]	; (80007bc <fsm_for_input_processing+0x270>)
 8000698:	6013      	str	r3, [r2, #0]

				if(isButtonPressed(2) == 1) {
 800069a:	2002      	movs	r0, #2
 800069c:	f7ff fe6c 	bl	8000378 <isButtonPressed>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d110      	bne.n	80006c8 <fsm_for_input_processing+0x17c>
					led_duration[1] += counterForYellow;
 80006a6:	4b44      	ldr	r3, [pc, #272]	; (80007b8 <fsm_for_input_processing+0x26c>)
 80006a8:	685a      	ldr	r2, [r3, #4]
 80006aa:	4b44      	ldr	r3, [pc, #272]	; (80007bc <fsm_for_input_processing+0x270>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4413      	add	r3, r2
 80006b0:	4a41      	ldr	r2, [pc, #260]	; (80007b8 <fsm_for_input_processing+0x26c>)
 80006b2:	6053      	str	r3, [r2, #4]
					if (led_duration[1] > 99) led_duration[1] = 1;
 80006b4:	4b40      	ldr	r3, [pc, #256]	; (80007b8 <fsm_for_input_processing+0x26c>)
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	2b63      	cmp	r3, #99	; 0x63
 80006ba:	dd02      	ble.n	80006c2 <fsm_for_input_processing+0x176>
 80006bc:	4b3e      	ldr	r3, [pc, #248]	; (80007b8 <fsm_for_input_processing+0x26c>)
 80006be:	2201      	movs	r2, #1
 80006c0:	605a      	str	r2, [r3, #4]
					counterForYellow = 0; //reset
 80006c2:	4b3e      	ldr	r3, [pc, #248]	; (80007bc <fsm_for_input_processing+0x270>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
				}

				if(isButtonPressed(0) == 1) {
 80006c8:	2000      	movs	r0, #0
 80006ca:	f7ff fe55 	bl	8000378 <isButtonPressed>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b01      	cmp	r3, #1
 80006d2:	d10f      	bne.n	80006f4 <fsm_for_input_processing+0x1a8>
					buttonState = SET_TIME_GREEN;
 80006d4:	4b30      	ldr	r3, [pc, #192]	; (8000798 <fsm_for_input_processing+0x24c>)
 80006d6:	2203      	movs	r2, #3
 80006d8:	701a      	strb	r2, [r3, #0]
					setTrafficGreen1();
 80006da:	f000 f897 	bl	800080c <setTrafficGreen1>
					setTrafficGreen2();
 80006de:	f000 f8a9 	bl	8000834 <setTrafficGreen2>
					loopFlag = 1;
 80006e2:	4b30      	ldr	r3, [pc, #192]	; (80007a4 <fsm_for_input_processing+0x258>)
 80006e4:	2201      	movs	r2, #1
 80006e6:	601a      	str	r2, [r3, #0]
					timer1_flag = 1; //for toggle LEDs in mode 2, 3, 4
 80006e8:	4b2f      	ldr	r3, [pc, #188]	; (80007a8 <fsm_for_input_processing+0x25c>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
					counterForYellow = 0; //reset
 80006ee:	4b33      	ldr	r3, [pc, #204]	; (80007bc <fsm_for_input_processing+0x270>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
			while (loopFlag == 0) {
 80006f4:	4b2b      	ldr	r3, [pc, #172]	; (80007a4 <fsm_for_input_processing+0x258>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d0aa      	beq.n	8000652 <fsm_for_input_processing+0x106>
				}
			}
			break;
 80006fc:	e049      	b.n	8000792 <fsm_for_input_processing+0x246>
		case SET_TIME_GREEN: //Mode 4
			loopFlag = 0;
 80006fe:	4b29      	ldr	r3, [pc, #164]	; (80007a4 <fsm_for_input_processing+0x258>)
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
			while (loopFlag == 0) {
 8000704:	e040      	b.n	8000788 <fsm_for_input_processing+0x23c>
				if (timer1_flag == 1) { //toggle GREEN LEDs every 0.5s
 8000706:	4b28      	ldr	r3, [pc, #160]	; (80007a8 <fsm_for_input_processing+0x25c>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2b01      	cmp	r3, #1
 800070c:	d10b      	bne.n	8000726 <fsm_for_input_processing+0x1da>
					setTimer1(500);
 800070e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000712:	f000 fb2b 	bl	8000d6c <setTimer1>
					HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);
 8000716:	2108      	movs	r1, #8
 8000718:	4825      	ldr	r0, [pc, #148]	; (80007b0 <fsm_for_input_processing+0x264>)
 800071a:	f001 f968 	bl	80019ee <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(D5_GPIO_Port, D5_Pin);
 800071e:	2110      	movs	r1, #16
 8000720:	4823      	ldr	r0, [pc, #140]	; (80007b0 <fsm_for_input_processing+0x264>)
 8000722:	f001 f964 	bl	80019ee <HAL_GPIO_TogglePin>
				}

				if (isButtonPressed(1) == 1) counterForGreen++;
 8000726:	2001      	movs	r0, #1
 8000728:	f7ff fe26 	bl	8000378 <isButtonPressed>
 800072c:	4603      	mov	r3, r0
 800072e:	2b01      	cmp	r3, #1
 8000730:	d104      	bne.n	800073c <fsm_for_input_processing+0x1f0>
 8000732:	4b23      	ldr	r3, [pc, #140]	; (80007c0 <fsm_for_input_processing+0x274>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	3301      	adds	r3, #1
 8000738:	4a21      	ldr	r2, [pc, #132]	; (80007c0 <fsm_for_input_processing+0x274>)
 800073a:	6013      	str	r3, [r2, #0]

				if(isButtonPressed(2) == 1) {
 800073c:	2002      	movs	r0, #2
 800073e:	f7ff fe1b 	bl	8000378 <isButtonPressed>
 8000742:	4603      	mov	r3, r0
 8000744:	2b01      	cmp	r3, #1
 8000746:	d110      	bne.n	800076a <fsm_for_input_processing+0x21e>
					led_duration[2] += counterForGreen;
 8000748:	4b1b      	ldr	r3, [pc, #108]	; (80007b8 <fsm_for_input_processing+0x26c>)
 800074a:	689a      	ldr	r2, [r3, #8]
 800074c:	4b1c      	ldr	r3, [pc, #112]	; (80007c0 <fsm_for_input_processing+0x274>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4413      	add	r3, r2
 8000752:	4a19      	ldr	r2, [pc, #100]	; (80007b8 <fsm_for_input_processing+0x26c>)
 8000754:	6093      	str	r3, [r2, #8]
					if (led_duration[2] > 99) led_duration[2] = 1;
 8000756:	4b18      	ldr	r3, [pc, #96]	; (80007b8 <fsm_for_input_processing+0x26c>)
 8000758:	689b      	ldr	r3, [r3, #8]
 800075a:	2b63      	cmp	r3, #99	; 0x63
 800075c:	dd02      	ble.n	8000764 <fsm_for_input_processing+0x218>
 800075e:	4b16      	ldr	r3, [pc, #88]	; (80007b8 <fsm_for_input_processing+0x26c>)
 8000760:	2201      	movs	r2, #1
 8000762:	609a      	str	r2, [r3, #8]
					counterForGreen = 0; //reset
 8000764:	4b16      	ldr	r3, [pc, #88]	; (80007c0 <fsm_for_input_processing+0x274>)
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
				}

				if(isButtonPressed(0) == 1) {
 800076a:	2000      	movs	r0, #0
 800076c:	f7ff fe04 	bl	8000378 <isButtonPressed>
 8000770:	4603      	mov	r3, r0
 8000772:	2b01      	cmp	r3, #1
 8000774:	d108      	bne.n	8000788 <fsm_for_input_processing+0x23c>
					buttonState = NORMAL;
 8000776:	4b08      	ldr	r3, [pc, #32]	; (8000798 <fsm_for_input_processing+0x24c>)
 8000778:	2200      	movs	r2, #0
 800077a:	701a      	strb	r2, [r3, #0]
					loopFlag = 1;
 800077c:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <fsm_for_input_processing+0x258>)
 800077e:	2201      	movs	r2, #1
 8000780:	601a      	str	r2, [r3, #0]
					counterForGreen = 0; //reset
 8000782:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <fsm_for_input_processing+0x274>)
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
			while (loopFlag == 0) {
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <fsm_for_input_processing+0x258>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d0ba      	beq.n	8000706 <fsm_for_input_processing+0x1ba>
				}
			}
			break;
 8000790:	bf00      	nop
	}
}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	200000a4 	.word	0x200000a4
 800079c:	20000000 	.word	0x20000000
 80007a0:	20000004 	.word	0x20000004
 80007a4:	200000b4 	.word	0x200000b4
 80007a8:	200000bc 	.word	0x200000bc
 80007ac:	40010800 	.word	0x40010800
 80007b0:	40010c00 	.word	0x40010c00
 80007b4:	200000a8 	.word	0x200000a8
 80007b8:	20000008 	.word	0x20000008
 80007bc:	200000b0 	.word	0x200000b0
 80007c0:	200000ac 	.word	0x200000ac

080007c4 <initTrafficLight1>:
//	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, ((number>>4)&0x01)^0x01);
//	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, ((number>>5)&0x01)^0x01);
//	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, ((number>>6)&0x01)^0x01);
//}

void initTrafficLight1() {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET); //0
 80007c8:	2200      	movs	r2, #0
 80007ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007ce:	4805      	ldr	r0, [pc, #20]	; (80007e4 <initTrafficLight1+0x20>)
 80007d0:	f001 f8f5 	bl	80019be <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET); //0
 80007d4:	2200      	movs	r2, #0
 80007d6:	2108      	movs	r1, #8
 80007d8:	4803      	ldr	r0, [pc, #12]	; (80007e8 <initTrafficLight1+0x24>)
 80007da:	f001 f8f0 	bl	80019be <HAL_GPIO_WritePin>
}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40010800 	.word	0x40010800
 80007e8:	40010c00 	.word	0x40010c00

080007ec <initTrafficLight2>:

void initTrafficLight2() {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET); //0
 80007f0:	2200      	movs	r2, #0
 80007f2:	2120      	movs	r1, #32
 80007f4:	4804      	ldr	r0, [pc, #16]	; (8000808 <initTrafficLight2+0x1c>)
 80007f6:	f001 f8e2 	bl	80019be <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET); //0
 80007fa:	2200      	movs	r2, #0
 80007fc:	2110      	movs	r1, #16
 80007fe:	4802      	ldr	r0, [pc, #8]	; (8000808 <initTrafficLight2+0x1c>)
 8000800:	f001 f8dd 	bl	80019be <HAL_GPIO_WritePin>
}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}
 8000808:	40010c00 	.word	0x40010c00

0800080c <setTrafficGreen1>:
void setTrafficGreen1() {
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET); //0
 8000810:	2200      	movs	r2, #0
 8000812:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000816:	4805      	ldr	r0, [pc, #20]	; (800082c <setTrafficGreen1+0x20>)
 8000818:	f001 f8d1 	bl	80019be <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET); //1
 800081c:	2201      	movs	r2, #1
 800081e:	2108      	movs	r1, #8
 8000820:	4803      	ldr	r0, [pc, #12]	; (8000830 <setTrafficGreen1+0x24>)
 8000822:	f001 f8cc 	bl	80019be <HAL_GPIO_WritePin>
}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40010800 	.word	0x40010800
 8000830:	40010c00 	.word	0x40010c00

08000834 <setTrafficGreen2>:
void setTrafficGreen2() {
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET); //0
 8000838:	2200      	movs	r2, #0
 800083a:	2120      	movs	r1, #32
 800083c:	4804      	ldr	r0, [pc, #16]	; (8000850 <setTrafficGreen2+0x1c>)
 800083e:	f001 f8be 	bl	80019be <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET); //1
 8000842:	2201      	movs	r2, #1
 8000844:	2110      	movs	r1, #16
 8000846:	4802      	ldr	r0, [pc, #8]	; (8000850 <setTrafficGreen2+0x1c>)
 8000848:	f001 f8b9 	bl	80019be <HAL_GPIO_WritePin>
}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40010c00 	.word	0x40010c00

08000854 <setTrafficRed1>:

void setTrafficRed1() {
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET); //1
 8000858:	2201      	movs	r2, #1
 800085a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800085e:	4805      	ldr	r0, [pc, #20]	; (8000874 <setTrafficRed1+0x20>)
 8000860:	f001 f8ad 	bl	80019be <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET); //0
 8000864:	2200      	movs	r2, #0
 8000866:	2108      	movs	r1, #8
 8000868:	4803      	ldr	r0, [pc, #12]	; (8000878 <setTrafficRed1+0x24>)
 800086a:	f001 f8a8 	bl	80019be <HAL_GPIO_WritePin>
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40010800 	.word	0x40010800
 8000878:	40010c00 	.word	0x40010c00

0800087c <setTrafficRed2>:
void setTrafficRed2() {
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET); //1
 8000880:	2201      	movs	r2, #1
 8000882:	2120      	movs	r1, #32
 8000884:	4804      	ldr	r0, [pc, #16]	; (8000898 <setTrafficRed2+0x1c>)
 8000886:	f001 f89a 	bl	80019be <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET); //0
 800088a:	2200      	movs	r2, #0
 800088c:	2110      	movs	r1, #16
 800088e:	4802      	ldr	r0, [pc, #8]	; (8000898 <setTrafficRed2+0x1c>)
 8000890:	f001 f895 	bl	80019be <HAL_GPIO_WritePin>
}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40010c00 	.word	0x40010c00

0800089c <setTrafficYellow1>:

void setTrafficYellow1() {
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET); //1
 80008a0:	2201      	movs	r2, #1
 80008a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008a6:	4805      	ldr	r0, [pc, #20]	; (80008bc <setTrafficYellow1+0x20>)
 80008a8:	f001 f889 	bl	80019be <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET); //1
 80008ac:	2201      	movs	r2, #1
 80008ae:	2108      	movs	r1, #8
 80008b0:	4803      	ldr	r0, [pc, #12]	; (80008c0 <setTrafficYellow1+0x24>)
 80008b2:	f001 f884 	bl	80019be <HAL_GPIO_WritePin>
}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	40010800 	.word	0x40010800
 80008c0:	40010c00 	.word	0x40010c00

080008c4 <setTrafficYellow2>:

void setTrafficYellow2() {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET); //1
 80008c8:	2201      	movs	r2, #1
 80008ca:	2120      	movs	r1, #32
 80008cc:	4804      	ldr	r0, [pc, #16]	; (80008e0 <setTrafficYellow2+0x1c>)
 80008ce:	f001 f876 	bl	80019be <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET); //1
 80008d2:	2201      	movs	r2, #1
 80008d4:	2110      	movs	r1, #16
 80008d6:	4802      	ldr	r0, [pc, #8]	; (80008e0 <setTrafficYellow2+0x1c>)
 80008d8:	f001 f871 	bl	80019be <HAL_GPIO_WritePin>
}
 80008dc:	bf00      	nop
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	40010c00 	.word	0x40010c00

080008e4 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t temp = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart) {
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
	if ( huart -> Instance == USART2 ) {
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a08      	ldr	r2, [pc, #32]	; (8000914 <HAL_UART_RxCpltCallback+0x30>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d10a      	bne.n	800090c <HAL_UART_RxCpltCallback+0x28>
		HAL_UART_Transmit (&huart2 , &temp , 1 , 50) ;
 80008f6:	2332      	movs	r3, #50	; 0x32
 80008f8:	2201      	movs	r2, #1
 80008fa:	4907      	ldr	r1, [pc, #28]	; (8000918 <HAL_UART_RxCpltCallback+0x34>)
 80008fc:	4807      	ldr	r0, [pc, #28]	; (800091c <HAL_UART_RxCpltCallback+0x38>)
 80008fe:	f002 fc54 	bl	80031aa <HAL_UART_Transmit>
		HAL_UART_Receive_IT (&huart2 , &temp , 1) ;
 8000902:	2201      	movs	r2, #1
 8000904:	4904      	ldr	r1, [pc, #16]	; (8000918 <HAL_UART_RxCpltCallback+0x34>)
 8000906:	4805      	ldr	r0, [pc, #20]	; (800091c <HAL_UART_RxCpltCallback+0x38>)
 8000908:	f002 fce1 	bl	80032ce <HAL_UART_Receive_IT>
	}
}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40004400 	.word	0x40004400
 8000918:	200000b8 	.word	0x200000b8
 800091c:	200001c8 	.word	0x200001c8

08000920 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b090      	sub	sp, #64	; 0x40
 8000924:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000926:	f000 fc6b 	bl	8001200 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800092a:	f000 f86b 	bl	8000a04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800092e:	f000 f991 	bl	8000c54 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000932:	f000 f8a3 	bl	8000a7c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000936:	f000 f963 	bl	8000c00 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800093a:	f000 f8eb 	bl	8000b14 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT (&huart2 , &temp , 1) ;
 800093e:	2201      	movs	r2, #1
 8000940:	4929      	ldr	r1, [pc, #164]	; (80009e8 <main+0xc8>)
 8000942:	482a      	ldr	r0, [pc, #168]	; (80009ec <main+0xcc>)
 8000944:	f002 fcc3 	bl	80032ce <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT (& htim2 ) ;
 8000948:	4829      	ldr	r0, [pc, #164]	; (80009f0 <main+0xd0>)
 800094a:	f001 fcd3 	bl	80022f4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 800094e:	2100      	movs	r1, #0
 8000950:	4828      	ldr	r0, [pc, #160]	; (80009f4 <main+0xd4>)
 8000952:	f001 fd79 	bl	8002448 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t aValue = 8;
 8000956:	2308      	movs	r3, #8
 8000958:	637b      	str	r3, [r7, #52]	; 0x34
  char str[50];
  initSomeVariables();
 800095a:	f7ff fbf7 	bl	800014c <initSomeVariables>
  int coun =0;
 800095e:	2300      	movs	r3, #0
 8000960:	63fb      	str	r3, [r7, #60]	; 0x3c
  int i =1;
 8000962:	2301      	movs	r3, #1
 8000964:	63bb      	str	r3, [r7, #56]	; 0x38
  setTimer5(5000);//gi s 2ck l 5s
 8000966:	f241 3088 	movw	r0, #5000	; 0x1388
 800096a:	f000 fa37 	bl	8000ddc <setTimer5>
  while (1)
  {
	  HAL_UART_Transmit(&huart2 , (void*)str, sprintf (str, "%d\n", aValue), 1000);
 800096e:	463b      	mov	r3, r7
 8000970:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000972:	4921      	ldr	r1, [pc, #132]	; (80009f8 <main+0xd8>)
 8000974:	4618      	mov	r0, r3
 8000976:	f003 f935 	bl	8003be4 <siprintf>
 800097a:	4603      	mov	r3, r0
 800097c:	b29a      	uxth	r2, r3
 800097e:	4639      	mov	r1, r7
 8000980:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000984:	4819      	ldr	r0, [pc, #100]	; (80009ec <main+0xcc>)
 8000986:	f002 fc10 	bl	80031aa <HAL_UART_Transmit>
	  fsm_for_input_processing();
 800098a:	f7ff fddf 	bl	800054c <fsm_for_input_processing>
	  if((ac_flagB2 == 1)&&(timer5_flag == 0)){
 800098e:	4b1b      	ldr	r3, [pc, #108]	; (80009fc <main+0xdc>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2b01      	cmp	r3, #1
 8000994:	d119      	bne.n	80009ca <main+0xaa>
 8000996:	4b1a      	ldr	r3, [pc, #104]	; (8000a00 <main+0xe0>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d115      	bne.n	80009ca <main+0xaa>
	  	 	  	  // n hot ng

	  	 	  	 	  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,coun);
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <main+0xd4>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80009a4:	635a      	str	r2, [r3, #52]	; 0x34
	  	 	  	 	  coun +=i;
 80009a6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80009a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80009aa:	4413      	add	r3, r2
 80009ac:	63fb      	str	r3, [r7, #60]	; 0x3c
	  	 	  	 	  if(coun >= 990){ coun = 0;
 80009ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80009b0:	f240 32dd 	movw	r2, #989	; 0x3dd
 80009b4:	4293      	cmp	r3, r2
 80009b6:	dd04      	ble.n	80009c2 <main+0xa2>
 80009b8:	2300      	movs	r3, #0
 80009ba:	63fb      	str	r3, [r7, #60]	; 0x3c
	  	 	  	 	  i++;}
 80009bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80009be:	3301      	adds	r3, #1
 80009c0:	63bb      	str	r3, [r7, #56]	; 0x38
	  	 	  	 	  HAL_Delay(2);
 80009c2:	2002      	movs	r0, #2
 80009c4:	f000 fc7e 	bl	80012c4 <HAL_Delay>
 80009c8:	e00c      	b.n	80009e4 <main+0xc4>
	  	 	    }
	  	 	  	 	  else {
	  	 	  	  //n tt
	  	 	  	  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 80009ca:	4b0a      	ldr	r3, [pc, #40]	; (80009f4 <main+0xd4>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	2200      	movs	r2, #0
 80009d0:	635a      	str	r2, [r3, #52]	; 0x34
	  	 	  	setTimer5(5000);
 80009d2:	f241 3088 	movw	r0, #5000	; 0x1388
 80009d6:	f000 fa01 	bl	8000ddc <setTimer5>
	  	 	  	  ac_flagB2 = 0;
 80009da:	4b08      	ldr	r3, [pc, #32]	; (80009fc <main+0xdc>)
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
	  	 	  	  i =1;
 80009e0:	2301      	movs	r3, #1
 80009e2:	63bb      	str	r3, [r7, #56]	; 0x38
	  HAL_UART_Transmit(&huart2 , (void*)str, sprintf (str, "%d\n", aValue), 1000);
 80009e4:	e7c3      	b.n	800096e <main+0x4e>
 80009e6:	bf00      	nop
 80009e8:	200000b8 	.word	0x200000b8
 80009ec:	200001c8 	.word	0x200001c8
 80009f0:	20000180 	.word	0x20000180
 80009f4:	20000138 	.word	0x20000138
 80009f8:	08004470 	.word	0x08004470
 80009fc:	200000a0 	.word	0x200000a0
 8000a00:	200000dc 	.word	0x200000dc

08000a04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b090      	sub	sp, #64	; 0x40
 8000a08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a0a:	f107 0318 	add.w	r3, r7, #24
 8000a0e:	2228      	movs	r2, #40	; 0x28
 8000a10:	2100      	movs	r1, #0
 8000a12:	4618      	mov	r0, r3
 8000a14:	f003 f8de 	bl	8003bd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a18:	1d3b      	adds	r3, r7, #4
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
 8000a1e:	605a      	str	r2, [r3, #4]
 8000a20:	609a      	str	r2, [r3, #8]
 8000a22:	60da      	str	r2, [r3, #12]
 8000a24:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a26:	2302      	movs	r3, #2
 8000a28:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a2e:	2310      	movs	r3, #16
 8000a30:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a32:	2300      	movs	r3, #0
 8000a34:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a36:	f107 0318 	add.w	r3, r7, #24
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f000 fff0 	bl	8001a20 <HAL_RCC_OscConfig>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000a46:	f000 f98b 	bl	8000d60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a4a:	230f      	movs	r3, #15
 8000a4c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a56:	2300      	movs	r3, #0
 8000a58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a5e:	1d3b      	adds	r3, r7, #4
 8000a60:	2100      	movs	r1, #0
 8000a62:	4618      	mov	r0, r3
 8000a64:	f001 fa5c 	bl	8001f20 <HAL_RCC_ClockConfig>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000a6e:	f000 f977 	bl	8000d60 <Error_Handler>
  }
}
 8000a72:	bf00      	nop
 8000a74:	3740      	adds	r7, #64	; 0x40
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
	...

08000a7c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a82:	f107 0308 	add.w	r3, r7, #8
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a90:	463b      	mov	r3, r7
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a98:	4b1d      	ldr	r3, [pc, #116]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000a9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000aa0:	4b1b      	ldr	r3, [pc, #108]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000aa2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000aa6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa8:	4b19      	ldr	r3, [pc, #100]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8000aae:	4b18      	ldr	r3, [pc, #96]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000ab0:	220a      	movs	r2, #10
 8000ab2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab4:	4b16      	ldr	r3, [pc, #88]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aba:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ac0:	4813      	ldr	r0, [pc, #76]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000ac2:	f001 fbc7 	bl	8002254 <HAL_TIM_Base_Init>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000acc:	f000 f948 	bl	8000d60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ad0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ad4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ad6:	f107 0308 	add.w	r3, r7, #8
 8000ada:	4619      	mov	r1, r3
 8000adc:	480c      	ldr	r0, [pc, #48]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000ade:	f001 ff1b 	bl	8002918 <HAL_TIM_ConfigClockSource>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ae8:	f000 f93a 	bl	8000d60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aec:	2300      	movs	r3, #0
 8000aee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af0:	2300      	movs	r3, #0
 8000af2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000af4:	463b      	mov	r3, r7
 8000af6:	4619      	mov	r1, r3
 8000af8:	4805      	ldr	r0, [pc, #20]	; (8000b10 <MX_TIM2_Init+0x94>)
 8000afa:	f002 fa99 	bl	8003030 <HAL_TIMEx_MasterConfigSynchronization>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000b04:	f000 f92c 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b08:	bf00      	nop
 8000b0a:	3718      	adds	r7, #24
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	20000180 	.word	0x20000180

08000b14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08e      	sub	sp, #56	; 0x38
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b28:	f107 0320 	add.w	r3, r7, #32
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b32:	1d3b      	adds	r3, r7, #4
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]
 8000b40:	615a      	str	r2, [r3, #20]
 8000b42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b44:	4b2c      	ldr	r3, [pc, #176]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000b46:	4a2d      	ldr	r2, [pc, #180]	; (8000bfc <MX_TIM3_Init+0xe8>)
 8000b48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8000b4a:	4b2b      	ldr	r3, [pc, #172]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000b4c:	224f      	movs	r2, #79	; 0x4f
 8000b4e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b50:	4b29      	ldr	r3, [pc, #164]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000b56:	4b28      	ldr	r3, [pc, #160]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000b58:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b5c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b5e:	4b26      	ldr	r3, [pc, #152]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b64:	4b24      	ldr	r3, [pc, #144]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b6a:	4823      	ldr	r0, [pc, #140]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000b6c:	f001 fb72 	bl	8002254 <HAL_TIM_Base_Init>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000b76:	f000 f8f3 	bl	8000d60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b80:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b84:	4619      	mov	r1, r3
 8000b86:	481c      	ldr	r0, [pc, #112]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000b88:	f001 fec6 	bl	8002918 <HAL_TIM_ConfigClockSource>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000b92:	f000 f8e5 	bl	8000d60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b96:	4818      	ldr	r0, [pc, #96]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000b98:	f001 fbfe 	bl	8002398 <HAL_TIM_PWM_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000ba2:	f000 f8dd 	bl	8000d60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000baa:	2300      	movs	r3, #0
 8000bac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bae:	f107 0320 	add.w	r3, r7, #32
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4810      	ldr	r0, [pc, #64]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000bb6:	f002 fa3b 	bl	8003030 <HAL_TIMEx_MasterConfigSynchronization>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000bc0:	f000 f8ce 	bl	8000d60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bc4:	2360      	movs	r3, #96	; 0x60
 8000bc6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 199;
 8000bc8:	23c7      	movs	r3, #199	; 0xc7
 8000bca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4807      	ldr	r0, [pc, #28]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000bdc:	f001 fdde 	bl	800279c <HAL_TIM_PWM_ConfigChannel>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000be6:	f000 f8bb 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000bea:	4803      	ldr	r0, [pc, #12]	; (8000bf8 <MX_TIM3_Init+0xe4>)
 8000bec:	f000 f9e6 	bl	8000fbc <HAL_TIM_MspPostInit>

}
 8000bf0:	bf00      	nop
 8000bf2:	3738      	adds	r7, #56	; 0x38
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20000138 	.word	0x20000138
 8000bfc:	40000400 	.word	0x40000400

08000c00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c04:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <MX_USART2_UART_Init+0x4c>)
 8000c06:	4a12      	ldr	r2, [pc, #72]	; (8000c50 <MX_USART2_UART_Init+0x50>)
 8000c08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000c0a:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <MX_USART2_UART_Init+0x4c>)
 8000c0c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000c10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c12:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <MX_USART2_UART_Init+0x4c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c18:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <MX_USART2_UART_Init+0x4c>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <MX_USART2_UART_Init+0x4c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c24:	4b09      	ldr	r3, [pc, #36]	; (8000c4c <MX_USART2_UART_Init+0x4c>)
 8000c26:	220c      	movs	r2, #12
 8000c28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c2a:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <MX_USART2_UART_Init+0x4c>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c30:	4b06      	ldr	r3, [pc, #24]	; (8000c4c <MX_USART2_UART_Init+0x4c>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c36:	4805      	ldr	r0, [pc, #20]	; (8000c4c <MX_USART2_UART_Init+0x4c>)
 8000c38:	f002 fa6a 	bl	8003110 <HAL_UART_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c42:	f000 f88d 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	200001c8 	.word	0x200001c8
 8000c50:	40004400 	.word	0x40004400

08000c54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5a:	f107 0308 	add.w	r3, r7, #8
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	605a      	str	r2, [r3, #4]
 8000c64:	609a      	str	r2, [r3, #8]
 8000c66:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c68:	4b34      	ldr	r3, [pc, #208]	; (8000d3c <MX_GPIO_Init+0xe8>)
 8000c6a:	699b      	ldr	r3, [r3, #24]
 8000c6c:	4a33      	ldr	r2, [pc, #204]	; (8000d3c <MX_GPIO_Init+0xe8>)
 8000c6e:	f043 0304 	orr.w	r3, r3, #4
 8000c72:	6193      	str	r3, [r2, #24]
 8000c74:	4b31      	ldr	r3, [pc, #196]	; (8000d3c <MX_GPIO_Init+0xe8>)
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	f003 0304 	and.w	r3, r3, #4
 8000c7c:	607b      	str	r3, [r7, #4]
 8000c7e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c80:	4b2e      	ldr	r3, [pc, #184]	; (8000d3c <MX_GPIO_Init+0xe8>)
 8000c82:	699b      	ldr	r3, [r3, #24]
 8000c84:	4a2d      	ldr	r2, [pc, #180]	; (8000d3c <MX_GPIO_Init+0xe8>)
 8000c86:	f043 0308 	orr.w	r3, r3, #8
 8000c8a:	6193      	str	r3, [r2, #24]
 8000c8c:	4b2b      	ldr	r3, [pc, #172]	; (8000d3c <MX_GPIO_Init+0xe8>)
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	f003 0308 	and.w	r3, r3, #8
 8000c94:	603b      	str	r3, [r7, #0]
 8000c96:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D3_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8000c9e:	4828      	ldr	r0, [pc, #160]	; (8000d40 <MX_GPIO_Init+0xec>)
 8000ca0:	f000 fe8d 	bl	80019be <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_Pin|D2_Pin, GPIO_PIN_RESET);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8000caa:	4826      	ldr	r0, [pc, #152]	; (8000d44 <MX_GPIO_Init+0xf0>)
 8000cac:	f000 fe87 	bl	80019be <HAL_GPIO_WritePin>

  /*Configure GPIO pin : A0_Pin */
  GPIO_InitStruct.Pin = A0_Pin;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A0_GPIO_Port, &GPIO_InitStruct);
 8000cbc:	f107 0308 	add.w	r3, r7, #8
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4820      	ldr	r0, [pc, #128]	; (8000d44 <MX_GPIO_Init+0xf0>)
 8000cc4:	f000 fce0 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin A2_Pin */
  GPIO_InitStruct.Pin = A1_Pin|A2_Pin;
 8000cc8:	2312      	movs	r3, #18
 8000cca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd4:	f107 0308 	add.w	r3, r7, #8
 8000cd8:	4619      	mov	r1, r3
 8000cda:	481a      	ldr	r0, [pc, #104]	; (8000d44 <MX_GPIO_Init+0xf0>)
 8000cdc:	f000 fcd4 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_Pin */
  GPIO_InitStruct.Pin = A3_Pin;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 8000cec:	f107 0308 	add.w	r3, r7, #8
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4813      	ldr	r0, [pc, #76]	; (8000d40 <MX_GPIO_Init+0xec>)
 8000cf4:	f000 fcc8 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D3_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D3_Pin|D5_Pin|D4_Pin;
 8000cf8:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000cfc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d06:	2302      	movs	r3, #2
 8000d08:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d0a:	f107 0308 	add.w	r3, r7, #8
 8000d0e:	4619      	mov	r1, r3
 8000d10:	480b      	ldr	r0, [pc, #44]	; (8000d40 <MX_GPIO_Init+0xec>)
 8000d12:	f000 fcb9 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin;
 8000d16:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000d1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d24:	2302      	movs	r3, #2
 8000d26:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d28:	f107 0308 	add.w	r3, r7, #8
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4805      	ldr	r0, [pc, #20]	; (8000d44 <MX_GPIO_Init+0xf0>)
 8000d30:	f000 fcaa 	bl	8001688 <HAL_GPIO_Init>

}
 8000d34:	bf00      	nop
 8000d36:	3718      	adds	r7, #24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40021000 	.word	0x40021000
 8000d40:	40010c00 	.word	0x40010c00
 8000d44:	40010800 	.word	0x40010800

08000d48 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
	timerRun();
 8000d50:	f000 f860 	bl	8000e14 <timerRun>

	getKeyInput();
 8000d54:	f7ff fa38 	bl	80001c8 <getKeyInput>
}
 8000d58:	bf00      	nop
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d64:	b672      	cpsid	i
}
 8000d66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d68:	e7fe      	b.n	8000d68 <Error_Handler+0x8>
	...

08000d6c <setTimer1>:

int timer5_flag = 0;
int timer5_counter = 0;


void setTimer1(int duration) {
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TICK;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	4a08      	ldr	r2, [pc, #32]	; (8000d98 <setTimer1+0x2c>)
 8000d78:	fb82 1203 	smull	r1, r2, r2, r3
 8000d7c:	1092      	asrs	r2, r2, #2
 8000d7e:	17db      	asrs	r3, r3, #31
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	4a06      	ldr	r2, [pc, #24]	; (8000d9c <setTimer1+0x30>)
 8000d84:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000d86:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <setTimer1+0x34>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
}
 8000d8c:	bf00      	nop
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bc80      	pop	{r7}
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	66666667 	.word	0x66666667
 8000d9c:	200000c0 	.word	0x200000c0
 8000da0:	200000bc 	.word	0x200000bc

08000da4 <setTimer2>:
void setTimer2(int duration) {
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TICK;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4a08      	ldr	r2, [pc, #32]	; (8000dd0 <setTimer2+0x2c>)
 8000db0:	fb82 1203 	smull	r1, r2, r2, r3
 8000db4:	1092      	asrs	r2, r2, #2
 8000db6:	17db      	asrs	r3, r3, #31
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	4a06      	ldr	r2, [pc, #24]	; (8000dd4 <setTimer2+0x30>)
 8000dbc:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000dbe:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <setTimer2+0x34>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
}
 8000dc4:	bf00      	nop
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bc80      	pop	{r7}
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	66666667 	.word	0x66666667
 8000dd4:	200000c8 	.word	0x200000c8
 8000dd8:	200000c4 	.word	0x200000c4

08000ddc <setTimer5>:
void setTimer4(int duration) {
	timer4_counter = duration/TICK;
	timer4_flag = 0;
}

void setTimer5(int duration) {
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
	timer5_counter = duration/TICK;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4a08      	ldr	r2, [pc, #32]	; (8000e08 <setTimer5+0x2c>)
 8000de8:	fb82 1203 	smull	r1, r2, r2, r3
 8000dec:	1092      	asrs	r2, r2, #2
 8000dee:	17db      	asrs	r3, r3, #31
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	4a06      	ldr	r2, [pc, #24]	; (8000e0c <setTimer5+0x30>)
 8000df4:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 8000df6:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <setTimer5+0x34>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bc80      	pop	{r7}
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	66666667 	.word	0x66666667
 8000e0c:	200000e0 	.word	0x200000e0
 8000e10:	200000dc 	.word	0x200000dc

08000e14 <timerRun>:

void timerRun() {
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
	if(timer1_counter > 0) {
 8000e18:	4b29      	ldr	r3, [pc, #164]	; (8000ec0 <timerRun+0xac>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	dd0b      	ble.n	8000e38 <timerRun+0x24>
		timer1_counter--;
 8000e20:	4b27      	ldr	r3, [pc, #156]	; (8000ec0 <timerRun+0xac>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	3b01      	subs	r3, #1
 8000e26:	4a26      	ldr	r2, [pc, #152]	; (8000ec0 <timerRun+0xac>)
 8000e28:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 8000e2a:	4b25      	ldr	r3, [pc, #148]	; (8000ec0 <timerRun+0xac>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	dc02      	bgt.n	8000e38 <timerRun+0x24>
			timer1_flag = 1;
 8000e32:	4b24      	ldr	r3, [pc, #144]	; (8000ec4 <timerRun+0xb0>)
 8000e34:	2201      	movs	r2, #1
 8000e36:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0) {
 8000e38:	4b23      	ldr	r3, [pc, #140]	; (8000ec8 <timerRun+0xb4>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	dd0b      	ble.n	8000e58 <timerRun+0x44>
		timer2_counter--;
 8000e40:	4b21      	ldr	r3, [pc, #132]	; (8000ec8 <timerRun+0xb4>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	3b01      	subs	r3, #1
 8000e46:	4a20      	ldr	r2, [pc, #128]	; (8000ec8 <timerRun+0xb4>)
 8000e48:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0) {
 8000e4a:	4b1f      	ldr	r3, [pc, #124]	; (8000ec8 <timerRun+0xb4>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	dc02      	bgt.n	8000e58 <timerRun+0x44>
			timer2_flag = 1;
 8000e52:	4b1e      	ldr	r3, [pc, #120]	; (8000ecc <timerRun+0xb8>)
 8000e54:	2201      	movs	r2, #1
 8000e56:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer3_counter > 0) {
 8000e58:	4b1d      	ldr	r3, [pc, #116]	; (8000ed0 <timerRun+0xbc>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	dd0b      	ble.n	8000e78 <timerRun+0x64>
		timer3_counter--;
 8000e60:	4b1b      	ldr	r3, [pc, #108]	; (8000ed0 <timerRun+0xbc>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	3b01      	subs	r3, #1
 8000e66:	4a1a      	ldr	r2, [pc, #104]	; (8000ed0 <timerRun+0xbc>)
 8000e68:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0) {
 8000e6a:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <timerRun+0xbc>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	dc02      	bgt.n	8000e78 <timerRun+0x64>
			timer3_flag = 1;
 8000e72:	4b18      	ldr	r3, [pc, #96]	; (8000ed4 <timerRun+0xc0>)
 8000e74:	2201      	movs	r2, #1
 8000e76:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer4_counter > 0) {
 8000e78:	4b17      	ldr	r3, [pc, #92]	; (8000ed8 <timerRun+0xc4>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	dd0b      	ble.n	8000e98 <timerRun+0x84>
		timer4_counter--;
 8000e80:	4b15      	ldr	r3, [pc, #84]	; (8000ed8 <timerRun+0xc4>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	3b01      	subs	r3, #1
 8000e86:	4a14      	ldr	r2, [pc, #80]	; (8000ed8 <timerRun+0xc4>)
 8000e88:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0) {
 8000e8a:	4b13      	ldr	r3, [pc, #76]	; (8000ed8 <timerRun+0xc4>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	dc02      	bgt.n	8000e98 <timerRun+0x84>
			timer4_flag = 1;
 8000e92:	4b12      	ldr	r3, [pc, #72]	; (8000edc <timerRun+0xc8>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer5_counter > 0) {
 8000e98:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <timerRun+0xcc>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	dd0b      	ble.n	8000eb8 <timerRun+0xa4>
		timer5_counter--;
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	; (8000ee0 <timerRun+0xcc>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	3b01      	subs	r3, #1
 8000ea6:	4a0e      	ldr	r2, [pc, #56]	; (8000ee0 <timerRun+0xcc>)
 8000ea8:	6013      	str	r3, [r2, #0]
		if (timer5_counter <= 0) {
 8000eaa:	4b0d      	ldr	r3, [pc, #52]	; (8000ee0 <timerRun+0xcc>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	dc02      	bgt.n	8000eb8 <timerRun+0xa4>
			timer5_flag = 1;
 8000eb2:	4b0c      	ldr	r3, [pc, #48]	; (8000ee4 <timerRun+0xd0>)
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	200000c0 	.word	0x200000c0
 8000ec4:	200000bc 	.word	0x200000bc
 8000ec8:	200000c8 	.word	0x200000c8
 8000ecc:	200000c4 	.word	0x200000c4
 8000ed0:	200000d0 	.word	0x200000d0
 8000ed4:	200000cc 	.word	0x200000cc
 8000ed8:	200000d8 	.word	0x200000d8
 8000edc:	200000d4 	.word	0x200000d4
 8000ee0:	200000e0 	.word	0x200000e0
 8000ee4:	200000dc 	.word	0x200000dc

08000ee8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <HAL_MspInit+0x5c>)
 8000ef0:	699b      	ldr	r3, [r3, #24]
 8000ef2:	4a14      	ldr	r2, [pc, #80]	; (8000f44 <HAL_MspInit+0x5c>)
 8000ef4:	f043 0301 	orr.w	r3, r3, #1
 8000ef8:	6193      	str	r3, [r2, #24]
 8000efa:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <HAL_MspInit+0x5c>)
 8000efc:	699b      	ldr	r3, [r3, #24]
 8000efe:	f003 0301 	and.w	r3, r3, #1
 8000f02:	60bb      	str	r3, [r7, #8]
 8000f04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f06:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <HAL_MspInit+0x5c>)
 8000f08:	69db      	ldr	r3, [r3, #28]
 8000f0a:	4a0e      	ldr	r2, [pc, #56]	; (8000f44 <HAL_MspInit+0x5c>)
 8000f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f10:	61d3      	str	r3, [r2, #28]
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <HAL_MspInit+0x5c>)
 8000f14:	69db      	ldr	r3, [r3, #28]
 8000f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f1a:	607b      	str	r3, [r7, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f1e:	4b0a      	ldr	r3, [pc, #40]	; (8000f48 <HAL_MspInit+0x60>)
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	4a04      	ldr	r2, [pc, #16]	; (8000f48 <HAL_MspInit+0x60>)
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f3a:	bf00      	nop
 8000f3c:	3714      	adds	r7, #20
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bc80      	pop	{r7}
 8000f42:	4770      	bx	lr
 8000f44:	40021000 	.word	0x40021000
 8000f48:	40010000 	.word	0x40010000

08000f4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f5c:	d114      	bne.n	8000f88 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f5e:	4b15      	ldr	r3, [pc, #84]	; (8000fb4 <HAL_TIM_Base_MspInit+0x68>)
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	4a14      	ldr	r2, [pc, #80]	; (8000fb4 <HAL_TIM_Base_MspInit+0x68>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	61d3      	str	r3, [r2, #28]
 8000f6a:	4b12      	ldr	r3, [pc, #72]	; (8000fb4 <HAL_TIM_Base_MspInit+0x68>)
 8000f6c:	69db      	ldr	r3, [r3, #28]
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2100      	movs	r1, #0
 8000f7a:	201c      	movs	r0, #28
 8000f7c:	f000 fa9d 	bl	80014ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f80:	201c      	movs	r0, #28
 8000f82:	f000 fab6 	bl	80014f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f86:	e010      	b.n	8000faa <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a0a      	ldr	r2, [pc, #40]	; (8000fb8 <HAL_TIM_Base_MspInit+0x6c>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d10b      	bne.n	8000faa <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f92:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <HAL_TIM_Base_MspInit+0x68>)
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	4a07      	ldr	r2, [pc, #28]	; (8000fb4 <HAL_TIM_Base_MspInit+0x68>)
 8000f98:	f043 0302 	orr.w	r3, r3, #2
 8000f9c:	61d3      	str	r3, [r2, #28]
 8000f9e:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <HAL_TIM_Base_MspInit+0x68>)
 8000fa0:	69db      	ldr	r3, [r3, #28]
 8000fa2:	f003 0302 	and.w	r3, r3, #2
 8000fa6:	60bb      	str	r3, [r7, #8]
 8000fa8:	68bb      	ldr	r3, [r7, #8]
}
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40021000 	.word	0x40021000
 8000fb8:	40000400 	.word	0x40000400

08000fbc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b088      	sub	sp, #32
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc4:	f107 0310 	add.w	r3, r7, #16
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a0f      	ldr	r2, [pc, #60]	; (8001014 <HAL_TIM_MspPostInit+0x58>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d117      	bne.n	800100c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fdc:	4b0e      	ldr	r3, [pc, #56]	; (8001018 <HAL_TIM_MspPostInit+0x5c>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	4a0d      	ldr	r2, [pc, #52]	; (8001018 <HAL_TIM_MspPostInit+0x5c>)
 8000fe2:	f043 0304 	orr.w	r3, r3, #4
 8000fe6:	6193      	str	r3, [r2, #24]
 8000fe8:	4b0b      	ldr	r3, [pc, #44]	; (8001018 <HAL_TIM_MspPostInit+0x5c>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	f003 0304 	and.w	r3, r3, #4
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ff4:	2340      	movs	r3, #64	; 0x40
 8000ff6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	4619      	mov	r1, r3
 8001006:	4805      	ldr	r0, [pc, #20]	; (800101c <HAL_TIM_MspPostInit+0x60>)
 8001008:	f000 fb3e 	bl	8001688 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800100c:	bf00      	nop
 800100e:	3720      	adds	r7, #32
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40000400 	.word	0x40000400
 8001018:	40021000 	.word	0x40021000
 800101c:	40010800 	.word	0x40010800

08001020 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001028:	f107 0310 	add.w	r3, r7, #16
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a1f      	ldr	r2, [pc, #124]	; (80010b8 <HAL_UART_MspInit+0x98>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d137      	bne.n	80010b0 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001040:	4b1e      	ldr	r3, [pc, #120]	; (80010bc <HAL_UART_MspInit+0x9c>)
 8001042:	69db      	ldr	r3, [r3, #28]
 8001044:	4a1d      	ldr	r2, [pc, #116]	; (80010bc <HAL_UART_MspInit+0x9c>)
 8001046:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800104a:	61d3      	str	r3, [r2, #28]
 800104c:	4b1b      	ldr	r3, [pc, #108]	; (80010bc <HAL_UART_MspInit+0x9c>)
 800104e:	69db      	ldr	r3, [r3, #28]
 8001050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001058:	4b18      	ldr	r3, [pc, #96]	; (80010bc <HAL_UART_MspInit+0x9c>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	4a17      	ldr	r2, [pc, #92]	; (80010bc <HAL_UART_MspInit+0x9c>)
 800105e:	f043 0304 	orr.w	r3, r3, #4
 8001062:	6193      	str	r3, [r2, #24]
 8001064:	4b15      	ldr	r3, [pc, #84]	; (80010bc <HAL_UART_MspInit+0x9c>)
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	f003 0304 	and.w	r3, r3, #4
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001070:	2304      	movs	r3, #4
 8001072:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001074:	2302      	movs	r3, #2
 8001076:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107c:	f107 0310 	add.w	r3, r7, #16
 8001080:	4619      	mov	r1, r3
 8001082:	480f      	ldr	r0, [pc, #60]	; (80010c0 <HAL_UART_MspInit+0xa0>)
 8001084:	f000 fb00 	bl	8001688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001088:	2308      	movs	r3, #8
 800108a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001094:	f107 0310 	add.w	r3, r7, #16
 8001098:	4619      	mov	r1, r3
 800109a:	4809      	ldr	r0, [pc, #36]	; (80010c0 <HAL_UART_MspInit+0xa0>)
 800109c:	f000 faf4 	bl	8001688 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010a0:	2200      	movs	r2, #0
 80010a2:	2100      	movs	r1, #0
 80010a4:	2026      	movs	r0, #38	; 0x26
 80010a6:	f000 fa08 	bl	80014ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010aa:	2026      	movs	r0, #38	; 0x26
 80010ac:	f000 fa21 	bl	80014f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010b0:	bf00      	nop
 80010b2:	3720      	adds	r7, #32
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40004400 	.word	0x40004400
 80010bc:	40021000 	.word	0x40021000
 80010c0:	40010800 	.word	0x40010800

080010c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <NMI_Handler+0x4>

080010ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ca:	b480      	push	{r7}
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ce:	e7fe      	b.n	80010ce <HardFault_Handler+0x4>

080010d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010d4:	e7fe      	b.n	80010d4 <MemManage_Handler+0x4>

080010d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010d6:	b480      	push	{r7}
 80010d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010da:	e7fe      	b.n	80010da <BusFault_Handler+0x4>

080010dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010e0:	e7fe      	b.n	80010e0 <UsageFault_Handler+0x4>

080010e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010e2:	b480      	push	{r7}
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bc80      	pop	{r7}
 80010ec:	4770      	bx	lr

080010ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ee:	b480      	push	{r7}
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bc80      	pop	{r7}
 80010f8:	4770      	bx	lr

080010fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010fa:	b480      	push	{r7}
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	bc80      	pop	{r7}
 8001104:	4770      	bx	lr

08001106 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800110a:	f000 f8bf 	bl	800128c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001118:	4802      	ldr	r0, [pc, #8]	; (8001124 <TIM2_IRQHandler+0x10>)
 800111a:	f001 fa37 	bl	800258c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000180 	.word	0x20000180

08001128 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800112c:	4802      	ldr	r0, [pc, #8]	; (8001138 <USART2_IRQHandler+0x10>)
 800112e:	f002 f8ff 	bl	8003330 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	200001c8 	.word	0x200001c8

0800113c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001144:	4a14      	ldr	r2, [pc, #80]	; (8001198 <_sbrk+0x5c>)
 8001146:	4b15      	ldr	r3, [pc, #84]	; (800119c <_sbrk+0x60>)
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001150:	4b13      	ldr	r3, [pc, #76]	; (80011a0 <_sbrk+0x64>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d102      	bne.n	800115e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001158:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <_sbrk+0x64>)
 800115a:	4a12      	ldr	r2, [pc, #72]	; (80011a4 <_sbrk+0x68>)
 800115c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800115e:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <_sbrk+0x64>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4413      	add	r3, r2
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	429a      	cmp	r2, r3
 800116a:	d207      	bcs.n	800117c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800116c:	f002 fd08 	bl	8003b80 <__errno>
 8001170:	4603      	mov	r3, r0
 8001172:	220c      	movs	r2, #12
 8001174:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001176:	f04f 33ff 	mov.w	r3, #4294967295
 800117a:	e009      	b.n	8001190 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800117c:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <_sbrk+0x64>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001182:	4b07      	ldr	r3, [pc, #28]	; (80011a0 <_sbrk+0x64>)
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4413      	add	r3, r2
 800118a:	4a05      	ldr	r2, [pc, #20]	; (80011a0 <_sbrk+0x64>)
 800118c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800118e:	68fb      	ldr	r3, [r7, #12]
}
 8001190:	4618      	mov	r0, r3
 8001192:	3718      	adds	r7, #24
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20005000 	.word	0x20005000
 800119c:	00000400 	.word	0x00000400
 80011a0:	200000e4 	.word	0x200000e4
 80011a4:	20000220 	.word	0x20000220

080011a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr

080011b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011b4:	480c      	ldr	r0, [pc, #48]	; (80011e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011b6:	490d      	ldr	r1, [pc, #52]	; (80011ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011b8:	4a0d      	ldr	r2, [pc, #52]	; (80011f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011bc:	e002      	b.n	80011c4 <LoopCopyDataInit>

080011be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011c2:	3304      	adds	r3, #4

080011c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011c8:	d3f9      	bcc.n	80011be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ca:	4a0a      	ldr	r2, [pc, #40]	; (80011f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011cc:	4c0a      	ldr	r4, [pc, #40]	; (80011f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011d0:	e001      	b.n	80011d6 <LoopFillZerobss>

080011d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011d4:	3204      	adds	r2, #4

080011d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011d8:	d3fb      	bcc.n	80011d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80011da:	f7ff ffe5 	bl	80011a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011de:	f002 fcd5 	bl	8003b8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011e2:	f7ff fb9d 	bl	8000920 <main>
  bx lr
 80011e6:	4770      	bx	lr
  ldr r0, =_sdata
 80011e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011ec:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80011f0:	080044d8 	.word	0x080044d8
  ldr r2, =_sbss
 80011f4:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80011f8:	20000220 	.word	0x20000220

080011fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011fc:	e7fe      	b.n	80011fc <ADC1_2_IRQHandler>
	...

08001200 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <HAL_Init+0x28>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a07      	ldr	r2, [pc, #28]	; (8001228 <HAL_Init+0x28>)
 800120a:	f043 0310 	orr.w	r3, r3, #16
 800120e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001210:	2003      	movs	r0, #3
 8001212:	f000 f947 	bl	80014a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001216:	200f      	movs	r0, #15
 8001218:	f000 f808 	bl	800122c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800121c:	f7ff fe64 	bl	8000ee8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40022000 	.word	0x40022000

0800122c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001234:	4b12      	ldr	r3, [pc, #72]	; (8001280 <HAL_InitTick+0x54>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b12      	ldr	r3, [pc, #72]	; (8001284 <HAL_InitTick+0x58>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	4619      	mov	r1, r3
 800123e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001242:	fbb3 f3f1 	udiv	r3, r3, r1
 8001246:	fbb2 f3f3 	udiv	r3, r2, r3
 800124a:	4618      	mov	r0, r3
 800124c:	f000 f95f 	bl	800150e <HAL_SYSTICK_Config>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e00e      	b.n	8001278 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2b0f      	cmp	r3, #15
 800125e:	d80a      	bhi.n	8001276 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001260:	2200      	movs	r2, #0
 8001262:	6879      	ldr	r1, [r7, #4]
 8001264:	f04f 30ff 	mov.w	r0, #4294967295
 8001268:	f000 f927 	bl	80014ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800126c:	4a06      	ldr	r2, [pc, #24]	; (8001288 <HAL_InitTick+0x5c>)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001272:	2300      	movs	r3, #0
 8001274:	e000      	b.n	8001278 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
}
 8001278:	4618      	mov	r0, r3
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000014 	.word	0x20000014
 8001284:	2000001c 	.word	0x2000001c
 8001288:	20000018 	.word	0x20000018

0800128c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001290:	4b05      	ldr	r3, [pc, #20]	; (80012a8 <HAL_IncTick+0x1c>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	461a      	mov	r2, r3
 8001296:	4b05      	ldr	r3, [pc, #20]	; (80012ac <HAL_IncTick+0x20>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4413      	add	r3, r2
 800129c:	4a03      	ldr	r2, [pc, #12]	; (80012ac <HAL_IncTick+0x20>)
 800129e:	6013      	str	r3, [r2, #0]
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr
 80012a8:	2000001c 	.word	0x2000001c
 80012ac:	2000020c 	.word	0x2000020c

080012b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  return uwTick;
 80012b4:	4b02      	ldr	r3, [pc, #8]	; (80012c0 <HAL_GetTick+0x10>)
 80012b6:	681b      	ldr	r3, [r3, #0]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr
 80012c0:	2000020c 	.word	0x2000020c

080012c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012cc:	f7ff fff0 	bl	80012b0 <HAL_GetTick>
 80012d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012dc:	d005      	beq.n	80012ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012de:	4b0a      	ldr	r3, [pc, #40]	; (8001308 <HAL_Delay+0x44>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	461a      	mov	r2, r3
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	4413      	add	r3, r2
 80012e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012ea:	bf00      	nop
 80012ec:	f7ff ffe0 	bl	80012b0 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	68fa      	ldr	r2, [r7, #12]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d8f7      	bhi.n	80012ec <HAL_Delay+0x28>
  {
  }
}
 80012fc:	bf00      	nop
 80012fe:	bf00      	nop
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	2000001c 	.word	0x2000001c

0800130c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130c:	b480      	push	{r7}
 800130e:	b085      	sub	sp, #20
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800131c:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <__NVIC_SetPriorityGrouping+0x44>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001322:	68ba      	ldr	r2, [r7, #8]
 8001324:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001328:	4013      	ands	r3, r2
 800132a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001334:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001338:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800133c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800133e:	4a04      	ldr	r2, [pc, #16]	; (8001350 <__NVIC_SetPriorityGrouping+0x44>)
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	60d3      	str	r3, [r2, #12]
}
 8001344:	bf00      	nop
 8001346:	3714      	adds	r7, #20
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001358:	4b04      	ldr	r3, [pc, #16]	; (800136c <__NVIC_GetPriorityGrouping+0x18>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	0a1b      	lsrs	r3, r3, #8
 800135e:	f003 0307 	and.w	r3, r3, #7
}
 8001362:	4618      	mov	r0, r3
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800137a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137e:	2b00      	cmp	r3, #0
 8001380:	db0b      	blt.n	800139a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	f003 021f 	and.w	r2, r3, #31
 8001388:	4906      	ldr	r1, [pc, #24]	; (80013a4 <__NVIC_EnableIRQ+0x34>)
 800138a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138e:	095b      	lsrs	r3, r3, #5
 8001390:	2001      	movs	r0, #1
 8001392:	fa00 f202 	lsl.w	r2, r0, r2
 8001396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800139a:	bf00      	nop
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr
 80013a4:	e000e100 	.word	0xe000e100

080013a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	6039      	str	r1, [r7, #0]
 80013b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	db0a      	blt.n	80013d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	490c      	ldr	r1, [pc, #48]	; (80013f4 <__NVIC_SetPriority+0x4c>)
 80013c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c6:	0112      	lsls	r2, r2, #4
 80013c8:	b2d2      	uxtb	r2, r2
 80013ca:	440b      	add	r3, r1
 80013cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013d0:	e00a      	b.n	80013e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4908      	ldr	r1, [pc, #32]	; (80013f8 <__NVIC_SetPriority+0x50>)
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	f003 030f 	and.w	r3, r3, #15
 80013de:	3b04      	subs	r3, #4
 80013e0:	0112      	lsls	r2, r2, #4
 80013e2:	b2d2      	uxtb	r2, r2
 80013e4:	440b      	add	r3, r1
 80013e6:	761a      	strb	r2, [r3, #24]
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	e000e100 	.word	0xe000e100
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b089      	sub	sp, #36	; 0x24
 8001400:	af00      	add	r7, sp, #0
 8001402:	60f8      	str	r0, [r7, #12]
 8001404:	60b9      	str	r1, [r7, #8]
 8001406:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	f1c3 0307 	rsb	r3, r3, #7
 8001416:	2b04      	cmp	r3, #4
 8001418:	bf28      	it	cs
 800141a:	2304      	movcs	r3, #4
 800141c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	3304      	adds	r3, #4
 8001422:	2b06      	cmp	r3, #6
 8001424:	d902      	bls.n	800142c <NVIC_EncodePriority+0x30>
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	3b03      	subs	r3, #3
 800142a:	e000      	b.n	800142e <NVIC_EncodePriority+0x32>
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001430:	f04f 32ff 	mov.w	r2, #4294967295
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43da      	mvns	r2, r3
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	401a      	ands	r2, r3
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001444:	f04f 31ff 	mov.w	r1, #4294967295
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	fa01 f303 	lsl.w	r3, r1, r3
 800144e:	43d9      	mvns	r1, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001454:	4313      	orrs	r3, r2
         );
}
 8001456:	4618      	mov	r0, r3
 8001458:	3724      	adds	r7, #36	; 0x24
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	3b01      	subs	r3, #1
 800146c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001470:	d301      	bcc.n	8001476 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001472:	2301      	movs	r3, #1
 8001474:	e00f      	b.n	8001496 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001476:	4a0a      	ldr	r2, [pc, #40]	; (80014a0 <SysTick_Config+0x40>)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3b01      	subs	r3, #1
 800147c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800147e:	210f      	movs	r1, #15
 8001480:	f04f 30ff 	mov.w	r0, #4294967295
 8001484:	f7ff ff90 	bl	80013a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001488:	4b05      	ldr	r3, [pc, #20]	; (80014a0 <SysTick_Config+0x40>)
 800148a:	2200      	movs	r2, #0
 800148c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800148e:	4b04      	ldr	r3, [pc, #16]	; (80014a0 <SysTick_Config+0x40>)
 8001490:	2207      	movs	r2, #7
 8001492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	e000e010 	.word	0xe000e010

080014a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff ff2d 	bl	800130c <__NVIC_SetPriorityGrouping>
}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b086      	sub	sp, #24
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4603      	mov	r3, r0
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
 80014c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014c8:	2300      	movs	r3, #0
 80014ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014cc:	f7ff ff42 	bl	8001354 <__NVIC_GetPriorityGrouping>
 80014d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	68b9      	ldr	r1, [r7, #8]
 80014d6:	6978      	ldr	r0, [r7, #20]
 80014d8:	f7ff ff90 	bl	80013fc <NVIC_EncodePriority>
 80014dc:	4602      	mov	r2, r0
 80014de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e2:	4611      	mov	r1, r2
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff ff5f 	bl	80013a8 <__NVIC_SetPriority>
}
 80014ea:	bf00      	nop
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b082      	sub	sp, #8
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	4603      	mov	r3, r0
 80014fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff ff35 	bl	8001370 <__NVIC_EnableIRQ>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ffa2 	bl	8001460 <SysTick_Config>
 800151c:	4603      	mov	r3, r0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001526:	b480      	push	{r7}
 8001528:	b085      	sub	sp, #20
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800152e:	2300      	movs	r3, #0
 8001530:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001538:	2b02      	cmp	r3, #2
 800153a:	d008      	beq.n	800154e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2204      	movs	r2, #4
 8001540:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2200      	movs	r2, #0
 8001546:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e020      	b.n	8001590 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f022 020e 	bic.w	r2, r2, #14
 800155c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f022 0201 	bic.w	r2, r2, #1
 800156c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001576:	2101      	movs	r1, #1
 8001578:	fa01 f202 	lsl.w	r2, r1, r2
 800157c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2201      	movs	r2, #1
 8001582:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800158e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr
	...

0800159c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015a4:	2300      	movs	r3, #0
 80015a6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d005      	beq.n	80015be <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2204      	movs	r2, #4
 80015b6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	e051      	b.n	8001662 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f022 020e 	bic.w	r2, r2, #14
 80015cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f022 0201 	bic.w	r2, r2, #1
 80015dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a22      	ldr	r2, [pc, #136]	; (800166c <HAL_DMA_Abort_IT+0xd0>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d029      	beq.n	800163c <HAL_DMA_Abort_IT+0xa0>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a20      	ldr	r2, [pc, #128]	; (8001670 <HAL_DMA_Abort_IT+0xd4>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d022      	beq.n	8001638 <HAL_DMA_Abort_IT+0x9c>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a1f      	ldr	r2, [pc, #124]	; (8001674 <HAL_DMA_Abort_IT+0xd8>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d01a      	beq.n	8001632 <HAL_DMA_Abort_IT+0x96>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a1d      	ldr	r2, [pc, #116]	; (8001678 <HAL_DMA_Abort_IT+0xdc>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d012      	beq.n	800162c <HAL_DMA_Abort_IT+0x90>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a1c      	ldr	r2, [pc, #112]	; (800167c <HAL_DMA_Abort_IT+0xe0>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d00a      	beq.n	8001626 <HAL_DMA_Abort_IT+0x8a>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a1a      	ldr	r2, [pc, #104]	; (8001680 <HAL_DMA_Abort_IT+0xe4>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d102      	bne.n	8001620 <HAL_DMA_Abort_IT+0x84>
 800161a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800161e:	e00e      	b.n	800163e <HAL_DMA_Abort_IT+0xa2>
 8001620:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001624:	e00b      	b.n	800163e <HAL_DMA_Abort_IT+0xa2>
 8001626:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800162a:	e008      	b.n	800163e <HAL_DMA_Abort_IT+0xa2>
 800162c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001630:	e005      	b.n	800163e <HAL_DMA_Abort_IT+0xa2>
 8001632:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001636:	e002      	b.n	800163e <HAL_DMA_Abort_IT+0xa2>
 8001638:	2310      	movs	r3, #16
 800163a:	e000      	b.n	800163e <HAL_DMA_Abort_IT+0xa2>
 800163c:	2301      	movs	r3, #1
 800163e:	4a11      	ldr	r2, [pc, #68]	; (8001684 <HAL_DMA_Abort_IT+0xe8>)
 8001640:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2201      	movs	r2, #1
 8001646:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2200      	movs	r2, #0
 800164e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	4798      	blx	r3
    } 
  }
  return status;
 8001662:	7bfb      	ldrb	r3, [r7, #15]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3710      	adds	r7, #16
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40020008 	.word	0x40020008
 8001670:	4002001c 	.word	0x4002001c
 8001674:	40020030 	.word	0x40020030
 8001678:	40020044 	.word	0x40020044
 800167c:	40020058 	.word	0x40020058
 8001680:	4002006c 	.word	0x4002006c
 8001684:	40020000 	.word	0x40020000

08001688 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001688:	b480      	push	{r7}
 800168a:	b08b      	sub	sp, #44	; 0x2c
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001692:	2300      	movs	r3, #0
 8001694:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001696:	2300      	movs	r3, #0
 8001698:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800169a:	e169      	b.n	8001970 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800169c:	2201      	movs	r2, #1
 800169e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	69fa      	ldr	r2, [r7, #28]
 80016ac:	4013      	ands	r3, r2
 80016ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	f040 8158 	bne.w	800196a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	4a9a      	ldr	r2, [pc, #616]	; (8001928 <HAL_GPIO_Init+0x2a0>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d05e      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
 80016c4:	4a98      	ldr	r2, [pc, #608]	; (8001928 <HAL_GPIO_Init+0x2a0>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d875      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 80016ca:	4a98      	ldr	r2, [pc, #608]	; (800192c <HAL_GPIO_Init+0x2a4>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d058      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
 80016d0:	4a96      	ldr	r2, [pc, #600]	; (800192c <HAL_GPIO_Init+0x2a4>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d86f      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 80016d6:	4a96      	ldr	r2, [pc, #600]	; (8001930 <HAL_GPIO_Init+0x2a8>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d052      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
 80016dc:	4a94      	ldr	r2, [pc, #592]	; (8001930 <HAL_GPIO_Init+0x2a8>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d869      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 80016e2:	4a94      	ldr	r2, [pc, #592]	; (8001934 <HAL_GPIO_Init+0x2ac>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d04c      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
 80016e8:	4a92      	ldr	r2, [pc, #584]	; (8001934 <HAL_GPIO_Init+0x2ac>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d863      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 80016ee:	4a92      	ldr	r2, [pc, #584]	; (8001938 <HAL_GPIO_Init+0x2b0>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d046      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
 80016f4:	4a90      	ldr	r2, [pc, #576]	; (8001938 <HAL_GPIO_Init+0x2b0>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d85d      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 80016fa:	2b12      	cmp	r3, #18
 80016fc:	d82a      	bhi.n	8001754 <HAL_GPIO_Init+0xcc>
 80016fe:	2b12      	cmp	r3, #18
 8001700:	d859      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 8001702:	a201      	add	r2, pc, #4	; (adr r2, 8001708 <HAL_GPIO_Init+0x80>)
 8001704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001708:	08001783 	.word	0x08001783
 800170c:	0800175d 	.word	0x0800175d
 8001710:	0800176f 	.word	0x0800176f
 8001714:	080017b1 	.word	0x080017b1
 8001718:	080017b7 	.word	0x080017b7
 800171c:	080017b7 	.word	0x080017b7
 8001720:	080017b7 	.word	0x080017b7
 8001724:	080017b7 	.word	0x080017b7
 8001728:	080017b7 	.word	0x080017b7
 800172c:	080017b7 	.word	0x080017b7
 8001730:	080017b7 	.word	0x080017b7
 8001734:	080017b7 	.word	0x080017b7
 8001738:	080017b7 	.word	0x080017b7
 800173c:	080017b7 	.word	0x080017b7
 8001740:	080017b7 	.word	0x080017b7
 8001744:	080017b7 	.word	0x080017b7
 8001748:	080017b7 	.word	0x080017b7
 800174c:	08001765 	.word	0x08001765
 8001750:	08001779 	.word	0x08001779
 8001754:	4a79      	ldr	r2, [pc, #484]	; (800193c <HAL_GPIO_Init+0x2b4>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d013      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800175a:	e02c      	b.n	80017b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	623b      	str	r3, [r7, #32]
          break;
 8001762:	e029      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	3304      	adds	r3, #4
 800176a:	623b      	str	r3, [r7, #32]
          break;
 800176c:	e024      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	68db      	ldr	r3, [r3, #12]
 8001772:	3308      	adds	r3, #8
 8001774:	623b      	str	r3, [r7, #32]
          break;
 8001776:	e01f      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	330c      	adds	r3, #12
 800177e:	623b      	str	r3, [r7, #32]
          break;
 8001780:	e01a      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d102      	bne.n	8001790 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800178a:	2304      	movs	r3, #4
 800178c:	623b      	str	r3, [r7, #32]
          break;
 800178e:	e013      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d105      	bne.n	80017a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001798:	2308      	movs	r3, #8
 800179a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	69fa      	ldr	r2, [r7, #28]
 80017a0:	611a      	str	r2, [r3, #16]
          break;
 80017a2:	e009      	b.n	80017b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017a4:	2308      	movs	r3, #8
 80017a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	69fa      	ldr	r2, [r7, #28]
 80017ac:	615a      	str	r2, [r3, #20]
          break;
 80017ae:	e003      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017b0:	2300      	movs	r3, #0
 80017b2:	623b      	str	r3, [r7, #32]
          break;
 80017b4:	e000      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          break;
 80017b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	2bff      	cmp	r3, #255	; 0xff
 80017bc:	d801      	bhi.n	80017c2 <HAL_GPIO_Init+0x13a>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	e001      	b.n	80017c6 <HAL_GPIO_Init+0x13e>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	3304      	adds	r3, #4
 80017c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	2bff      	cmp	r3, #255	; 0xff
 80017cc:	d802      	bhi.n	80017d4 <HAL_GPIO_Init+0x14c>
 80017ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	e002      	b.n	80017da <HAL_GPIO_Init+0x152>
 80017d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d6:	3b08      	subs	r3, #8
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	210f      	movs	r1, #15
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	fa01 f303 	lsl.w	r3, r1, r3
 80017e8:	43db      	mvns	r3, r3
 80017ea:	401a      	ands	r2, r3
 80017ec:	6a39      	ldr	r1, [r7, #32]
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	fa01 f303 	lsl.w	r3, r1, r3
 80017f4:	431a      	orrs	r2, r3
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001802:	2b00      	cmp	r3, #0
 8001804:	f000 80b1 	beq.w	800196a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001808:	4b4d      	ldr	r3, [pc, #308]	; (8001940 <HAL_GPIO_Init+0x2b8>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	4a4c      	ldr	r2, [pc, #304]	; (8001940 <HAL_GPIO_Init+0x2b8>)
 800180e:	f043 0301 	orr.w	r3, r3, #1
 8001812:	6193      	str	r3, [r2, #24]
 8001814:	4b4a      	ldr	r3, [pc, #296]	; (8001940 <HAL_GPIO_Init+0x2b8>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	f003 0301 	and.w	r3, r3, #1
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001820:	4a48      	ldr	r2, [pc, #288]	; (8001944 <HAL_GPIO_Init+0x2bc>)
 8001822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001824:	089b      	lsrs	r3, r3, #2
 8001826:	3302      	adds	r3, #2
 8001828:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800182c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800182e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001830:	f003 0303 	and.w	r3, r3, #3
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	220f      	movs	r2, #15
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	43db      	mvns	r3, r3
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	4013      	ands	r3, r2
 8001842:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a40      	ldr	r2, [pc, #256]	; (8001948 <HAL_GPIO_Init+0x2c0>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d013      	beq.n	8001874 <HAL_GPIO_Init+0x1ec>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a3f      	ldr	r2, [pc, #252]	; (800194c <HAL_GPIO_Init+0x2c4>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d00d      	beq.n	8001870 <HAL_GPIO_Init+0x1e8>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a3e      	ldr	r2, [pc, #248]	; (8001950 <HAL_GPIO_Init+0x2c8>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d007      	beq.n	800186c <HAL_GPIO_Init+0x1e4>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4a3d      	ldr	r2, [pc, #244]	; (8001954 <HAL_GPIO_Init+0x2cc>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d101      	bne.n	8001868 <HAL_GPIO_Init+0x1e0>
 8001864:	2303      	movs	r3, #3
 8001866:	e006      	b.n	8001876 <HAL_GPIO_Init+0x1ee>
 8001868:	2304      	movs	r3, #4
 800186a:	e004      	b.n	8001876 <HAL_GPIO_Init+0x1ee>
 800186c:	2302      	movs	r3, #2
 800186e:	e002      	b.n	8001876 <HAL_GPIO_Init+0x1ee>
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <HAL_GPIO_Init+0x1ee>
 8001874:	2300      	movs	r3, #0
 8001876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001878:	f002 0203 	and.w	r2, r2, #3
 800187c:	0092      	lsls	r2, r2, #2
 800187e:	4093      	lsls	r3, r2
 8001880:	68fa      	ldr	r2, [r7, #12]
 8001882:	4313      	orrs	r3, r2
 8001884:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001886:	492f      	ldr	r1, [pc, #188]	; (8001944 <HAL_GPIO_Init+0x2bc>)
 8001888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188a:	089b      	lsrs	r3, r3, #2
 800188c:	3302      	adds	r3, #2
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d006      	beq.n	80018ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018a0:	4b2d      	ldr	r3, [pc, #180]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	492c      	ldr	r1, [pc, #176]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	600b      	str	r3, [r1, #0]
 80018ac:	e006      	b.n	80018bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018ae:	4b2a      	ldr	r3, [pc, #168]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	43db      	mvns	r3, r3
 80018b6:	4928      	ldr	r1, [pc, #160]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80018b8:	4013      	ands	r3, r2
 80018ba:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d006      	beq.n	80018d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018c8:	4b23      	ldr	r3, [pc, #140]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80018ca:	685a      	ldr	r2, [r3, #4]
 80018cc:	4922      	ldr	r1, [pc, #136]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	604b      	str	r3, [r1, #4]
 80018d4:	e006      	b.n	80018e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018d6:	4b20      	ldr	r3, [pc, #128]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80018d8:	685a      	ldr	r2, [r3, #4]
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	43db      	mvns	r3, r3
 80018de:	491e      	ldr	r1, [pc, #120]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80018e0:	4013      	ands	r3, r2
 80018e2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d006      	beq.n	80018fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018f0:	4b19      	ldr	r3, [pc, #100]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80018f2:	689a      	ldr	r2, [r3, #8]
 80018f4:	4918      	ldr	r1, [pc, #96]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	608b      	str	r3, [r1, #8]
 80018fc:	e006      	b.n	800190c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018fe:	4b16      	ldr	r3, [pc, #88]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 8001900:	689a      	ldr	r2, [r3, #8]
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	43db      	mvns	r3, r3
 8001906:	4914      	ldr	r1, [pc, #80]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 8001908:	4013      	ands	r3, r2
 800190a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d021      	beq.n	800195c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001918:	4b0f      	ldr	r3, [pc, #60]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 800191a:	68da      	ldr	r2, [r3, #12]
 800191c:	490e      	ldr	r1, [pc, #56]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	4313      	orrs	r3, r2
 8001922:	60cb      	str	r3, [r1, #12]
 8001924:	e021      	b.n	800196a <HAL_GPIO_Init+0x2e2>
 8001926:	bf00      	nop
 8001928:	10320000 	.word	0x10320000
 800192c:	10310000 	.word	0x10310000
 8001930:	10220000 	.word	0x10220000
 8001934:	10210000 	.word	0x10210000
 8001938:	10120000 	.word	0x10120000
 800193c:	10110000 	.word	0x10110000
 8001940:	40021000 	.word	0x40021000
 8001944:	40010000 	.word	0x40010000
 8001948:	40010800 	.word	0x40010800
 800194c:	40010c00 	.word	0x40010c00
 8001950:	40011000 	.word	0x40011000
 8001954:	40011400 	.word	0x40011400
 8001958:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800195c:	4b0b      	ldr	r3, [pc, #44]	; (800198c <HAL_GPIO_Init+0x304>)
 800195e:	68da      	ldr	r2, [r3, #12]
 8001960:	69bb      	ldr	r3, [r7, #24]
 8001962:	43db      	mvns	r3, r3
 8001964:	4909      	ldr	r1, [pc, #36]	; (800198c <HAL_GPIO_Init+0x304>)
 8001966:	4013      	ands	r3, r2
 8001968:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800196a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196c:	3301      	adds	r3, #1
 800196e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001976:	fa22 f303 	lsr.w	r3, r2, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	f47f ae8e 	bne.w	800169c <HAL_GPIO_Init+0x14>
  }
}
 8001980:	bf00      	nop
 8001982:	bf00      	nop
 8001984:	372c      	adds	r7, #44	; 0x2c
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr
 800198c:	40010400 	.word	0x40010400

08001990 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	460b      	mov	r3, r1
 800199a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	887b      	ldrh	r3, [r7, #2]
 80019a2:	4013      	ands	r3, r2
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d002      	beq.n	80019ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80019a8:	2301      	movs	r3, #1
 80019aa:	73fb      	strb	r3, [r7, #15]
 80019ac:	e001      	b.n	80019b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019ae:	2300      	movs	r3, #0
 80019b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3714      	adds	r7, #20
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bc80      	pop	{r7}
 80019bc:	4770      	bx	lr

080019be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019be:	b480      	push	{r7}
 80019c0:	b083      	sub	sp, #12
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
 80019c6:	460b      	mov	r3, r1
 80019c8:	807b      	strh	r3, [r7, #2]
 80019ca:	4613      	mov	r3, r2
 80019cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019ce:	787b      	ldrb	r3, [r7, #1]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019d4:	887a      	ldrh	r2, [r7, #2]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019da:	e003      	b.n	80019e4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019dc:	887b      	ldrh	r3, [r7, #2]
 80019de:	041a      	lsls	r2, r3, #16
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	611a      	str	r2, [r3, #16]
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr

080019ee <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b085      	sub	sp, #20
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
 80019f6:	460b      	mov	r3, r1
 80019f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	68db      	ldr	r3, [r3, #12]
 80019fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a00:	887a      	ldrh	r2, [r7, #2]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	4013      	ands	r3, r2
 8001a06:	041a      	lsls	r2, r3, #16
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	43d9      	mvns	r1, r3
 8001a0c:	887b      	ldrh	r3, [r7, #2]
 8001a0e:	400b      	ands	r3, r1
 8001a10:	431a      	orrs	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	611a      	str	r2, [r3, #16]
}
 8001a16:	bf00      	nop
 8001a18:	3714      	adds	r7, #20
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr

08001a20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d101      	bne.n	8001a32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e26c      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	f000 8087 	beq.w	8001b4e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a40:	4b92      	ldr	r3, [pc, #584]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f003 030c 	and.w	r3, r3, #12
 8001a48:	2b04      	cmp	r3, #4
 8001a4a:	d00c      	beq.n	8001a66 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a4c:	4b8f      	ldr	r3, [pc, #572]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f003 030c 	and.w	r3, r3, #12
 8001a54:	2b08      	cmp	r3, #8
 8001a56:	d112      	bne.n	8001a7e <HAL_RCC_OscConfig+0x5e>
 8001a58:	4b8c      	ldr	r3, [pc, #560]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a64:	d10b      	bne.n	8001a7e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a66:	4b89      	ldr	r3, [pc, #548]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d06c      	beq.n	8001b4c <HAL_RCC_OscConfig+0x12c>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d168      	bne.n	8001b4c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e246      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a86:	d106      	bne.n	8001a96 <HAL_RCC_OscConfig+0x76>
 8001a88:	4b80      	ldr	r3, [pc, #512]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a7f      	ldr	r2, [pc, #508]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001a8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a92:	6013      	str	r3, [r2, #0]
 8001a94:	e02e      	b.n	8001af4 <HAL_RCC_OscConfig+0xd4>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d10c      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x98>
 8001a9e:	4b7b      	ldr	r3, [pc, #492]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a7a      	ldr	r2, [pc, #488]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001aa4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	4b78      	ldr	r3, [pc, #480]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a77      	ldr	r2, [pc, #476]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001ab0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ab4:	6013      	str	r3, [r2, #0]
 8001ab6:	e01d      	b.n	8001af4 <HAL_RCC_OscConfig+0xd4>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ac0:	d10c      	bne.n	8001adc <HAL_RCC_OscConfig+0xbc>
 8001ac2:	4b72      	ldr	r3, [pc, #456]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a71      	ldr	r2, [pc, #452]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001ac8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001acc:	6013      	str	r3, [r2, #0]
 8001ace:	4b6f      	ldr	r3, [pc, #444]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a6e      	ldr	r2, [pc, #440]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001ad4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ad8:	6013      	str	r3, [r2, #0]
 8001ada:	e00b      	b.n	8001af4 <HAL_RCC_OscConfig+0xd4>
 8001adc:	4b6b      	ldr	r3, [pc, #428]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a6a      	ldr	r2, [pc, #424]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001ae2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ae6:	6013      	str	r3, [r2, #0]
 8001ae8:	4b68      	ldr	r3, [pc, #416]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a67      	ldr	r2, [pc, #412]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001aee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001af2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d013      	beq.n	8001b24 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001afc:	f7ff fbd8 	bl	80012b0 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b02:	e008      	b.n	8001b16 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b04:	f7ff fbd4 	bl	80012b0 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b64      	cmp	r3, #100	; 0x64
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e1fa      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b16:	4b5d      	ldr	r3, [pc, #372]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d0f0      	beq.n	8001b04 <HAL_RCC_OscConfig+0xe4>
 8001b22:	e014      	b.n	8001b4e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b24:	f7ff fbc4 	bl	80012b0 <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b2a:	e008      	b.n	8001b3e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b2c:	f7ff fbc0 	bl	80012b0 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b64      	cmp	r3, #100	; 0x64
 8001b38:	d901      	bls.n	8001b3e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e1e6      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b3e:	4b53      	ldr	r3, [pc, #332]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d1f0      	bne.n	8001b2c <HAL_RCC_OscConfig+0x10c>
 8001b4a:	e000      	b.n	8001b4e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d063      	beq.n	8001c22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b5a:	4b4c      	ldr	r3, [pc, #304]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f003 030c 	and.w	r3, r3, #12
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d00b      	beq.n	8001b7e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b66:	4b49      	ldr	r3, [pc, #292]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f003 030c 	and.w	r3, r3, #12
 8001b6e:	2b08      	cmp	r3, #8
 8001b70:	d11c      	bne.n	8001bac <HAL_RCC_OscConfig+0x18c>
 8001b72:	4b46      	ldr	r3, [pc, #280]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d116      	bne.n	8001bac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b7e:	4b43      	ldr	r3, [pc, #268]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d005      	beq.n	8001b96 <HAL_RCC_OscConfig+0x176>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d001      	beq.n	8001b96 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e1ba      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b96:	4b3d      	ldr	r3, [pc, #244]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	695b      	ldr	r3, [r3, #20]
 8001ba2:	00db      	lsls	r3, r3, #3
 8001ba4:	4939      	ldr	r1, [pc, #228]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001baa:	e03a      	b.n	8001c22 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	691b      	ldr	r3, [r3, #16]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d020      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bb4:	4b36      	ldr	r3, [pc, #216]	; (8001c90 <HAL_RCC_OscConfig+0x270>)
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bba:	f7ff fb79 	bl	80012b0 <HAL_GetTick>
 8001bbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc0:	e008      	b.n	8001bd4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bc2:	f7ff fb75 	bl	80012b0 <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e19b      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd4:	4b2d      	ldr	r3, [pc, #180]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0302 	and.w	r3, r3, #2
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d0f0      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001be0:	4b2a      	ldr	r3, [pc, #168]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	695b      	ldr	r3, [r3, #20]
 8001bec:	00db      	lsls	r3, r3, #3
 8001bee:	4927      	ldr	r1, [pc, #156]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	600b      	str	r3, [r1, #0]
 8001bf4:	e015      	b.n	8001c22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bf6:	4b26      	ldr	r3, [pc, #152]	; (8001c90 <HAL_RCC_OscConfig+0x270>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfc:	f7ff fb58 	bl	80012b0 <HAL_GetTick>
 8001c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c02:	e008      	b.n	8001c16 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c04:	f7ff fb54 	bl	80012b0 <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e17a      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c16:	4b1d      	ldr	r3, [pc, #116]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1f0      	bne.n	8001c04 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0308 	and.w	r3, r3, #8
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d03a      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	699b      	ldr	r3, [r3, #24]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d019      	beq.n	8001c6a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c36:	4b17      	ldr	r3, [pc, #92]	; (8001c94 <HAL_RCC_OscConfig+0x274>)
 8001c38:	2201      	movs	r2, #1
 8001c3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c3c:	f7ff fb38 	bl	80012b0 <HAL_GetTick>
 8001c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c44:	f7ff fb34 	bl	80012b0 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e15a      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c56:	4b0d      	ldr	r3, [pc, #52]	; (8001c8c <HAL_RCC_OscConfig+0x26c>)
 8001c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d0f0      	beq.n	8001c44 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c62:	2001      	movs	r0, #1
 8001c64:	f000 fad8 	bl	8002218 <RCC_Delay>
 8001c68:	e01c      	b.n	8001ca4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	; (8001c94 <HAL_RCC_OscConfig+0x274>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c70:	f7ff fb1e 	bl	80012b0 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c76:	e00f      	b.n	8001c98 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c78:	f7ff fb1a 	bl	80012b0 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d908      	bls.n	8001c98 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e140      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
 8001c8a:	bf00      	nop
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	42420000 	.word	0x42420000
 8001c94:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c98:	4b9e      	ldr	r3, [pc, #632]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d1e9      	bne.n	8001c78 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0304 	and.w	r3, r3, #4
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f000 80a6 	beq.w	8001dfe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb6:	4b97      	ldr	r3, [pc, #604]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d10d      	bne.n	8001cde <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cc2:	4b94      	ldr	r3, [pc, #592]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	4a93      	ldr	r2, [pc, #588]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001cc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ccc:	61d3      	str	r3, [r2, #28]
 8001cce:	4b91      	ldr	r3, [pc, #580]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd6:	60bb      	str	r3, [r7, #8]
 8001cd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cde:	4b8e      	ldr	r3, [pc, #568]	; (8001f18 <HAL_RCC_OscConfig+0x4f8>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d118      	bne.n	8001d1c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cea:	4b8b      	ldr	r3, [pc, #556]	; (8001f18 <HAL_RCC_OscConfig+0x4f8>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a8a      	ldr	r2, [pc, #552]	; (8001f18 <HAL_RCC_OscConfig+0x4f8>)
 8001cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cf4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cf6:	f7ff fadb 	bl	80012b0 <HAL_GetTick>
 8001cfa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cfc:	e008      	b.n	8001d10 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cfe:	f7ff fad7 	bl	80012b0 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	2b64      	cmp	r3, #100	; 0x64
 8001d0a:	d901      	bls.n	8001d10 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e0fd      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d10:	4b81      	ldr	r3, [pc, #516]	; (8001f18 <HAL_RCC_OscConfig+0x4f8>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d0f0      	beq.n	8001cfe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d106      	bne.n	8001d32 <HAL_RCC_OscConfig+0x312>
 8001d24:	4b7b      	ldr	r3, [pc, #492]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d26:	6a1b      	ldr	r3, [r3, #32]
 8001d28:	4a7a      	ldr	r2, [pc, #488]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d2a:	f043 0301 	orr.w	r3, r3, #1
 8001d2e:	6213      	str	r3, [r2, #32]
 8001d30:	e02d      	b.n	8001d8e <HAL_RCC_OscConfig+0x36e>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d10c      	bne.n	8001d54 <HAL_RCC_OscConfig+0x334>
 8001d3a:	4b76      	ldr	r3, [pc, #472]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d3c:	6a1b      	ldr	r3, [r3, #32]
 8001d3e:	4a75      	ldr	r2, [pc, #468]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d40:	f023 0301 	bic.w	r3, r3, #1
 8001d44:	6213      	str	r3, [r2, #32]
 8001d46:	4b73      	ldr	r3, [pc, #460]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d48:	6a1b      	ldr	r3, [r3, #32]
 8001d4a:	4a72      	ldr	r2, [pc, #456]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d4c:	f023 0304 	bic.w	r3, r3, #4
 8001d50:	6213      	str	r3, [r2, #32]
 8001d52:	e01c      	b.n	8001d8e <HAL_RCC_OscConfig+0x36e>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	2b05      	cmp	r3, #5
 8001d5a:	d10c      	bne.n	8001d76 <HAL_RCC_OscConfig+0x356>
 8001d5c:	4b6d      	ldr	r3, [pc, #436]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d5e:	6a1b      	ldr	r3, [r3, #32]
 8001d60:	4a6c      	ldr	r2, [pc, #432]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d62:	f043 0304 	orr.w	r3, r3, #4
 8001d66:	6213      	str	r3, [r2, #32]
 8001d68:	4b6a      	ldr	r3, [pc, #424]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d6a:	6a1b      	ldr	r3, [r3, #32]
 8001d6c:	4a69      	ldr	r2, [pc, #420]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d6e:	f043 0301 	orr.w	r3, r3, #1
 8001d72:	6213      	str	r3, [r2, #32]
 8001d74:	e00b      	b.n	8001d8e <HAL_RCC_OscConfig+0x36e>
 8001d76:	4b67      	ldr	r3, [pc, #412]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d78:	6a1b      	ldr	r3, [r3, #32]
 8001d7a:	4a66      	ldr	r2, [pc, #408]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d7c:	f023 0301 	bic.w	r3, r3, #1
 8001d80:	6213      	str	r3, [r2, #32]
 8001d82:	4b64      	ldr	r3, [pc, #400]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d84:	6a1b      	ldr	r3, [r3, #32]
 8001d86:	4a63      	ldr	r2, [pc, #396]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001d88:	f023 0304 	bic.w	r3, r3, #4
 8001d8c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d015      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d96:	f7ff fa8b 	bl	80012b0 <HAL_GetTick>
 8001d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d9c:	e00a      	b.n	8001db4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d9e:	f7ff fa87 	bl	80012b0 <HAL_GetTick>
 8001da2:	4602      	mov	r2, r0
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d901      	bls.n	8001db4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001db0:	2303      	movs	r3, #3
 8001db2:	e0ab      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001db4:	4b57      	ldr	r3, [pc, #348]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001db6:	6a1b      	ldr	r3, [r3, #32]
 8001db8:	f003 0302 	and.w	r3, r3, #2
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d0ee      	beq.n	8001d9e <HAL_RCC_OscConfig+0x37e>
 8001dc0:	e014      	b.n	8001dec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dc2:	f7ff fa75 	bl	80012b0 <HAL_GetTick>
 8001dc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dc8:	e00a      	b.n	8001de0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dca:	f7ff fa71 	bl	80012b0 <HAL_GetTick>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e095      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001de0:	4b4c      	ldr	r3, [pc, #304]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001de2:	6a1b      	ldr	r3, [r3, #32]
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d1ee      	bne.n	8001dca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001dec:	7dfb      	ldrb	r3, [r7, #23]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d105      	bne.n	8001dfe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001df2:	4b48      	ldr	r3, [pc, #288]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	4a47      	ldr	r2, [pc, #284]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001df8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dfc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	f000 8081 	beq.w	8001f0a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e08:	4b42      	ldr	r3, [pc, #264]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f003 030c 	and.w	r3, r3, #12
 8001e10:	2b08      	cmp	r3, #8
 8001e12:	d061      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d146      	bne.n	8001eaa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e1c:	4b3f      	ldr	r3, [pc, #252]	; (8001f1c <HAL_RCC_OscConfig+0x4fc>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e22:	f7ff fa45 	bl	80012b0 <HAL_GetTick>
 8001e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e28:	e008      	b.n	8001e3c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e2a:	f7ff fa41 	bl	80012b0 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e067      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e3c:	4b35      	ldr	r3, [pc, #212]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d1f0      	bne.n	8001e2a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e50:	d108      	bne.n	8001e64 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e52:	4b30      	ldr	r3, [pc, #192]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	492d      	ldr	r1, [pc, #180]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001e60:	4313      	orrs	r3, r2
 8001e62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e64:	4b2b      	ldr	r3, [pc, #172]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a19      	ldr	r1, [r3, #32]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e74:	430b      	orrs	r3, r1
 8001e76:	4927      	ldr	r1, [pc, #156]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e7c:	4b27      	ldr	r3, [pc, #156]	; (8001f1c <HAL_RCC_OscConfig+0x4fc>)
 8001e7e:	2201      	movs	r2, #1
 8001e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e82:	f7ff fa15 	bl	80012b0 <HAL_GetTick>
 8001e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e88:	e008      	b.n	8001e9c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e8a:	f7ff fa11 	bl	80012b0 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d901      	bls.n	8001e9c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e037      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e9c:	4b1d      	ldr	r3, [pc, #116]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d0f0      	beq.n	8001e8a <HAL_RCC_OscConfig+0x46a>
 8001ea8:	e02f      	b.n	8001f0a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eaa:	4b1c      	ldr	r3, [pc, #112]	; (8001f1c <HAL_RCC_OscConfig+0x4fc>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb0:	f7ff f9fe 	bl	80012b0 <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eb8:	f7ff f9fa 	bl	80012b0 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e020      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eca:	4b12      	ldr	r3, [pc, #72]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d1f0      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x498>
 8001ed6:	e018      	b.n	8001f0a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	69db      	ldr	r3, [r3, #28]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d101      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e013      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ee4:	4b0b      	ldr	r3, [pc, #44]	; (8001f14 <HAL_RCC_OscConfig+0x4f4>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6a1b      	ldr	r3, [r3, #32]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d106      	bne.n	8001f06 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d001      	beq.n	8001f0a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e000      	b.n	8001f0c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3718      	adds	r7, #24
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40021000 	.word	0x40021000
 8001f18:	40007000 	.word	0x40007000
 8001f1c:	42420060 	.word	0x42420060

08001f20 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d101      	bne.n	8001f34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e0d0      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f34:	4b6a      	ldr	r3, [pc, #424]	; (80020e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0307 	and.w	r3, r3, #7
 8001f3c:	683a      	ldr	r2, [r7, #0]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d910      	bls.n	8001f64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f42:	4b67      	ldr	r3, [pc, #412]	; (80020e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f023 0207 	bic.w	r2, r3, #7
 8001f4a:	4965      	ldr	r1, [pc, #404]	; (80020e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f52:	4b63      	ldr	r3, [pc, #396]	; (80020e0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 0307 	and.w	r3, r3, #7
 8001f5a:	683a      	ldr	r2, [r7, #0]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d001      	beq.n	8001f64 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e0b8      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0302 	and.w	r3, r3, #2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d020      	beq.n	8001fb2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0304 	and.w	r3, r3, #4
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d005      	beq.n	8001f88 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f7c:	4b59      	ldr	r3, [pc, #356]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	4a58      	ldr	r2, [pc, #352]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f86:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0308 	and.w	r3, r3, #8
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d005      	beq.n	8001fa0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f94:	4b53      	ldr	r3, [pc, #332]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	4a52      	ldr	r2, [pc, #328]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f9e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fa0:	4b50      	ldr	r3, [pc, #320]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	494d      	ldr	r1, [pc, #308]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d040      	beq.n	8002040 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d107      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc6:	4b47      	ldr	r3, [pc, #284]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d115      	bne.n	8001ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e07f      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d107      	bne.n	8001fee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fde:	4b41      	ldr	r3, [pc, #260]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d109      	bne.n	8001ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e073      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fee:	4b3d      	ldr	r3, [pc, #244]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d101      	bne.n	8001ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e06b      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ffe:	4b39      	ldr	r3, [pc, #228]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f023 0203 	bic.w	r2, r3, #3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	4936      	ldr	r1, [pc, #216]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 800200c:	4313      	orrs	r3, r2
 800200e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002010:	f7ff f94e 	bl	80012b0 <HAL_GetTick>
 8002014:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002016:	e00a      	b.n	800202e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002018:	f7ff f94a 	bl	80012b0 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	f241 3288 	movw	r2, #5000	; 0x1388
 8002026:	4293      	cmp	r3, r2
 8002028:	d901      	bls.n	800202e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e053      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800202e:	4b2d      	ldr	r3, [pc, #180]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f003 020c 	and.w	r2, r3, #12
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	429a      	cmp	r2, r3
 800203e:	d1eb      	bne.n	8002018 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002040:	4b27      	ldr	r3, [pc, #156]	; (80020e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0307 	and.w	r3, r3, #7
 8002048:	683a      	ldr	r2, [r7, #0]
 800204a:	429a      	cmp	r2, r3
 800204c:	d210      	bcs.n	8002070 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800204e:	4b24      	ldr	r3, [pc, #144]	; (80020e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f023 0207 	bic.w	r2, r3, #7
 8002056:	4922      	ldr	r1, [pc, #136]	; (80020e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	4313      	orrs	r3, r2
 800205c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800205e:	4b20      	ldr	r3, [pc, #128]	; (80020e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	429a      	cmp	r2, r3
 800206a:	d001      	beq.n	8002070 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e032      	b.n	80020d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0304 	and.w	r3, r3, #4
 8002078:	2b00      	cmp	r3, #0
 800207a:	d008      	beq.n	800208e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800207c:	4b19      	ldr	r3, [pc, #100]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	4916      	ldr	r1, [pc, #88]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 800208a:	4313      	orrs	r3, r2
 800208c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0308 	and.w	r3, r3, #8
 8002096:	2b00      	cmp	r3, #0
 8002098:	d009      	beq.n	80020ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800209a:	4b12      	ldr	r3, [pc, #72]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	00db      	lsls	r3, r3, #3
 80020a8:	490e      	ldr	r1, [pc, #56]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020ae:	f000 f821 	bl	80020f4 <HAL_RCC_GetSysClockFreq>
 80020b2:	4602      	mov	r2, r0
 80020b4:	4b0b      	ldr	r3, [pc, #44]	; (80020e4 <HAL_RCC_ClockConfig+0x1c4>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	091b      	lsrs	r3, r3, #4
 80020ba:	f003 030f 	and.w	r3, r3, #15
 80020be:	490a      	ldr	r1, [pc, #40]	; (80020e8 <HAL_RCC_ClockConfig+0x1c8>)
 80020c0:	5ccb      	ldrb	r3, [r1, r3]
 80020c2:	fa22 f303 	lsr.w	r3, r2, r3
 80020c6:	4a09      	ldr	r2, [pc, #36]	; (80020ec <HAL_RCC_ClockConfig+0x1cc>)
 80020c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020ca:	4b09      	ldr	r3, [pc, #36]	; (80020f0 <HAL_RCC_ClockConfig+0x1d0>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7ff f8ac 	bl	800122c <HAL_InitTick>

  return HAL_OK;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3710      	adds	r7, #16
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40022000 	.word	0x40022000
 80020e4:	40021000 	.word	0x40021000
 80020e8:	08004484 	.word	0x08004484
 80020ec:	20000014 	.word	0x20000014
 80020f0:	20000018 	.word	0x20000018

080020f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020f4:	b490      	push	{r4, r7}
 80020f6:	b08a      	sub	sp, #40	; 0x28
 80020f8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80020fa:	4b2a      	ldr	r3, [pc, #168]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xb0>)
 80020fc:	1d3c      	adds	r4, r7, #4
 80020fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002100:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002104:	f240 2301 	movw	r3, #513	; 0x201
 8002108:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800210a:	2300      	movs	r3, #0
 800210c:	61fb      	str	r3, [r7, #28]
 800210e:	2300      	movs	r3, #0
 8002110:	61bb      	str	r3, [r7, #24]
 8002112:	2300      	movs	r3, #0
 8002114:	627b      	str	r3, [r7, #36]	; 0x24
 8002116:	2300      	movs	r3, #0
 8002118:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800211a:	2300      	movs	r3, #0
 800211c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800211e:	4b22      	ldr	r3, [pc, #136]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	f003 030c 	and.w	r3, r3, #12
 800212a:	2b04      	cmp	r3, #4
 800212c:	d002      	beq.n	8002134 <HAL_RCC_GetSysClockFreq+0x40>
 800212e:	2b08      	cmp	r3, #8
 8002130:	d003      	beq.n	800213a <HAL_RCC_GetSysClockFreq+0x46>
 8002132:	e02d      	b.n	8002190 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002134:	4b1d      	ldr	r3, [pc, #116]	; (80021ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002136:	623b      	str	r3, [r7, #32]
      break;
 8002138:	e02d      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	0c9b      	lsrs	r3, r3, #18
 800213e:	f003 030f 	and.w	r3, r3, #15
 8002142:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002146:	4413      	add	r3, r2
 8002148:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800214c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d013      	beq.n	8002180 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002158:	4b13      	ldr	r3, [pc, #76]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	0c5b      	lsrs	r3, r3, #17
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002166:	4413      	add	r3, r2
 8002168:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800216c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	4a0e      	ldr	r2, [pc, #56]	; (80021ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002172:	fb02 f203 	mul.w	r2, r2, r3
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	fbb2 f3f3 	udiv	r3, r2, r3
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
 800217e:	e004      	b.n	800218a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	4a0b      	ldr	r2, [pc, #44]	; (80021b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002184:	fb02 f303 	mul.w	r3, r2, r3
 8002188:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800218a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218c:	623b      	str	r3, [r7, #32]
      break;
 800218e:	e002      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002190:	4b06      	ldr	r3, [pc, #24]	; (80021ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002192:	623b      	str	r3, [r7, #32]
      break;
 8002194:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002196:	6a3b      	ldr	r3, [r7, #32]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3728      	adds	r7, #40	; 0x28
 800219c:	46bd      	mov	sp, r7
 800219e:	bc90      	pop	{r4, r7}
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	08004474 	.word	0x08004474
 80021a8:	40021000 	.word	0x40021000
 80021ac:	007a1200 	.word	0x007a1200
 80021b0:	003d0900 	.word	0x003d0900

080021b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021b8:	4b02      	ldr	r3, [pc, #8]	; (80021c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80021ba:	681b      	ldr	r3, [r3, #0]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	bc80      	pop	{r7}
 80021c2:	4770      	bx	lr
 80021c4:	20000014 	.word	0x20000014

080021c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021cc:	f7ff fff2 	bl	80021b4 <HAL_RCC_GetHCLKFreq>
 80021d0:	4602      	mov	r2, r0
 80021d2:	4b05      	ldr	r3, [pc, #20]	; (80021e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	0a1b      	lsrs	r3, r3, #8
 80021d8:	f003 0307 	and.w	r3, r3, #7
 80021dc:	4903      	ldr	r1, [pc, #12]	; (80021ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80021de:	5ccb      	ldrb	r3, [r1, r3]
 80021e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	40021000 	.word	0x40021000
 80021ec:	08004494 	.word	0x08004494

080021f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021f4:	f7ff ffde 	bl	80021b4 <HAL_RCC_GetHCLKFreq>
 80021f8:	4602      	mov	r2, r0
 80021fa:	4b05      	ldr	r3, [pc, #20]	; (8002210 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	0adb      	lsrs	r3, r3, #11
 8002200:	f003 0307 	and.w	r3, r3, #7
 8002204:	4903      	ldr	r1, [pc, #12]	; (8002214 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002206:	5ccb      	ldrb	r3, [r1, r3]
 8002208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800220c:	4618      	mov	r0, r3
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40021000 	.word	0x40021000
 8002214:	08004494 	.word	0x08004494

08002218 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002220:	4b0a      	ldr	r3, [pc, #40]	; (800224c <RCC_Delay+0x34>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a0a      	ldr	r2, [pc, #40]	; (8002250 <RCC_Delay+0x38>)
 8002226:	fba2 2303 	umull	r2, r3, r2, r3
 800222a:	0a5b      	lsrs	r3, r3, #9
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	fb02 f303 	mul.w	r3, r2, r3
 8002232:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002234:	bf00      	nop
  }
  while (Delay --);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	1e5a      	subs	r2, r3, #1
 800223a:	60fa      	str	r2, [r7, #12]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1f9      	bne.n	8002234 <RCC_Delay+0x1c>
}
 8002240:	bf00      	nop
 8002242:	bf00      	nop
 8002244:	3714      	adds	r7, #20
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr
 800224c:	20000014 	.word	0x20000014
 8002250:	10624dd3 	.word	0x10624dd3

08002254 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e041      	b.n	80022ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800226c:	b2db      	uxtb	r3, r3
 800226e:	2b00      	cmp	r3, #0
 8002270:	d106      	bne.n	8002280 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f7fe fe66 	bl	8000f4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2202      	movs	r2, #2
 8002284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	3304      	adds	r3, #4
 8002290:	4619      	mov	r1, r3
 8002292:	4610      	mov	r0, r2
 8002294:	f000 fc28 	bl	8002ae8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
	...

080022f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002302:	b2db      	uxtb	r3, r3
 8002304:	2b01      	cmp	r3, #1
 8002306:	d001      	beq.n	800230c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e03a      	b.n	8002382 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2202      	movs	r2, #2
 8002310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68da      	ldr	r2, [r3, #12]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 0201 	orr.w	r2, r2, #1
 8002322:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a18      	ldr	r2, [pc, #96]	; (800238c <HAL_TIM_Base_Start_IT+0x98>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d00e      	beq.n	800234c <HAL_TIM_Base_Start_IT+0x58>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002336:	d009      	beq.n	800234c <HAL_TIM_Base_Start_IT+0x58>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a14      	ldr	r2, [pc, #80]	; (8002390 <HAL_TIM_Base_Start_IT+0x9c>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d004      	beq.n	800234c <HAL_TIM_Base_Start_IT+0x58>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a13      	ldr	r2, [pc, #76]	; (8002394 <HAL_TIM_Base_Start_IT+0xa0>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d111      	bne.n	8002370 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2b06      	cmp	r3, #6
 800235c:	d010      	beq.n	8002380 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f042 0201 	orr.w	r2, r2, #1
 800236c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800236e:	e007      	b.n	8002380 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f042 0201 	orr.w	r2, r2, #1
 800237e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3714      	adds	r7, #20
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr
 800238c:	40012c00 	.word	0x40012c00
 8002390:	40000400 	.word	0x40000400
 8002394:	40000800 	.word	0x40000800

08002398 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e041      	b.n	800242e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d106      	bne.n	80023c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 f839 	bl	8002436 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2202      	movs	r2, #2
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3304      	adds	r3, #4
 80023d4:	4619      	mov	r1, r3
 80023d6:	4610      	mov	r0, r2
 80023d8:	f000 fb86 	bl	8002ae8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2201      	movs	r2, #1
 8002408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2201      	movs	r2, #1
 8002420:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002436:	b480      	push	{r7}
 8002438:	b083      	sub	sp, #12
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800243e:	bf00      	nop
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr

08002448 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d109      	bne.n	800246c <HAL_TIM_PWM_Start+0x24>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b01      	cmp	r3, #1
 8002462:	bf14      	ite	ne
 8002464:	2301      	movne	r3, #1
 8002466:	2300      	moveq	r3, #0
 8002468:	b2db      	uxtb	r3, r3
 800246a:	e022      	b.n	80024b2 <HAL_TIM_PWM_Start+0x6a>
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	2b04      	cmp	r3, #4
 8002470:	d109      	bne.n	8002486 <HAL_TIM_PWM_Start+0x3e>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b01      	cmp	r3, #1
 800247c:	bf14      	ite	ne
 800247e:	2301      	movne	r3, #1
 8002480:	2300      	moveq	r3, #0
 8002482:	b2db      	uxtb	r3, r3
 8002484:	e015      	b.n	80024b2 <HAL_TIM_PWM_Start+0x6a>
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	2b08      	cmp	r3, #8
 800248a:	d109      	bne.n	80024a0 <HAL_TIM_PWM_Start+0x58>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b01      	cmp	r3, #1
 8002496:	bf14      	ite	ne
 8002498:	2301      	movne	r3, #1
 800249a:	2300      	moveq	r3, #0
 800249c:	b2db      	uxtb	r3, r3
 800249e:	e008      	b.n	80024b2 <HAL_TIM_PWM_Start+0x6a>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	bf14      	ite	ne
 80024ac:	2301      	movne	r3, #1
 80024ae:	2300      	moveq	r3, #0
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e05e      	b.n	8002578 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d104      	bne.n	80024ca <HAL_TIM_PWM_Start+0x82>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2202      	movs	r2, #2
 80024c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024c8:	e013      	b.n	80024f2 <HAL_TIM_PWM_Start+0xaa>
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	2b04      	cmp	r3, #4
 80024ce:	d104      	bne.n	80024da <HAL_TIM_PWM_Start+0x92>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024d8:	e00b      	b.n	80024f2 <HAL_TIM_PWM_Start+0xaa>
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	2b08      	cmp	r3, #8
 80024de:	d104      	bne.n	80024ea <HAL_TIM_PWM_Start+0xa2>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2202      	movs	r2, #2
 80024e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024e8:	e003      	b.n	80024f2 <HAL_TIM_PWM_Start+0xaa>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2202      	movs	r2, #2
 80024ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2201      	movs	r2, #1
 80024f8:	6839      	ldr	r1, [r7, #0]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 fd74 	bl	8002fe8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a1e      	ldr	r2, [pc, #120]	; (8002580 <HAL_TIM_PWM_Start+0x138>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d107      	bne.n	800251a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002518:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a18      	ldr	r2, [pc, #96]	; (8002580 <HAL_TIM_PWM_Start+0x138>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d00e      	beq.n	8002542 <HAL_TIM_PWM_Start+0xfa>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800252c:	d009      	beq.n	8002542 <HAL_TIM_PWM_Start+0xfa>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a14      	ldr	r2, [pc, #80]	; (8002584 <HAL_TIM_PWM_Start+0x13c>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d004      	beq.n	8002542 <HAL_TIM_PWM_Start+0xfa>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a12      	ldr	r2, [pc, #72]	; (8002588 <HAL_TIM_PWM_Start+0x140>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d111      	bne.n	8002566 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f003 0307 	and.w	r3, r3, #7
 800254c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2b06      	cmp	r3, #6
 8002552:	d010      	beq.n	8002576 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f042 0201 	orr.w	r2, r2, #1
 8002562:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002564:	e007      	b.n	8002576 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f042 0201 	orr.w	r2, r2, #1
 8002574:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002576:	2300      	movs	r3, #0
}
 8002578:	4618      	mov	r0, r3
 800257a:	3710      	adds	r7, #16
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	40012c00 	.word	0x40012c00
 8002584:	40000400 	.word	0x40000400
 8002588:	40000800 	.word	0x40000800

0800258c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	f003 0302 	and.w	r3, r3, #2
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d122      	bne.n	80025e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	f003 0302 	and.w	r3, r3, #2
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d11b      	bne.n	80025e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f06f 0202 	mvn.w	r2, #2
 80025b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2201      	movs	r2, #1
 80025be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	f003 0303 	and.w	r3, r3, #3
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d003      	beq.n	80025d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 fa6f 	bl	8002ab2 <HAL_TIM_IC_CaptureCallback>
 80025d4:	e005      	b.n	80025e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 fa62 	bl	8002aa0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f000 fa71 	bl	8002ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	691b      	ldr	r3, [r3, #16]
 80025ee:	f003 0304 	and.w	r3, r3, #4
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	d122      	bne.n	800263c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	f003 0304 	and.w	r3, r3, #4
 8002600:	2b04      	cmp	r3, #4
 8002602:	d11b      	bne.n	800263c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f06f 0204 	mvn.w	r2, #4
 800260c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2202      	movs	r2, #2
 8002612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800261e:	2b00      	cmp	r3, #0
 8002620:	d003      	beq.n	800262a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 fa45 	bl	8002ab2 <HAL_TIM_IC_CaptureCallback>
 8002628:	e005      	b.n	8002636 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 fa38 	bl	8002aa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 fa47 	bl	8002ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	2b08      	cmp	r3, #8
 8002648:	d122      	bne.n	8002690 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	f003 0308 	and.w	r3, r3, #8
 8002654:	2b08      	cmp	r3, #8
 8002656:	d11b      	bne.n	8002690 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f06f 0208 	mvn.w	r2, #8
 8002660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2204      	movs	r2, #4
 8002666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	f003 0303 	and.w	r3, r3, #3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d003      	beq.n	800267e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 fa1b 	bl	8002ab2 <HAL_TIM_IC_CaptureCallback>
 800267c:	e005      	b.n	800268a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 fa0e 	bl	8002aa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f000 fa1d 	bl	8002ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	f003 0310 	and.w	r3, r3, #16
 800269a:	2b10      	cmp	r3, #16
 800269c:	d122      	bne.n	80026e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	f003 0310 	and.w	r3, r3, #16
 80026a8:	2b10      	cmp	r3, #16
 80026aa:	d11b      	bne.n	80026e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f06f 0210 	mvn.w	r2, #16
 80026b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2208      	movs	r2, #8
 80026ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f9f1 	bl	8002ab2 <HAL_TIM_IC_CaptureCallback>
 80026d0:	e005      	b.n	80026de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 f9e4 	bl	8002aa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f000 f9f3 	bl	8002ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d10e      	bne.n	8002710 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d107      	bne.n	8002710 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f06f 0201 	mvn.w	r2, #1
 8002708:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7fe fb1c 	bl	8000d48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800271a:	2b80      	cmp	r3, #128	; 0x80
 800271c:	d10e      	bne.n	800273c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002728:	2b80      	cmp	r3, #128	; 0x80
 800272a:	d107      	bne.n	800273c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f000 fce1 	bl	80030fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002746:	2b40      	cmp	r3, #64	; 0x40
 8002748:	d10e      	bne.n	8002768 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002754:	2b40      	cmp	r3, #64	; 0x40
 8002756:	d107      	bne.n	8002768 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f000 f9b7 	bl	8002ad6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	f003 0320 	and.w	r3, r3, #32
 8002772:	2b20      	cmp	r3, #32
 8002774:	d10e      	bne.n	8002794 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	f003 0320 	and.w	r3, r3, #32
 8002780:	2b20      	cmp	r3, #32
 8002782:	d107      	bne.n	8002794 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f06f 0220 	mvn.w	r2, #32
 800278c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f000 fcac 	bl	80030ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002794:	bf00      	nop
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d101      	bne.n	80027b6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80027b2:	2302      	movs	r3, #2
 80027b4:	e0ac      	b.n	8002910 <HAL_TIM_PWM_ConfigChannel+0x174>
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b0c      	cmp	r3, #12
 80027c2:	f200 809f 	bhi.w	8002904 <HAL_TIM_PWM_ConfigChannel+0x168>
 80027c6:	a201      	add	r2, pc, #4	; (adr r2, 80027cc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80027c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027cc:	08002801 	.word	0x08002801
 80027d0:	08002905 	.word	0x08002905
 80027d4:	08002905 	.word	0x08002905
 80027d8:	08002905 	.word	0x08002905
 80027dc:	08002841 	.word	0x08002841
 80027e0:	08002905 	.word	0x08002905
 80027e4:	08002905 	.word	0x08002905
 80027e8:	08002905 	.word	0x08002905
 80027ec:	08002883 	.word	0x08002883
 80027f0:	08002905 	.word	0x08002905
 80027f4:	08002905 	.word	0x08002905
 80027f8:	08002905 	.word	0x08002905
 80027fc:	080028c3 	.word	0x080028c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68b9      	ldr	r1, [r7, #8]
 8002806:	4618      	mov	r0, r3
 8002808:	f000 f9d0 	bl	8002bac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	699a      	ldr	r2, [r3, #24]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f042 0208 	orr.w	r2, r2, #8
 800281a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	699a      	ldr	r2, [r3, #24]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 0204 	bic.w	r2, r2, #4
 800282a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6999      	ldr	r1, [r3, #24]
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	691a      	ldr	r2, [r3, #16]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	430a      	orrs	r2, r1
 800283c:	619a      	str	r2, [r3, #24]
      break;
 800283e:	e062      	b.n	8002906 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	68b9      	ldr	r1, [r7, #8]
 8002846:	4618      	mov	r0, r3
 8002848:	f000 fa16 	bl	8002c78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	699a      	ldr	r2, [r3, #24]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800285a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	699a      	ldr	r2, [r3, #24]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800286a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6999      	ldr	r1, [r3, #24]
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	021a      	lsls	r2, r3, #8
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	430a      	orrs	r2, r1
 800287e:	619a      	str	r2, [r3, #24]
      break;
 8002880:	e041      	b.n	8002906 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68b9      	ldr	r1, [r7, #8]
 8002888:	4618      	mov	r0, r3
 800288a:	f000 fa5f 	bl	8002d4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	69da      	ldr	r2, [r3, #28]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 0208 	orr.w	r2, r2, #8
 800289c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	69da      	ldr	r2, [r3, #28]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 0204 	bic.w	r2, r2, #4
 80028ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	69d9      	ldr	r1, [r3, #28]
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	691a      	ldr	r2, [r3, #16]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	430a      	orrs	r2, r1
 80028be:	61da      	str	r2, [r3, #28]
      break;
 80028c0:	e021      	b.n	8002906 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	68b9      	ldr	r1, [r7, #8]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f000 faa9 	bl	8002e20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	69da      	ldr	r2, [r3, #28]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	69da      	ldr	r2, [r3, #28]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	69d9      	ldr	r1, [r3, #28]
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	021a      	lsls	r2, r3, #8
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	430a      	orrs	r2, r1
 8002900:	61da      	str	r2, [r3, #28]
      break;
 8002902:	e000      	b.n	8002906 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002904:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002928:	2b01      	cmp	r3, #1
 800292a:	d101      	bne.n	8002930 <HAL_TIM_ConfigClockSource+0x18>
 800292c:	2302      	movs	r3, #2
 800292e:	e0b3      	b.n	8002a98 <HAL_TIM_ConfigClockSource+0x180>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2202      	movs	r2, #2
 800293c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800294e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002956:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002968:	d03e      	beq.n	80029e8 <HAL_TIM_ConfigClockSource+0xd0>
 800296a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800296e:	f200 8087 	bhi.w	8002a80 <HAL_TIM_ConfigClockSource+0x168>
 8002972:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002976:	f000 8085 	beq.w	8002a84 <HAL_TIM_ConfigClockSource+0x16c>
 800297a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800297e:	d87f      	bhi.n	8002a80 <HAL_TIM_ConfigClockSource+0x168>
 8002980:	2b70      	cmp	r3, #112	; 0x70
 8002982:	d01a      	beq.n	80029ba <HAL_TIM_ConfigClockSource+0xa2>
 8002984:	2b70      	cmp	r3, #112	; 0x70
 8002986:	d87b      	bhi.n	8002a80 <HAL_TIM_ConfigClockSource+0x168>
 8002988:	2b60      	cmp	r3, #96	; 0x60
 800298a:	d050      	beq.n	8002a2e <HAL_TIM_ConfigClockSource+0x116>
 800298c:	2b60      	cmp	r3, #96	; 0x60
 800298e:	d877      	bhi.n	8002a80 <HAL_TIM_ConfigClockSource+0x168>
 8002990:	2b50      	cmp	r3, #80	; 0x50
 8002992:	d03c      	beq.n	8002a0e <HAL_TIM_ConfigClockSource+0xf6>
 8002994:	2b50      	cmp	r3, #80	; 0x50
 8002996:	d873      	bhi.n	8002a80 <HAL_TIM_ConfigClockSource+0x168>
 8002998:	2b40      	cmp	r3, #64	; 0x40
 800299a:	d058      	beq.n	8002a4e <HAL_TIM_ConfigClockSource+0x136>
 800299c:	2b40      	cmp	r3, #64	; 0x40
 800299e:	d86f      	bhi.n	8002a80 <HAL_TIM_ConfigClockSource+0x168>
 80029a0:	2b30      	cmp	r3, #48	; 0x30
 80029a2:	d064      	beq.n	8002a6e <HAL_TIM_ConfigClockSource+0x156>
 80029a4:	2b30      	cmp	r3, #48	; 0x30
 80029a6:	d86b      	bhi.n	8002a80 <HAL_TIM_ConfigClockSource+0x168>
 80029a8:	2b20      	cmp	r3, #32
 80029aa:	d060      	beq.n	8002a6e <HAL_TIM_ConfigClockSource+0x156>
 80029ac:	2b20      	cmp	r3, #32
 80029ae:	d867      	bhi.n	8002a80 <HAL_TIM_ConfigClockSource+0x168>
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d05c      	beq.n	8002a6e <HAL_TIM_ConfigClockSource+0x156>
 80029b4:	2b10      	cmp	r3, #16
 80029b6:	d05a      	beq.n	8002a6e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80029b8:	e062      	b.n	8002a80 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6818      	ldr	r0, [r3, #0]
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	6899      	ldr	r1, [r3, #8]
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685a      	ldr	r2, [r3, #4]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	f000 faee 	bl	8002faa <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80029dc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	609a      	str	r2, [r3, #8]
      break;
 80029e6:	e04e      	b.n	8002a86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6818      	ldr	r0, [r3, #0]
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	6899      	ldr	r1, [r3, #8]
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685a      	ldr	r2, [r3, #4]
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	f000 fad7 	bl	8002faa <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689a      	ldr	r2, [r3, #8]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a0a:	609a      	str	r2, [r3, #8]
      break;
 8002a0c:	e03b      	b.n	8002a86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6818      	ldr	r0, [r3, #0]
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	6859      	ldr	r1, [r3, #4]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	f000 fa4e 	bl	8002ebc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2150      	movs	r1, #80	; 0x50
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 faa5 	bl	8002f76 <TIM_ITRx_SetConfig>
      break;
 8002a2c:	e02b      	b.n	8002a86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6818      	ldr	r0, [r3, #0]
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	6859      	ldr	r1, [r3, #4]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	f000 fa6c 	bl	8002f18 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2160      	movs	r1, #96	; 0x60
 8002a46:	4618      	mov	r0, r3
 8002a48:	f000 fa95 	bl	8002f76 <TIM_ITRx_SetConfig>
      break;
 8002a4c:	e01b      	b.n	8002a86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6818      	ldr	r0, [r3, #0]
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	6859      	ldr	r1, [r3, #4]
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	f000 fa2e 	bl	8002ebc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2140      	movs	r1, #64	; 0x40
 8002a66:	4618      	mov	r0, r3
 8002a68:	f000 fa85 	bl	8002f76 <TIM_ITRx_SetConfig>
      break;
 8002a6c:	e00b      	b.n	8002a86 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4619      	mov	r1, r3
 8002a78:	4610      	mov	r0, r2
 8002a7a:	f000 fa7c 	bl	8002f76 <TIM_ITRx_SetConfig>
        break;
 8002a7e:	e002      	b.n	8002a86 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002a80:	bf00      	nop
 8002a82:	e000      	b.n	8002a86 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002a84:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3710      	adds	r7, #16
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bc80      	pop	{r7}
 8002ab0:	4770      	bx	lr

08002ab2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b083      	sub	sp, #12
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bc80      	pop	{r7}
 8002ad4:	4770      	bx	lr

08002ad6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b083      	sub	sp, #12
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ade:	bf00      	nop
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr

08002ae8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a29      	ldr	r2, [pc, #164]	; (8002ba0 <TIM_Base_SetConfig+0xb8>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d00b      	beq.n	8002b18 <TIM_Base_SetConfig+0x30>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b06:	d007      	beq.n	8002b18 <TIM_Base_SetConfig+0x30>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4a26      	ldr	r2, [pc, #152]	; (8002ba4 <TIM_Base_SetConfig+0xbc>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d003      	beq.n	8002b18 <TIM_Base_SetConfig+0x30>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4a25      	ldr	r2, [pc, #148]	; (8002ba8 <TIM_Base_SetConfig+0xc0>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d108      	bne.n	8002b2a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a1c      	ldr	r2, [pc, #112]	; (8002ba0 <TIM_Base_SetConfig+0xb8>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d00b      	beq.n	8002b4a <TIM_Base_SetConfig+0x62>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b38:	d007      	beq.n	8002b4a <TIM_Base_SetConfig+0x62>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a19      	ldr	r2, [pc, #100]	; (8002ba4 <TIM_Base_SetConfig+0xbc>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d003      	beq.n	8002b4a <TIM_Base_SetConfig+0x62>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a18      	ldr	r2, [pc, #96]	; (8002ba8 <TIM_Base_SetConfig+0xc0>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d108      	bne.n	8002b5c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a07      	ldr	r2, [pc, #28]	; (8002ba0 <TIM_Base_SetConfig+0xb8>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d103      	bne.n	8002b90 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	691a      	ldr	r2, [r3, #16]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	615a      	str	r2, [r3, #20]
}
 8002b96:	bf00      	nop
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	40012c00 	.word	0x40012c00
 8002ba4:	40000400 	.word	0x40000400
 8002ba8:	40000800 	.word	0x40000800

08002bac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b087      	sub	sp, #28
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
 8002bba:	f023 0201 	bic.w	r2, r3, #1
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f023 0303 	bic.w	r3, r3, #3
 8002be2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f023 0302 	bic.w	r3, r3, #2
 8002bf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a1c      	ldr	r2, [pc, #112]	; (8002c74 <TIM_OC1_SetConfig+0xc8>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d10c      	bne.n	8002c22 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	f023 0308 	bic.w	r3, r3, #8
 8002c0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	697a      	ldr	r2, [r7, #20]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	f023 0304 	bic.w	r3, r3, #4
 8002c20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a13      	ldr	r2, [pc, #76]	; (8002c74 <TIM_OC1_SetConfig+0xc8>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d111      	bne.n	8002c4e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	697a      	ldr	r2, [r7, #20]
 8002c66:	621a      	str	r2, [r3, #32]
}
 8002c68:	bf00      	nop
 8002c6a:	371c      	adds	r7, #28
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bc80      	pop	{r7}
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	40012c00 	.word	0x40012c00

08002c78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b087      	sub	sp, #28
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	f023 0210 	bic.w	r2, r3, #16
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a1b      	ldr	r3, [r3, #32]
 8002c92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	021b      	lsls	r3, r3, #8
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	f023 0320 	bic.w	r3, r3, #32
 8002cc2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	011b      	lsls	r3, r3, #4
 8002cca:	697a      	ldr	r2, [r7, #20]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4a1d      	ldr	r2, [pc, #116]	; (8002d48 <TIM_OC2_SetConfig+0xd0>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d10d      	bne.n	8002cf4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002cf2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a14      	ldr	r2, [pc, #80]	; (8002d48 <TIM_OC2_SetConfig+0xd0>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d113      	bne.n	8002d24 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	695b      	ldr	r3, [r3, #20]
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	693a      	ldr	r2, [r7, #16]
 8002d28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685a      	ldr	r2, [r3, #4]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	621a      	str	r2, [r3, #32]
}
 8002d3e:	bf00      	nop
 8002d40:	371c      	adds	r7, #28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bc80      	pop	{r7}
 8002d46:	4770      	bx	lr
 8002d48:	40012c00 	.word	0x40012c00

08002d4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b087      	sub	sp, #28
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f023 0303 	bic.w	r3, r3, #3
 8002d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	021b      	lsls	r3, r3, #8
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a1d      	ldr	r2, [pc, #116]	; (8002e1c <TIM_OC3_SetConfig+0xd0>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d10d      	bne.n	8002dc6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002db0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	021b      	lsls	r3, r3, #8
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002dc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a14      	ldr	r2, [pc, #80]	; (8002e1c <TIM_OC3_SetConfig+0xd0>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d113      	bne.n	8002df6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002dd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ddc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	011b      	lsls	r3, r3, #4
 8002de4:	693a      	ldr	r2, [r7, #16]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	011b      	lsls	r3, r3, #4
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	68fa      	ldr	r2, [r7, #12]
 8002e00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685a      	ldr	r2, [r3, #4]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	621a      	str	r2, [r3, #32]
}
 8002e10:	bf00      	nop
 8002e12:	371c      	adds	r7, #28
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	40012c00 	.word	0x40012c00

08002e20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b087      	sub	sp, #28
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	69db      	ldr	r3, [r3, #28]
 8002e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	021b      	lsls	r3, r3, #8
 8002e5e:	68fa      	ldr	r2, [r7, #12]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	031b      	lsls	r3, r3, #12
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	4a0f      	ldr	r2, [pc, #60]	; (8002eb8 <TIM_OC4_SetConfig+0x98>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d109      	bne.n	8002e94 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	019b      	lsls	r3, r3, #6
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	68fa      	ldr	r2, [r7, #12]
 8002e9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	621a      	str	r2, [r3, #32]
}
 8002eae:	bf00      	nop
 8002eb0:	371c      	adds	r7, #28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	40012c00 	.word	0x40012c00

08002ebc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b087      	sub	sp, #28
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6a1b      	ldr	r3, [r3, #32]
 8002ed2:	f023 0201 	bic.w	r2, r3, #1
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ee6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	011b      	lsls	r3, r3, #4
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	f023 030a 	bic.w	r3, r3, #10
 8002ef8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002efa:	697a      	ldr	r2, [r7, #20]
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	621a      	str	r2, [r3, #32]
}
 8002f0e:	bf00      	nop
 8002f10:	371c      	adds	r7, #28
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bc80      	pop	{r7}
 8002f16:	4770      	bx	lr

08002f18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b087      	sub	sp, #28
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	f023 0210 	bic.w	r2, r3, #16
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	699b      	ldr	r3, [r3, #24]
 8002f34:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6a1b      	ldr	r3, [r3, #32]
 8002f3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f42:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	031b      	lsls	r3, r3, #12
 8002f48:	697a      	ldr	r2, [r7, #20]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f54:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	011b      	lsls	r3, r3, #4
 8002f5a:	693a      	ldr	r2, [r7, #16]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	621a      	str	r2, [r3, #32]
}
 8002f6c:	bf00      	nop
 8002f6e:	371c      	adds	r7, #28
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bc80      	pop	{r7}
 8002f74:	4770      	bx	lr

08002f76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f76:	b480      	push	{r7}
 8002f78:	b085      	sub	sp, #20
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
 8002f7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	f043 0307 	orr.w	r3, r3, #7
 8002f98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	68fa      	ldr	r2, [r7, #12]
 8002f9e:	609a      	str	r2, [r3, #8]
}
 8002fa0:	bf00      	nop
 8002fa2:	3714      	adds	r7, #20
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bc80      	pop	{r7}
 8002fa8:	4770      	bx	lr

08002faa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002faa:	b480      	push	{r7}
 8002fac:	b087      	sub	sp, #28
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	60f8      	str	r0, [r7, #12]
 8002fb2:	60b9      	str	r1, [r7, #8]
 8002fb4:	607a      	str	r2, [r7, #4]
 8002fb6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fc4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	021a      	lsls	r2, r3, #8
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	431a      	orrs	r2, r3
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	609a      	str	r2, [r3, #8]
}
 8002fde:	bf00      	nop
 8002fe0:	371c      	adds	r7, #28
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bc80      	pop	{r7}
 8002fe6:	4770      	bx	lr

08002fe8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b087      	sub	sp, #28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	f003 031f 	and.w	r3, r3, #31
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6a1a      	ldr	r2, [r3, #32]
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	43db      	mvns	r3, r3
 800300a:	401a      	ands	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6a1a      	ldr	r2, [r3, #32]
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	f003 031f 	and.w	r3, r3, #31
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	fa01 f303 	lsl.w	r3, r1, r3
 8003020:	431a      	orrs	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	621a      	str	r2, [r3, #32]
}
 8003026:	bf00      	nop
 8003028:	371c      	adds	r7, #28
 800302a:	46bd      	mov	sp, r7
 800302c:	bc80      	pop	{r7}
 800302e:	4770      	bx	lr

08003030 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003044:	2302      	movs	r3, #2
 8003046:	e046      	b.n	80030d6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2202      	movs	r2, #2
 8003054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800306e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	4313      	orrs	r3, r2
 8003078:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a16      	ldr	r2, [pc, #88]	; (80030e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d00e      	beq.n	80030aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003094:	d009      	beq.n	80030aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a12      	ldr	r2, [pc, #72]	; (80030e4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d004      	beq.n	80030aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a10      	ldr	r2, [pc, #64]	; (80030e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d10c      	bne.n	80030c4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	68ba      	ldr	r2, [r7, #8]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68ba      	ldr	r2, [r7, #8]
 80030c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3714      	adds	r7, #20
 80030da:	46bd      	mov	sp, r7
 80030dc:	bc80      	pop	{r7}
 80030de:	4770      	bx	lr
 80030e0:	40012c00 	.word	0x40012c00
 80030e4:	40000400 	.word	0x40000400
 80030e8:	40000800 	.word	0x40000800

080030ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bc80      	pop	{r7}
 80030fc:	4770      	bx	lr

080030fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030fe:	b480      	push	{r7}
 8003100:	b083      	sub	sp, #12
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003106:	bf00      	nop
 8003108:	370c      	adds	r7, #12
 800310a:	46bd      	mov	sp, r7
 800310c:	bc80      	pop	{r7}
 800310e:	4770      	bx	lr

08003110 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d101      	bne.n	8003122 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e03f      	b.n	80031a2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003128:	b2db      	uxtb	r3, r3
 800312a:	2b00      	cmp	r3, #0
 800312c:	d106      	bne.n	800313c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f7fd ff72 	bl	8001020 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2224      	movs	r2, #36	; 0x24
 8003140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68da      	ldr	r2, [r3, #12]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003152:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f000 fc85 	bl	8003a64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	691a      	ldr	r2, [r3, #16]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003168:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695a      	ldr	r2, [r3, #20]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003178:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003188:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2220      	movs	r2, #32
 8003194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2220      	movs	r2, #32
 800319c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3708      	adds	r7, #8
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b08a      	sub	sp, #40	; 0x28
 80031ae:	af02      	add	r7, sp, #8
 80031b0:	60f8      	str	r0, [r7, #12]
 80031b2:	60b9      	str	r1, [r7, #8]
 80031b4:	603b      	str	r3, [r7, #0]
 80031b6:	4613      	mov	r3, r2
 80031b8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b20      	cmp	r3, #32
 80031c8:	d17c      	bne.n	80032c4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d002      	beq.n	80031d6 <HAL_UART_Transmit+0x2c>
 80031d0:	88fb      	ldrh	r3, [r7, #6]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e075      	b.n	80032c6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d101      	bne.n	80031e8 <HAL_UART_Transmit+0x3e>
 80031e4:	2302      	movs	r3, #2
 80031e6:	e06e      	b.n	80032c6 <HAL_UART_Transmit+0x11c>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2221      	movs	r2, #33	; 0x21
 80031fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031fe:	f7fe f857 	bl	80012b0 <HAL_GetTick>
 8003202:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	88fa      	ldrh	r2, [r7, #6]
 8003208:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	88fa      	ldrh	r2, [r7, #6]
 800320e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003218:	d108      	bne.n	800322c <HAL_UART_Transmit+0x82>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	691b      	ldr	r3, [r3, #16]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d104      	bne.n	800322c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003222:	2300      	movs	r3, #0
 8003224:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	61bb      	str	r3, [r7, #24]
 800322a:	e003      	b.n	8003234 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003230:	2300      	movs	r3, #0
 8003232:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800323c:	e02a      	b.n	8003294 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2200      	movs	r2, #0
 8003246:	2180      	movs	r1, #128	; 0x80
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f000 fa38 	bl	80036be <UART_WaitOnFlagUntilTimeout>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e036      	b.n	80032c6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10b      	bne.n	8003276 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	881b      	ldrh	r3, [r3, #0]
 8003262:	461a      	mov	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800326c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	3302      	adds	r3, #2
 8003272:	61bb      	str	r3, [r7, #24]
 8003274:	e007      	b.n	8003286 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	781a      	ldrb	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	3301      	adds	r3, #1
 8003284:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800328a:	b29b      	uxth	r3, r3
 800328c:	3b01      	subs	r3, #1
 800328e:	b29a      	uxth	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003298:	b29b      	uxth	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1cf      	bne.n	800323e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	2200      	movs	r2, #0
 80032a6:	2140      	movs	r1, #64	; 0x40
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f000 fa08 	bl	80036be <UART_WaitOnFlagUntilTimeout>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e006      	b.n	80032c6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2220      	movs	r2, #32
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80032c0:	2300      	movs	r3, #0
 80032c2:	e000      	b.n	80032c6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80032c4:	2302      	movs	r3, #2
  }
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3720      	adds	r7, #32
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b084      	sub	sp, #16
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	60f8      	str	r0, [r7, #12]
 80032d6:	60b9      	str	r1, [r7, #8]
 80032d8:	4613      	mov	r3, r2
 80032da:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	2b20      	cmp	r3, #32
 80032e6:	d11d      	bne.n	8003324 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d002      	beq.n	80032f4 <HAL_UART_Receive_IT+0x26>
 80032ee:	88fb      	ldrh	r3, [r7, #6]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d101      	bne.n	80032f8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e016      	b.n	8003326 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d101      	bne.n	8003306 <HAL_UART_Receive_IT+0x38>
 8003302:	2302      	movs	r3, #2
 8003304:	e00f      	b.n	8003326 <HAL_UART_Receive_IT+0x58>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003314:	88fb      	ldrh	r3, [r7, #6]
 8003316:	461a      	mov	r2, r3
 8003318:	68b9      	ldr	r1, [r7, #8]
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 fa19 	bl	8003752 <UART_Start_Receive_IT>
 8003320:	4603      	mov	r3, r0
 8003322:	e000      	b.n	8003326 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003324:	2302      	movs	r3, #2
  }
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b08a      	sub	sp, #40	; 0x28
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003350:	2300      	movs	r3, #0
 8003352:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003354:	2300      	movs	r3, #0
 8003356:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335a:	f003 030f 	and.w	r3, r3, #15
 800335e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10d      	bne.n	8003382 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003368:	f003 0320 	and.w	r3, r3, #32
 800336c:	2b00      	cmp	r3, #0
 800336e:	d008      	beq.n	8003382 <HAL_UART_IRQHandler+0x52>
 8003370:	6a3b      	ldr	r3, [r7, #32]
 8003372:	f003 0320 	and.w	r3, r3, #32
 8003376:	2b00      	cmp	r3, #0
 8003378:	d003      	beq.n	8003382 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 fac9 	bl	8003912 <UART_Receive_IT>
      return;
 8003380:	e17b      	b.n	800367a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 80b1 	beq.w	80034ec <HAL_UART_IRQHandler+0x1bc>
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b00      	cmp	r3, #0
 8003392:	d105      	bne.n	80033a0 <HAL_UART_IRQHandler+0x70>
 8003394:	6a3b      	ldr	r3, [r7, #32]
 8003396:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 80a6 	beq.w	80034ec <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80033a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00a      	beq.n	80033c0 <HAL_UART_IRQHandler+0x90>
 80033aa:	6a3b      	ldr	r3, [r7, #32]
 80033ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d005      	beq.n	80033c0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b8:	f043 0201 	orr.w	r2, r3, #1
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c2:	f003 0304 	and.w	r3, r3, #4
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00a      	beq.n	80033e0 <HAL_UART_IRQHandler+0xb0>
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	f003 0301 	and.w	r3, r3, #1
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d005      	beq.n	80033e0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d8:	f043 0202 	orr.w	r2, r3, #2
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00a      	beq.n	8003400 <HAL_UART_IRQHandler+0xd0>
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	f003 0301 	and.w	r3, r3, #1
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d005      	beq.n	8003400 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f8:	f043 0204 	orr.w	r2, r3, #4
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003402:	f003 0308 	and.w	r3, r3, #8
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00f      	beq.n	800342a <HAL_UART_IRQHandler+0xfa>
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	f003 0320 	and.w	r3, r3, #32
 8003410:	2b00      	cmp	r3, #0
 8003412:	d104      	bne.n	800341e <HAL_UART_IRQHandler+0xee>
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d005      	beq.n	800342a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	f043 0208 	orr.w	r2, r3, #8
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	2b00      	cmp	r3, #0
 8003430:	f000 811e 	beq.w	8003670 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003436:	f003 0320 	and.w	r3, r3, #32
 800343a:	2b00      	cmp	r3, #0
 800343c:	d007      	beq.n	800344e <HAL_UART_IRQHandler+0x11e>
 800343e:	6a3b      	ldr	r3, [r7, #32]
 8003440:	f003 0320 	and.w	r3, r3, #32
 8003444:	2b00      	cmp	r3, #0
 8003446:	d002      	beq.n	800344e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 fa62 	bl	8003912 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003458:	2b00      	cmp	r3, #0
 800345a:	bf14      	ite	ne
 800345c:	2301      	movne	r3, #1
 800345e:	2300      	moveq	r3, #0
 8003460:	b2db      	uxtb	r3, r3
 8003462:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	f003 0308 	and.w	r3, r3, #8
 800346c:	2b00      	cmp	r3, #0
 800346e:	d102      	bne.n	8003476 <HAL_UART_IRQHandler+0x146>
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d031      	beq.n	80034da <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 f9a4 	bl	80037c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003486:	2b00      	cmp	r3, #0
 8003488:	d023      	beq.n	80034d2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	695a      	ldr	r2, [r3, #20]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003498:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d013      	beq.n	80034ca <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034a6:	4a76      	ldr	r2, [pc, #472]	; (8003680 <HAL_UART_IRQHandler+0x350>)
 80034a8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7fe f874 	bl	800159c <HAL_DMA_Abort_IT>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d016      	beq.n	80034e8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034c4:	4610      	mov	r0, r2
 80034c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034c8:	e00e      	b.n	80034e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f8e3 	bl	8003696 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034d0:	e00a      	b.n	80034e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 f8df 	bl	8003696 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034d8:	e006      	b.n	80034e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 f8db 	bl	8003696 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80034e6:	e0c3      	b.n	8003670 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034e8:	bf00      	nop
    return;
 80034ea:	e0c1      	b.n	8003670 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	f040 80a1 	bne.w	8003638 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80034f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f8:	f003 0310 	and.w	r3, r3, #16
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 809b 	beq.w	8003638 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003502:	6a3b      	ldr	r3, [r7, #32]
 8003504:	f003 0310 	and.w	r3, r3, #16
 8003508:	2b00      	cmp	r3, #0
 800350a:	f000 8095 	beq.w	8003638 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800350e:	2300      	movs	r3, #0
 8003510:	60fb      	str	r3, [r7, #12]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	60fb      	str	r3, [r7, #12]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	60fb      	str	r3, [r7, #12]
 8003522:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800352e:	2b00      	cmp	r3, #0
 8003530:	d04e      	beq.n	80035d0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800353c:	8a3b      	ldrh	r3, [r7, #16]
 800353e:	2b00      	cmp	r3, #0
 8003540:	f000 8098 	beq.w	8003674 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003548:	8a3a      	ldrh	r2, [r7, #16]
 800354a:	429a      	cmp	r2, r3
 800354c:	f080 8092 	bcs.w	8003674 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	8a3a      	ldrh	r2, [r7, #16]
 8003554:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	2b20      	cmp	r3, #32
 800355e:	d02b      	beq.n	80035b8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68da      	ldr	r2, [r3, #12]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800356e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	695a      	ldr	r2, [r3, #20]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f022 0201 	bic.w	r2, r2, #1
 800357e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	695a      	ldr	r2, [r3, #20]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800358e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2220      	movs	r2, #32
 8003594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68da      	ldr	r2, [r3, #12]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 0210 	bic.w	r2, r2, #16
 80035ac:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7fd ffb7 	bl	8001526 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	4619      	mov	r1, r3
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 f86d 	bl	80036a8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80035ce:	e051      	b.n	8003674 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035d8:	b29b      	uxth	r3, r3
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d047      	beq.n	8003678 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80035e8:	8a7b      	ldrh	r3, [r7, #18]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d044      	beq.n	8003678 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68da      	ldr	r2, [r3, #12]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80035fc:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	695a      	ldr	r2, [r3, #20]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 0201 	bic.w	r2, r2, #1
 800360c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2220      	movs	r2, #32
 8003612:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68da      	ldr	r2, [r3, #12]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f022 0210 	bic.w	r2, r2, #16
 800362a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800362c:	8a7b      	ldrh	r3, [r7, #18]
 800362e:	4619      	mov	r1, r3
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f000 f839 	bl	80036a8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003636:	e01f      	b.n	8003678 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800363e:	2b00      	cmp	r3, #0
 8003640:	d008      	beq.n	8003654 <HAL_UART_IRQHandler+0x324>
 8003642:	6a3b      	ldr	r3, [r7, #32]
 8003644:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003648:	2b00      	cmp	r3, #0
 800364a:	d003      	beq.n	8003654 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 f8f9 	bl	8003844 <UART_Transmit_IT>
    return;
 8003652:	e012      	b.n	800367a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00d      	beq.n	800367a <HAL_UART_IRQHandler+0x34a>
 800365e:	6a3b      	ldr	r3, [r7, #32]
 8003660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003664:	2b00      	cmp	r3, #0
 8003666:	d008      	beq.n	800367a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 f93a 	bl	80038e2 <UART_EndTransmit_IT>
    return;
 800366e:	e004      	b.n	800367a <HAL_UART_IRQHandler+0x34a>
    return;
 8003670:	bf00      	nop
 8003672:	e002      	b.n	800367a <HAL_UART_IRQHandler+0x34a>
      return;
 8003674:	bf00      	nop
 8003676:	e000      	b.n	800367a <HAL_UART_IRQHandler+0x34a>
      return;
 8003678:	bf00      	nop
  }
}
 800367a:	3728      	adds	r7, #40	; 0x28
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	0800381d 	.word	0x0800381d

08003684 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	bc80      	pop	{r7}
 8003694:	4770      	bx	lr

08003696 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003696:	b480      	push	{r7}
 8003698:	b083      	sub	sp, #12
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800369e:	bf00      	nop
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bc80      	pop	{r7}
 80036a6:	4770      	bx	lr

080036a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bc80      	pop	{r7}
 80036bc:	4770      	bx	lr

080036be <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b084      	sub	sp, #16
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	60f8      	str	r0, [r7, #12]
 80036c6:	60b9      	str	r1, [r7, #8]
 80036c8:	603b      	str	r3, [r7, #0]
 80036ca:	4613      	mov	r3, r2
 80036cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036ce:	e02c      	b.n	800372a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036d0:	69bb      	ldr	r3, [r7, #24]
 80036d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d6:	d028      	beq.n	800372a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d007      	beq.n	80036ee <UART_WaitOnFlagUntilTimeout+0x30>
 80036de:	f7fd fde7 	bl	80012b0 <HAL_GetTick>
 80036e2:	4602      	mov	r2, r0
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d21d      	bcs.n	800372a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	68da      	ldr	r2, [r3, #12]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80036fc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	695a      	ldr	r2, [r3, #20]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 0201 	bic.w	r2, r2, #1
 800370c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2220      	movs	r2, #32
 8003712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2220      	movs	r2, #32
 800371a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e00f      	b.n	800374a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	4013      	ands	r3, r2
 8003734:	68ba      	ldr	r2, [r7, #8]
 8003736:	429a      	cmp	r2, r3
 8003738:	bf0c      	ite	eq
 800373a:	2301      	moveq	r3, #1
 800373c:	2300      	movne	r3, #0
 800373e:	b2db      	uxtb	r3, r3
 8003740:	461a      	mov	r2, r3
 8003742:	79fb      	ldrb	r3, [r7, #7]
 8003744:	429a      	cmp	r2, r3
 8003746:	d0c3      	beq.n	80036d0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003752:	b480      	push	{r7}
 8003754:	b085      	sub	sp, #20
 8003756:	af00      	add	r7, sp, #0
 8003758:	60f8      	str	r0, [r7, #12]
 800375a:	60b9      	str	r1, [r7, #8]
 800375c:	4613      	mov	r3, r2
 800375e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	68ba      	ldr	r2, [r7, #8]
 8003764:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	88fa      	ldrh	r2, [r7, #6]
 800376a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	88fa      	ldrh	r2, [r7, #6]
 8003770:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2222      	movs	r2, #34	; 0x22
 800377c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68da      	ldr	r2, [r3, #12]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003796:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695a      	ldr	r2, [r3, #20]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f042 0201 	orr.w	r2, r2, #1
 80037a6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68da      	ldr	r2, [r3, #12]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 0220 	orr.w	r2, r2, #32
 80037b6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3714      	adds	r7, #20
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr

080037c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68da      	ldr	r2, [r3, #12]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80037da:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	695a      	ldr	r2, [r3, #20]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 0201 	bic.w	r2, r2, #1
 80037ea:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d107      	bne.n	8003804 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f022 0210 	bic.w	r2, r2, #16
 8003802:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2220      	movs	r2, #32
 8003808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	bc80      	pop	{r7}
 800381a:	4770      	bx	lr

0800381c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003828:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f7ff ff2d 	bl	8003696 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800383c:	bf00      	nop
 800383e:	3710      	adds	r7, #16
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b21      	cmp	r3, #33	; 0x21
 8003856:	d13e      	bne.n	80038d6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003860:	d114      	bne.n	800388c <UART_Transmit_IT+0x48>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d110      	bne.n	800388c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	881b      	ldrh	r3, [r3, #0]
 8003874:	461a      	mov	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800387e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	1c9a      	adds	r2, r3, #2
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	621a      	str	r2, [r3, #32]
 800388a:	e008      	b.n	800389e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a1b      	ldr	r3, [r3, #32]
 8003890:	1c59      	adds	r1, r3, #1
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	6211      	str	r1, [r2, #32]
 8003896:	781a      	ldrb	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	3b01      	subs	r3, #1
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	4619      	mov	r1, r3
 80038ac:	84d1      	strh	r1, [r2, #38]	; 0x26
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10f      	bne.n	80038d2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68da      	ldr	r2, [r3, #12]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038d2:	2300      	movs	r3, #0
 80038d4:	e000      	b.n	80038d8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80038d6:	2302      	movs	r3, #2
  }
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3714      	adds	r7, #20
 80038dc:	46bd      	mov	sp, r7
 80038de:	bc80      	pop	{r7}
 80038e0:	4770      	bx	lr

080038e2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b082      	sub	sp, #8
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68da      	ldr	r2, [r3, #12]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038f8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2220      	movs	r2, #32
 80038fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f7ff febe 	bl	8003684 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3708      	adds	r7, #8
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003912:	b580      	push	{r7, lr}
 8003914:	b086      	sub	sp, #24
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b22      	cmp	r3, #34	; 0x22
 8003924:	f040 8099 	bne.w	8003a5a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003930:	d117      	bne.n	8003962 <UART_Receive_IT+0x50>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d113      	bne.n	8003962 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800393a:	2300      	movs	r3, #0
 800393c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003942:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	b29b      	uxth	r3, r3
 800394c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003950:	b29a      	uxth	r2, r3
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800395a:	1c9a      	adds	r2, r3, #2
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	629a      	str	r2, [r3, #40]	; 0x28
 8003960:	e026      	b.n	80039b0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003966:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003968:	2300      	movs	r3, #0
 800396a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003974:	d007      	beq.n	8003986 <UART_Receive_IT+0x74>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d10a      	bne.n	8003994 <UART_Receive_IT+0x82>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d106      	bne.n	8003994 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	b2da      	uxtb	r2, r3
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	701a      	strb	r2, [r3, #0]
 8003992:	e008      	b.n	80039a6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	b2db      	uxtb	r3, r3
 800399c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039a0:	b2da      	uxtb	r2, r3
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039aa:	1c5a      	adds	r2, r3, #1
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	4619      	mov	r1, r3
 80039be:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d148      	bne.n	8003a56 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68da      	ldr	r2, [r3, #12]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 0220 	bic.w	r2, r2, #32
 80039d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68da      	ldr	r2, [r3, #12]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	695a      	ldr	r2, [r3, #20]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f022 0201 	bic.w	r2, r2, #1
 80039f2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2220      	movs	r2, #32
 80039f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d123      	bne.n	8003a4c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68da      	ldr	r2, [r3, #12]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f022 0210 	bic.w	r2, r2, #16
 8003a18:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0310 	and.w	r3, r3, #16
 8003a24:	2b10      	cmp	r3, #16
 8003a26:	d10a      	bne.n	8003a3e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a28:	2300      	movs	r3, #0
 8003a2a:	60fb      	str	r3, [r7, #12]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	60fb      	str	r3, [r7, #12]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003a42:	4619      	mov	r1, r3
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f7ff fe2f 	bl	80036a8 <HAL_UARTEx_RxEventCallback>
 8003a4a:	e002      	b.n	8003a52 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f7fc ff49 	bl	80008e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003a52:	2300      	movs	r3, #0
 8003a54:	e002      	b.n	8003a5c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003a56:	2300      	movs	r3, #0
 8003a58:	e000      	b.n	8003a5c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003a5a:	2302      	movs	r3, #2
  }
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3718      	adds	r7, #24
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68da      	ldr	r2, [r3, #12]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	689a      	ldr	r2, [r3, #8]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	431a      	orrs	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	695b      	ldr	r3, [r3, #20]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003a9e:	f023 030c 	bic.w	r3, r3, #12
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	6812      	ldr	r2, [r2, #0]
 8003aa6:	68b9      	ldr	r1, [r7, #8]
 8003aa8:	430b      	orrs	r3, r1
 8003aaa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	699a      	ldr	r2, [r3, #24]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a2c      	ldr	r2, [pc, #176]	; (8003b78 <UART_SetConfig+0x114>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d103      	bne.n	8003ad4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003acc:	f7fe fb90 	bl	80021f0 <HAL_RCC_GetPCLK2Freq>
 8003ad0:	60f8      	str	r0, [r7, #12]
 8003ad2:	e002      	b.n	8003ada <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003ad4:	f7fe fb78 	bl	80021c8 <HAL_RCC_GetPCLK1Freq>
 8003ad8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ada:	68fa      	ldr	r2, [r7, #12]
 8003adc:	4613      	mov	r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	4413      	add	r3, r2
 8003ae2:	009a      	lsls	r2, r3, #2
 8003ae4:	441a      	add	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af0:	4a22      	ldr	r2, [pc, #136]	; (8003b7c <UART_SetConfig+0x118>)
 8003af2:	fba2 2303 	umull	r2, r3, r2, r3
 8003af6:	095b      	lsrs	r3, r3, #5
 8003af8:	0119      	lsls	r1, r3, #4
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	4613      	mov	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	4413      	add	r3, r2
 8003b02:	009a      	lsls	r2, r3, #2
 8003b04:	441a      	add	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b10:	4b1a      	ldr	r3, [pc, #104]	; (8003b7c <UART_SetConfig+0x118>)
 8003b12:	fba3 0302 	umull	r0, r3, r3, r2
 8003b16:	095b      	lsrs	r3, r3, #5
 8003b18:	2064      	movs	r0, #100	; 0x64
 8003b1a:	fb00 f303 	mul.w	r3, r0, r3
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	011b      	lsls	r3, r3, #4
 8003b22:	3332      	adds	r3, #50	; 0x32
 8003b24:	4a15      	ldr	r2, [pc, #84]	; (8003b7c <UART_SetConfig+0x118>)
 8003b26:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b30:	4419      	add	r1, r3
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	4613      	mov	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	4413      	add	r3, r2
 8003b3a:	009a      	lsls	r2, r3, #2
 8003b3c:	441a      	add	r2, r3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b48:	4b0c      	ldr	r3, [pc, #48]	; (8003b7c <UART_SetConfig+0x118>)
 8003b4a:	fba3 0302 	umull	r0, r3, r3, r2
 8003b4e:	095b      	lsrs	r3, r3, #5
 8003b50:	2064      	movs	r0, #100	; 0x64
 8003b52:	fb00 f303 	mul.w	r3, r0, r3
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	011b      	lsls	r3, r3, #4
 8003b5a:	3332      	adds	r3, #50	; 0x32
 8003b5c:	4a07      	ldr	r2, [pc, #28]	; (8003b7c <UART_SetConfig+0x118>)
 8003b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b62:	095b      	lsrs	r3, r3, #5
 8003b64:	f003 020f 	and.w	r2, r3, #15
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	440a      	add	r2, r1
 8003b6e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003b70:	bf00      	nop
 8003b72:	3710      	adds	r7, #16
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	40013800 	.word	0x40013800
 8003b7c:	51eb851f 	.word	0x51eb851f

08003b80 <__errno>:
 8003b80:	4b01      	ldr	r3, [pc, #4]	; (8003b88 <__errno+0x8>)
 8003b82:	6818      	ldr	r0, [r3, #0]
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop
 8003b88:	20000020 	.word	0x20000020

08003b8c <__libc_init_array>:
 8003b8c:	b570      	push	{r4, r5, r6, lr}
 8003b8e:	2600      	movs	r6, #0
 8003b90:	4d0c      	ldr	r5, [pc, #48]	; (8003bc4 <__libc_init_array+0x38>)
 8003b92:	4c0d      	ldr	r4, [pc, #52]	; (8003bc8 <__libc_init_array+0x3c>)
 8003b94:	1b64      	subs	r4, r4, r5
 8003b96:	10a4      	asrs	r4, r4, #2
 8003b98:	42a6      	cmp	r6, r4
 8003b9a:	d109      	bne.n	8003bb0 <__libc_init_array+0x24>
 8003b9c:	f000 fc5c 	bl	8004458 <_init>
 8003ba0:	2600      	movs	r6, #0
 8003ba2:	4d0a      	ldr	r5, [pc, #40]	; (8003bcc <__libc_init_array+0x40>)
 8003ba4:	4c0a      	ldr	r4, [pc, #40]	; (8003bd0 <__libc_init_array+0x44>)
 8003ba6:	1b64      	subs	r4, r4, r5
 8003ba8:	10a4      	asrs	r4, r4, #2
 8003baa:	42a6      	cmp	r6, r4
 8003bac:	d105      	bne.n	8003bba <__libc_init_array+0x2e>
 8003bae:	bd70      	pop	{r4, r5, r6, pc}
 8003bb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bb4:	4798      	blx	r3
 8003bb6:	3601      	adds	r6, #1
 8003bb8:	e7ee      	b.n	8003b98 <__libc_init_array+0xc>
 8003bba:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bbe:	4798      	blx	r3
 8003bc0:	3601      	adds	r6, #1
 8003bc2:	e7f2      	b.n	8003baa <__libc_init_array+0x1e>
 8003bc4:	080044d0 	.word	0x080044d0
 8003bc8:	080044d0 	.word	0x080044d0
 8003bcc:	080044d0 	.word	0x080044d0
 8003bd0:	080044d4 	.word	0x080044d4

08003bd4 <memset>:
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	4402      	add	r2, r0
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d100      	bne.n	8003bde <memset+0xa>
 8003bdc:	4770      	bx	lr
 8003bde:	f803 1b01 	strb.w	r1, [r3], #1
 8003be2:	e7f9      	b.n	8003bd8 <memset+0x4>

08003be4 <siprintf>:
 8003be4:	b40e      	push	{r1, r2, r3}
 8003be6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003bea:	b500      	push	{lr}
 8003bec:	b09c      	sub	sp, #112	; 0x70
 8003bee:	ab1d      	add	r3, sp, #116	; 0x74
 8003bf0:	9002      	str	r0, [sp, #8]
 8003bf2:	9006      	str	r0, [sp, #24]
 8003bf4:	9107      	str	r1, [sp, #28]
 8003bf6:	9104      	str	r1, [sp, #16]
 8003bf8:	4808      	ldr	r0, [pc, #32]	; (8003c1c <siprintf+0x38>)
 8003bfa:	4909      	ldr	r1, [pc, #36]	; (8003c20 <siprintf+0x3c>)
 8003bfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c00:	9105      	str	r1, [sp, #20]
 8003c02:	6800      	ldr	r0, [r0, #0]
 8003c04:	a902      	add	r1, sp, #8
 8003c06:	9301      	str	r3, [sp, #4]
 8003c08:	f000 f868 	bl	8003cdc <_svfiprintf_r>
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	9b02      	ldr	r3, [sp, #8]
 8003c10:	701a      	strb	r2, [r3, #0]
 8003c12:	b01c      	add	sp, #112	; 0x70
 8003c14:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c18:	b003      	add	sp, #12
 8003c1a:	4770      	bx	lr
 8003c1c:	20000020 	.word	0x20000020
 8003c20:	ffff0208 	.word	0xffff0208

08003c24 <__ssputs_r>:
 8003c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c28:	688e      	ldr	r6, [r1, #8]
 8003c2a:	4682      	mov	sl, r0
 8003c2c:	429e      	cmp	r6, r3
 8003c2e:	460c      	mov	r4, r1
 8003c30:	4690      	mov	r8, r2
 8003c32:	461f      	mov	r7, r3
 8003c34:	d838      	bhi.n	8003ca8 <__ssputs_r+0x84>
 8003c36:	898a      	ldrh	r2, [r1, #12]
 8003c38:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003c3c:	d032      	beq.n	8003ca4 <__ssputs_r+0x80>
 8003c3e:	6825      	ldr	r5, [r4, #0]
 8003c40:	6909      	ldr	r1, [r1, #16]
 8003c42:	3301      	adds	r3, #1
 8003c44:	eba5 0901 	sub.w	r9, r5, r1
 8003c48:	6965      	ldr	r5, [r4, #20]
 8003c4a:	444b      	add	r3, r9
 8003c4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003c50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003c54:	106d      	asrs	r5, r5, #1
 8003c56:	429d      	cmp	r5, r3
 8003c58:	bf38      	it	cc
 8003c5a:	461d      	movcc	r5, r3
 8003c5c:	0553      	lsls	r3, r2, #21
 8003c5e:	d531      	bpl.n	8003cc4 <__ssputs_r+0xa0>
 8003c60:	4629      	mov	r1, r5
 8003c62:	f000 fb53 	bl	800430c <_malloc_r>
 8003c66:	4606      	mov	r6, r0
 8003c68:	b950      	cbnz	r0, 8003c80 <__ssputs_r+0x5c>
 8003c6a:	230c      	movs	r3, #12
 8003c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c70:	f8ca 3000 	str.w	r3, [sl]
 8003c74:	89a3      	ldrh	r3, [r4, #12]
 8003c76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c7a:	81a3      	strh	r3, [r4, #12]
 8003c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c80:	464a      	mov	r2, r9
 8003c82:	6921      	ldr	r1, [r4, #16]
 8003c84:	f000 face 	bl	8004224 <memcpy>
 8003c88:	89a3      	ldrh	r3, [r4, #12]
 8003c8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003c8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c92:	81a3      	strh	r3, [r4, #12]
 8003c94:	6126      	str	r6, [r4, #16]
 8003c96:	444e      	add	r6, r9
 8003c98:	6026      	str	r6, [r4, #0]
 8003c9a:	463e      	mov	r6, r7
 8003c9c:	6165      	str	r5, [r4, #20]
 8003c9e:	eba5 0509 	sub.w	r5, r5, r9
 8003ca2:	60a5      	str	r5, [r4, #8]
 8003ca4:	42be      	cmp	r6, r7
 8003ca6:	d900      	bls.n	8003caa <__ssputs_r+0x86>
 8003ca8:	463e      	mov	r6, r7
 8003caa:	4632      	mov	r2, r6
 8003cac:	4641      	mov	r1, r8
 8003cae:	6820      	ldr	r0, [r4, #0]
 8003cb0:	f000 fac6 	bl	8004240 <memmove>
 8003cb4:	68a3      	ldr	r3, [r4, #8]
 8003cb6:	6822      	ldr	r2, [r4, #0]
 8003cb8:	1b9b      	subs	r3, r3, r6
 8003cba:	4432      	add	r2, r6
 8003cbc:	2000      	movs	r0, #0
 8003cbe:	60a3      	str	r3, [r4, #8]
 8003cc0:	6022      	str	r2, [r4, #0]
 8003cc2:	e7db      	b.n	8003c7c <__ssputs_r+0x58>
 8003cc4:	462a      	mov	r2, r5
 8003cc6:	f000 fb7b 	bl	80043c0 <_realloc_r>
 8003cca:	4606      	mov	r6, r0
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	d1e1      	bne.n	8003c94 <__ssputs_r+0x70>
 8003cd0:	4650      	mov	r0, sl
 8003cd2:	6921      	ldr	r1, [r4, #16]
 8003cd4:	f000 face 	bl	8004274 <_free_r>
 8003cd8:	e7c7      	b.n	8003c6a <__ssputs_r+0x46>
	...

08003cdc <_svfiprintf_r>:
 8003cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ce0:	4698      	mov	r8, r3
 8003ce2:	898b      	ldrh	r3, [r1, #12]
 8003ce4:	4607      	mov	r7, r0
 8003ce6:	061b      	lsls	r3, r3, #24
 8003ce8:	460d      	mov	r5, r1
 8003cea:	4614      	mov	r4, r2
 8003cec:	b09d      	sub	sp, #116	; 0x74
 8003cee:	d50e      	bpl.n	8003d0e <_svfiprintf_r+0x32>
 8003cf0:	690b      	ldr	r3, [r1, #16]
 8003cf2:	b963      	cbnz	r3, 8003d0e <_svfiprintf_r+0x32>
 8003cf4:	2140      	movs	r1, #64	; 0x40
 8003cf6:	f000 fb09 	bl	800430c <_malloc_r>
 8003cfa:	6028      	str	r0, [r5, #0]
 8003cfc:	6128      	str	r0, [r5, #16]
 8003cfe:	b920      	cbnz	r0, 8003d0a <_svfiprintf_r+0x2e>
 8003d00:	230c      	movs	r3, #12
 8003d02:	603b      	str	r3, [r7, #0]
 8003d04:	f04f 30ff 	mov.w	r0, #4294967295
 8003d08:	e0d1      	b.n	8003eae <_svfiprintf_r+0x1d2>
 8003d0a:	2340      	movs	r3, #64	; 0x40
 8003d0c:	616b      	str	r3, [r5, #20]
 8003d0e:	2300      	movs	r3, #0
 8003d10:	9309      	str	r3, [sp, #36]	; 0x24
 8003d12:	2320      	movs	r3, #32
 8003d14:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d18:	2330      	movs	r3, #48	; 0x30
 8003d1a:	f04f 0901 	mov.w	r9, #1
 8003d1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d22:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003ec8 <_svfiprintf_r+0x1ec>
 8003d26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003d2a:	4623      	mov	r3, r4
 8003d2c:	469a      	mov	sl, r3
 8003d2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d32:	b10a      	cbz	r2, 8003d38 <_svfiprintf_r+0x5c>
 8003d34:	2a25      	cmp	r2, #37	; 0x25
 8003d36:	d1f9      	bne.n	8003d2c <_svfiprintf_r+0x50>
 8003d38:	ebba 0b04 	subs.w	fp, sl, r4
 8003d3c:	d00b      	beq.n	8003d56 <_svfiprintf_r+0x7a>
 8003d3e:	465b      	mov	r3, fp
 8003d40:	4622      	mov	r2, r4
 8003d42:	4629      	mov	r1, r5
 8003d44:	4638      	mov	r0, r7
 8003d46:	f7ff ff6d 	bl	8003c24 <__ssputs_r>
 8003d4a:	3001      	adds	r0, #1
 8003d4c:	f000 80aa 	beq.w	8003ea4 <_svfiprintf_r+0x1c8>
 8003d50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d52:	445a      	add	r2, fp
 8003d54:	9209      	str	r2, [sp, #36]	; 0x24
 8003d56:	f89a 3000 	ldrb.w	r3, [sl]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f000 80a2 	beq.w	8003ea4 <_svfiprintf_r+0x1c8>
 8003d60:	2300      	movs	r3, #0
 8003d62:	f04f 32ff 	mov.w	r2, #4294967295
 8003d66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d6a:	f10a 0a01 	add.w	sl, sl, #1
 8003d6e:	9304      	str	r3, [sp, #16]
 8003d70:	9307      	str	r3, [sp, #28]
 8003d72:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003d76:	931a      	str	r3, [sp, #104]	; 0x68
 8003d78:	4654      	mov	r4, sl
 8003d7a:	2205      	movs	r2, #5
 8003d7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d80:	4851      	ldr	r0, [pc, #324]	; (8003ec8 <_svfiprintf_r+0x1ec>)
 8003d82:	f000 fa41 	bl	8004208 <memchr>
 8003d86:	9a04      	ldr	r2, [sp, #16]
 8003d88:	b9d8      	cbnz	r0, 8003dc2 <_svfiprintf_r+0xe6>
 8003d8a:	06d0      	lsls	r0, r2, #27
 8003d8c:	bf44      	itt	mi
 8003d8e:	2320      	movmi	r3, #32
 8003d90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d94:	0711      	lsls	r1, r2, #28
 8003d96:	bf44      	itt	mi
 8003d98:	232b      	movmi	r3, #43	; 0x2b
 8003d9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d9e:	f89a 3000 	ldrb.w	r3, [sl]
 8003da2:	2b2a      	cmp	r3, #42	; 0x2a
 8003da4:	d015      	beq.n	8003dd2 <_svfiprintf_r+0xf6>
 8003da6:	4654      	mov	r4, sl
 8003da8:	2000      	movs	r0, #0
 8003daa:	f04f 0c0a 	mov.w	ip, #10
 8003dae:	9a07      	ldr	r2, [sp, #28]
 8003db0:	4621      	mov	r1, r4
 8003db2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003db6:	3b30      	subs	r3, #48	; 0x30
 8003db8:	2b09      	cmp	r3, #9
 8003dba:	d94e      	bls.n	8003e5a <_svfiprintf_r+0x17e>
 8003dbc:	b1b0      	cbz	r0, 8003dec <_svfiprintf_r+0x110>
 8003dbe:	9207      	str	r2, [sp, #28]
 8003dc0:	e014      	b.n	8003dec <_svfiprintf_r+0x110>
 8003dc2:	eba0 0308 	sub.w	r3, r0, r8
 8003dc6:	fa09 f303 	lsl.w	r3, r9, r3
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	46a2      	mov	sl, r4
 8003dce:	9304      	str	r3, [sp, #16]
 8003dd0:	e7d2      	b.n	8003d78 <_svfiprintf_r+0x9c>
 8003dd2:	9b03      	ldr	r3, [sp, #12]
 8003dd4:	1d19      	adds	r1, r3, #4
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	9103      	str	r1, [sp, #12]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	bfbb      	ittet	lt
 8003dde:	425b      	neglt	r3, r3
 8003de0:	f042 0202 	orrlt.w	r2, r2, #2
 8003de4:	9307      	strge	r3, [sp, #28]
 8003de6:	9307      	strlt	r3, [sp, #28]
 8003de8:	bfb8      	it	lt
 8003dea:	9204      	strlt	r2, [sp, #16]
 8003dec:	7823      	ldrb	r3, [r4, #0]
 8003dee:	2b2e      	cmp	r3, #46	; 0x2e
 8003df0:	d10c      	bne.n	8003e0c <_svfiprintf_r+0x130>
 8003df2:	7863      	ldrb	r3, [r4, #1]
 8003df4:	2b2a      	cmp	r3, #42	; 0x2a
 8003df6:	d135      	bne.n	8003e64 <_svfiprintf_r+0x188>
 8003df8:	9b03      	ldr	r3, [sp, #12]
 8003dfa:	3402      	adds	r4, #2
 8003dfc:	1d1a      	adds	r2, r3, #4
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	9203      	str	r2, [sp, #12]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	bfb8      	it	lt
 8003e06:	f04f 33ff 	movlt.w	r3, #4294967295
 8003e0a:	9305      	str	r3, [sp, #20]
 8003e0c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003ed8 <_svfiprintf_r+0x1fc>
 8003e10:	2203      	movs	r2, #3
 8003e12:	4650      	mov	r0, sl
 8003e14:	7821      	ldrb	r1, [r4, #0]
 8003e16:	f000 f9f7 	bl	8004208 <memchr>
 8003e1a:	b140      	cbz	r0, 8003e2e <_svfiprintf_r+0x152>
 8003e1c:	2340      	movs	r3, #64	; 0x40
 8003e1e:	eba0 000a 	sub.w	r0, r0, sl
 8003e22:	fa03 f000 	lsl.w	r0, r3, r0
 8003e26:	9b04      	ldr	r3, [sp, #16]
 8003e28:	3401      	adds	r4, #1
 8003e2a:	4303      	orrs	r3, r0
 8003e2c:	9304      	str	r3, [sp, #16]
 8003e2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e32:	2206      	movs	r2, #6
 8003e34:	4825      	ldr	r0, [pc, #148]	; (8003ecc <_svfiprintf_r+0x1f0>)
 8003e36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e3a:	f000 f9e5 	bl	8004208 <memchr>
 8003e3e:	2800      	cmp	r0, #0
 8003e40:	d038      	beq.n	8003eb4 <_svfiprintf_r+0x1d8>
 8003e42:	4b23      	ldr	r3, [pc, #140]	; (8003ed0 <_svfiprintf_r+0x1f4>)
 8003e44:	bb1b      	cbnz	r3, 8003e8e <_svfiprintf_r+0x1b2>
 8003e46:	9b03      	ldr	r3, [sp, #12]
 8003e48:	3307      	adds	r3, #7
 8003e4a:	f023 0307 	bic.w	r3, r3, #7
 8003e4e:	3308      	adds	r3, #8
 8003e50:	9303      	str	r3, [sp, #12]
 8003e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e54:	4433      	add	r3, r6
 8003e56:	9309      	str	r3, [sp, #36]	; 0x24
 8003e58:	e767      	b.n	8003d2a <_svfiprintf_r+0x4e>
 8003e5a:	460c      	mov	r4, r1
 8003e5c:	2001      	movs	r0, #1
 8003e5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e62:	e7a5      	b.n	8003db0 <_svfiprintf_r+0xd4>
 8003e64:	2300      	movs	r3, #0
 8003e66:	f04f 0c0a 	mov.w	ip, #10
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	3401      	adds	r4, #1
 8003e6e:	9305      	str	r3, [sp, #20]
 8003e70:	4620      	mov	r0, r4
 8003e72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e76:	3a30      	subs	r2, #48	; 0x30
 8003e78:	2a09      	cmp	r2, #9
 8003e7a:	d903      	bls.n	8003e84 <_svfiprintf_r+0x1a8>
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d0c5      	beq.n	8003e0c <_svfiprintf_r+0x130>
 8003e80:	9105      	str	r1, [sp, #20]
 8003e82:	e7c3      	b.n	8003e0c <_svfiprintf_r+0x130>
 8003e84:	4604      	mov	r4, r0
 8003e86:	2301      	movs	r3, #1
 8003e88:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e8c:	e7f0      	b.n	8003e70 <_svfiprintf_r+0x194>
 8003e8e:	ab03      	add	r3, sp, #12
 8003e90:	9300      	str	r3, [sp, #0]
 8003e92:	462a      	mov	r2, r5
 8003e94:	4638      	mov	r0, r7
 8003e96:	4b0f      	ldr	r3, [pc, #60]	; (8003ed4 <_svfiprintf_r+0x1f8>)
 8003e98:	a904      	add	r1, sp, #16
 8003e9a:	f3af 8000 	nop.w
 8003e9e:	1c42      	adds	r2, r0, #1
 8003ea0:	4606      	mov	r6, r0
 8003ea2:	d1d6      	bne.n	8003e52 <_svfiprintf_r+0x176>
 8003ea4:	89ab      	ldrh	r3, [r5, #12]
 8003ea6:	065b      	lsls	r3, r3, #25
 8003ea8:	f53f af2c 	bmi.w	8003d04 <_svfiprintf_r+0x28>
 8003eac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003eae:	b01d      	add	sp, #116	; 0x74
 8003eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eb4:	ab03      	add	r3, sp, #12
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	462a      	mov	r2, r5
 8003eba:	4638      	mov	r0, r7
 8003ebc:	4b05      	ldr	r3, [pc, #20]	; (8003ed4 <_svfiprintf_r+0x1f8>)
 8003ebe:	a904      	add	r1, sp, #16
 8003ec0:	f000 f87c 	bl	8003fbc <_printf_i>
 8003ec4:	e7eb      	b.n	8003e9e <_svfiprintf_r+0x1c2>
 8003ec6:	bf00      	nop
 8003ec8:	0800449c 	.word	0x0800449c
 8003ecc:	080044a6 	.word	0x080044a6
 8003ed0:	00000000 	.word	0x00000000
 8003ed4:	08003c25 	.word	0x08003c25
 8003ed8:	080044a2 	.word	0x080044a2

08003edc <_printf_common>:
 8003edc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ee0:	4616      	mov	r6, r2
 8003ee2:	4699      	mov	r9, r3
 8003ee4:	688a      	ldr	r2, [r1, #8]
 8003ee6:	690b      	ldr	r3, [r1, #16]
 8003ee8:	4607      	mov	r7, r0
 8003eea:	4293      	cmp	r3, r2
 8003eec:	bfb8      	it	lt
 8003eee:	4613      	movlt	r3, r2
 8003ef0:	6033      	str	r3, [r6, #0]
 8003ef2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ef6:	460c      	mov	r4, r1
 8003ef8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003efc:	b10a      	cbz	r2, 8003f02 <_printf_common+0x26>
 8003efe:	3301      	adds	r3, #1
 8003f00:	6033      	str	r3, [r6, #0]
 8003f02:	6823      	ldr	r3, [r4, #0]
 8003f04:	0699      	lsls	r1, r3, #26
 8003f06:	bf42      	ittt	mi
 8003f08:	6833      	ldrmi	r3, [r6, #0]
 8003f0a:	3302      	addmi	r3, #2
 8003f0c:	6033      	strmi	r3, [r6, #0]
 8003f0e:	6825      	ldr	r5, [r4, #0]
 8003f10:	f015 0506 	ands.w	r5, r5, #6
 8003f14:	d106      	bne.n	8003f24 <_printf_common+0x48>
 8003f16:	f104 0a19 	add.w	sl, r4, #25
 8003f1a:	68e3      	ldr	r3, [r4, #12]
 8003f1c:	6832      	ldr	r2, [r6, #0]
 8003f1e:	1a9b      	subs	r3, r3, r2
 8003f20:	42ab      	cmp	r3, r5
 8003f22:	dc28      	bgt.n	8003f76 <_printf_common+0x9a>
 8003f24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003f28:	1e13      	subs	r3, r2, #0
 8003f2a:	6822      	ldr	r2, [r4, #0]
 8003f2c:	bf18      	it	ne
 8003f2e:	2301      	movne	r3, #1
 8003f30:	0692      	lsls	r2, r2, #26
 8003f32:	d42d      	bmi.n	8003f90 <_printf_common+0xb4>
 8003f34:	4649      	mov	r1, r9
 8003f36:	4638      	mov	r0, r7
 8003f38:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f3c:	47c0      	blx	r8
 8003f3e:	3001      	adds	r0, #1
 8003f40:	d020      	beq.n	8003f84 <_printf_common+0xa8>
 8003f42:	6823      	ldr	r3, [r4, #0]
 8003f44:	68e5      	ldr	r5, [r4, #12]
 8003f46:	f003 0306 	and.w	r3, r3, #6
 8003f4a:	2b04      	cmp	r3, #4
 8003f4c:	bf18      	it	ne
 8003f4e:	2500      	movne	r5, #0
 8003f50:	6832      	ldr	r2, [r6, #0]
 8003f52:	f04f 0600 	mov.w	r6, #0
 8003f56:	68a3      	ldr	r3, [r4, #8]
 8003f58:	bf08      	it	eq
 8003f5a:	1aad      	subeq	r5, r5, r2
 8003f5c:	6922      	ldr	r2, [r4, #16]
 8003f5e:	bf08      	it	eq
 8003f60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f64:	4293      	cmp	r3, r2
 8003f66:	bfc4      	itt	gt
 8003f68:	1a9b      	subgt	r3, r3, r2
 8003f6a:	18ed      	addgt	r5, r5, r3
 8003f6c:	341a      	adds	r4, #26
 8003f6e:	42b5      	cmp	r5, r6
 8003f70:	d11a      	bne.n	8003fa8 <_printf_common+0xcc>
 8003f72:	2000      	movs	r0, #0
 8003f74:	e008      	b.n	8003f88 <_printf_common+0xac>
 8003f76:	2301      	movs	r3, #1
 8003f78:	4652      	mov	r2, sl
 8003f7a:	4649      	mov	r1, r9
 8003f7c:	4638      	mov	r0, r7
 8003f7e:	47c0      	blx	r8
 8003f80:	3001      	adds	r0, #1
 8003f82:	d103      	bne.n	8003f8c <_printf_common+0xb0>
 8003f84:	f04f 30ff 	mov.w	r0, #4294967295
 8003f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f8c:	3501      	adds	r5, #1
 8003f8e:	e7c4      	b.n	8003f1a <_printf_common+0x3e>
 8003f90:	2030      	movs	r0, #48	; 0x30
 8003f92:	18e1      	adds	r1, r4, r3
 8003f94:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f98:	1c5a      	adds	r2, r3, #1
 8003f9a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f9e:	4422      	add	r2, r4
 8003fa0:	3302      	adds	r3, #2
 8003fa2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003fa6:	e7c5      	b.n	8003f34 <_printf_common+0x58>
 8003fa8:	2301      	movs	r3, #1
 8003faa:	4622      	mov	r2, r4
 8003fac:	4649      	mov	r1, r9
 8003fae:	4638      	mov	r0, r7
 8003fb0:	47c0      	blx	r8
 8003fb2:	3001      	adds	r0, #1
 8003fb4:	d0e6      	beq.n	8003f84 <_printf_common+0xa8>
 8003fb6:	3601      	adds	r6, #1
 8003fb8:	e7d9      	b.n	8003f6e <_printf_common+0x92>
	...

08003fbc <_printf_i>:
 8003fbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fc0:	460c      	mov	r4, r1
 8003fc2:	7e27      	ldrb	r7, [r4, #24]
 8003fc4:	4691      	mov	r9, r2
 8003fc6:	2f78      	cmp	r7, #120	; 0x78
 8003fc8:	4680      	mov	r8, r0
 8003fca:	469a      	mov	sl, r3
 8003fcc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003fce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003fd2:	d807      	bhi.n	8003fe4 <_printf_i+0x28>
 8003fd4:	2f62      	cmp	r7, #98	; 0x62
 8003fd6:	d80a      	bhi.n	8003fee <_printf_i+0x32>
 8003fd8:	2f00      	cmp	r7, #0
 8003fda:	f000 80d9 	beq.w	8004190 <_printf_i+0x1d4>
 8003fde:	2f58      	cmp	r7, #88	; 0x58
 8003fe0:	f000 80a4 	beq.w	800412c <_printf_i+0x170>
 8003fe4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003fe8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003fec:	e03a      	b.n	8004064 <_printf_i+0xa8>
 8003fee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003ff2:	2b15      	cmp	r3, #21
 8003ff4:	d8f6      	bhi.n	8003fe4 <_printf_i+0x28>
 8003ff6:	a001      	add	r0, pc, #4	; (adr r0, 8003ffc <_printf_i+0x40>)
 8003ff8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003ffc:	08004055 	.word	0x08004055
 8004000:	08004069 	.word	0x08004069
 8004004:	08003fe5 	.word	0x08003fe5
 8004008:	08003fe5 	.word	0x08003fe5
 800400c:	08003fe5 	.word	0x08003fe5
 8004010:	08003fe5 	.word	0x08003fe5
 8004014:	08004069 	.word	0x08004069
 8004018:	08003fe5 	.word	0x08003fe5
 800401c:	08003fe5 	.word	0x08003fe5
 8004020:	08003fe5 	.word	0x08003fe5
 8004024:	08003fe5 	.word	0x08003fe5
 8004028:	08004177 	.word	0x08004177
 800402c:	08004099 	.word	0x08004099
 8004030:	08004159 	.word	0x08004159
 8004034:	08003fe5 	.word	0x08003fe5
 8004038:	08003fe5 	.word	0x08003fe5
 800403c:	08004199 	.word	0x08004199
 8004040:	08003fe5 	.word	0x08003fe5
 8004044:	08004099 	.word	0x08004099
 8004048:	08003fe5 	.word	0x08003fe5
 800404c:	08003fe5 	.word	0x08003fe5
 8004050:	08004161 	.word	0x08004161
 8004054:	680b      	ldr	r3, [r1, #0]
 8004056:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800405a:	1d1a      	adds	r2, r3, #4
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	600a      	str	r2, [r1, #0]
 8004060:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004064:	2301      	movs	r3, #1
 8004066:	e0a4      	b.n	80041b2 <_printf_i+0x1f6>
 8004068:	6825      	ldr	r5, [r4, #0]
 800406a:	6808      	ldr	r0, [r1, #0]
 800406c:	062e      	lsls	r6, r5, #24
 800406e:	f100 0304 	add.w	r3, r0, #4
 8004072:	d50a      	bpl.n	800408a <_printf_i+0xce>
 8004074:	6805      	ldr	r5, [r0, #0]
 8004076:	600b      	str	r3, [r1, #0]
 8004078:	2d00      	cmp	r5, #0
 800407a:	da03      	bge.n	8004084 <_printf_i+0xc8>
 800407c:	232d      	movs	r3, #45	; 0x2d
 800407e:	426d      	negs	r5, r5
 8004080:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004084:	230a      	movs	r3, #10
 8004086:	485e      	ldr	r0, [pc, #376]	; (8004200 <_printf_i+0x244>)
 8004088:	e019      	b.n	80040be <_printf_i+0x102>
 800408a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800408e:	6805      	ldr	r5, [r0, #0]
 8004090:	600b      	str	r3, [r1, #0]
 8004092:	bf18      	it	ne
 8004094:	b22d      	sxthne	r5, r5
 8004096:	e7ef      	b.n	8004078 <_printf_i+0xbc>
 8004098:	680b      	ldr	r3, [r1, #0]
 800409a:	6825      	ldr	r5, [r4, #0]
 800409c:	1d18      	adds	r0, r3, #4
 800409e:	6008      	str	r0, [r1, #0]
 80040a0:	0628      	lsls	r0, r5, #24
 80040a2:	d501      	bpl.n	80040a8 <_printf_i+0xec>
 80040a4:	681d      	ldr	r5, [r3, #0]
 80040a6:	e002      	b.n	80040ae <_printf_i+0xf2>
 80040a8:	0669      	lsls	r1, r5, #25
 80040aa:	d5fb      	bpl.n	80040a4 <_printf_i+0xe8>
 80040ac:	881d      	ldrh	r5, [r3, #0]
 80040ae:	2f6f      	cmp	r7, #111	; 0x6f
 80040b0:	bf0c      	ite	eq
 80040b2:	2308      	moveq	r3, #8
 80040b4:	230a      	movne	r3, #10
 80040b6:	4852      	ldr	r0, [pc, #328]	; (8004200 <_printf_i+0x244>)
 80040b8:	2100      	movs	r1, #0
 80040ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80040be:	6866      	ldr	r6, [r4, #4]
 80040c0:	2e00      	cmp	r6, #0
 80040c2:	bfa8      	it	ge
 80040c4:	6821      	ldrge	r1, [r4, #0]
 80040c6:	60a6      	str	r6, [r4, #8]
 80040c8:	bfa4      	itt	ge
 80040ca:	f021 0104 	bicge.w	r1, r1, #4
 80040ce:	6021      	strge	r1, [r4, #0]
 80040d0:	b90d      	cbnz	r5, 80040d6 <_printf_i+0x11a>
 80040d2:	2e00      	cmp	r6, #0
 80040d4:	d04d      	beq.n	8004172 <_printf_i+0x1b6>
 80040d6:	4616      	mov	r6, r2
 80040d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80040dc:	fb03 5711 	mls	r7, r3, r1, r5
 80040e0:	5dc7      	ldrb	r7, [r0, r7]
 80040e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80040e6:	462f      	mov	r7, r5
 80040e8:	42bb      	cmp	r3, r7
 80040ea:	460d      	mov	r5, r1
 80040ec:	d9f4      	bls.n	80040d8 <_printf_i+0x11c>
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d10b      	bne.n	800410a <_printf_i+0x14e>
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	07df      	lsls	r7, r3, #31
 80040f6:	d508      	bpl.n	800410a <_printf_i+0x14e>
 80040f8:	6923      	ldr	r3, [r4, #16]
 80040fa:	6861      	ldr	r1, [r4, #4]
 80040fc:	4299      	cmp	r1, r3
 80040fe:	bfde      	ittt	le
 8004100:	2330      	movle	r3, #48	; 0x30
 8004102:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004106:	f106 36ff 	addle.w	r6, r6, #4294967295
 800410a:	1b92      	subs	r2, r2, r6
 800410c:	6122      	str	r2, [r4, #16]
 800410e:	464b      	mov	r3, r9
 8004110:	4621      	mov	r1, r4
 8004112:	4640      	mov	r0, r8
 8004114:	f8cd a000 	str.w	sl, [sp]
 8004118:	aa03      	add	r2, sp, #12
 800411a:	f7ff fedf 	bl	8003edc <_printf_common>
 800411e:	3001      	adds	r0, #1
 8004120:	d14c      	bne.n	80041bc <_printf_i+0x200>
 8004122:	f04f 30ff 	mov.w	r0, #4294967295
 8004126:	b004      	add	sp, #16
 8004128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800412c:	4834      	ldr	r0, [pc, #208]	; (8004200 <_printf_i+0x244>)
 800412e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004132:	680e      	ldr	r6, [r1, #0]
 8004134:	6823      	ldr	r3, [r4, #0]
 8004136:	f856 5b04 	ldr.w	r5, [r6], #4
 800413a:	061f      	lsls	r7, r3, #24
 800413c:	600e      	str	r6, [r1, #0]
 800413e:	d514      	bpl.n	800416a <_printf_i+0x1ae>
 8004140:	07d9      	lsls	r1, r3, #31
 8004142:	bf44      	itt	mi
 8004144:	f043 0320 	orrmi.w	r3, r3, #32
 8004148:	6023      	strmi	r3, [r4, #0]
 800414a:	b91d      	cbnz	r5, 8004154 <_printf_i+0x198>
 800414c:	6823      	ldr	r3, [r4, #0]
 800414e:	f023 0320 	bic.w	r3, r3, #32
 8004152:	6023      	str	r3, [r4, #0]
 8004154:	2310      	movs	r3, #16
 8004156:	e7af      	b.n	80040b8 <_printf_i+0xfc>
 8004158:	6823      	ldr	r3, [r4, #0]
 800415a:	f043 0320 	orr.w	r3, r3, #32
 800415e:	6023      	str	r3, [r4, #0]
 8004160:	2378      	movs	r3, #120	; 0x78
 8004162:	4828      	ldr	r0, [pc, #160]	; (8004204 <_printf_i+0x248>)
 8004164:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004168:	e7e3      	b.n	8004132 <_printf_i+0x176>
 800416a:	065e      	lsls	r6, r3, #25
 800416c:	bf48      	it	mi
 800416e:	b2ad      	uxthmi	r5, r5
 8004170:	e7e6      	b.n	8004140 <_printf_i+0x184>
 8004172:	4616      	mov	r6, r2
 8004174:	e7bb      	b.n	80040ee <_printf_i+0x132>
 8004176:	680b      	ldr	r3, [r1, #0]
 8004178:	6826      	ldr	r6, [r4, #0]
 800417a:	1d1d      	adds	r5, r3, #4
 800417c:	6960      	ldr	r0, [r4, #20]
 800417e:	600d      	str	r5, [r1, #0]
 8004180:	0635      	lsls	r5, r6, #24
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	d501      	bpl.n	800418a <_printf_i+0x1ce>
 8004186:	6018      	str	r0, [r3, #0]
 8004188:	e002      	b.n	8004190 <_printf_i+0x1d4>
 800418a:	0671      	lsls	r1, r6, #25
 800418c:	d5fb      	bpl.n	8004186 <_printf_i+0x1ca>
 800418e:	8018      	strh	r0, [r3, #0]
 8004190:	2300      	movs	r3, #0
 8004192:	4616      	mov	r6, r2
 8004194:	6123      	str	r3, [r4, #16]
 8004196:	e7ba      	b.n	800410e <_printf_i+0x152>
 8004198:	680b      	ldr	r3, [r1, #0]
 800419a:	1d1a      	adds	r2, r3, #4
 800419c:	600a      	str	r2, [r1, #0]
 800419e:	681e      	ldr	r6, [r3, #0]
 80041a0:	2100      	movs	r1, #0
 80041a2:	4630      	mov	r0, r6
 80041a4:	6862      	ldr	r2, [r4, #4]
 80041a6:	f000 f82f 	bl	8004208 <memchr>
 80041aa:	b108      	cbz	r0, 80041b0 <_printf_i+0x1f4>
 80041ac:	1b80      	subs	r0, r0, r6
 80041ae:	6060      	str	r0, [r4, #4]
 80041b0:	6863      	ldr	r3, [r4, #4]
 80041b2:	6123      	str	r3, [r4, #16]
 80041b4:	2300      	movs	r3, #0
 80041b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041ba:	e7a8      	b.n	800410e <_printf_i+0x152>
 80041bc:	4632      	mov	r2, r6
 80041be:	4649      	mov	r1, r9
 80041c0:	4640      	mov	r0, r8
 80041c2:	6923      	ldr	r3, [r4, #16]
 80041c4:	47d0      	blx	sl
 80041c6:	3001      	adds	r0, #1
 80041c8:	d0ab      	beq.n	8004122 <_printf_i+0x166>
 80041ca:	6823      	ldr	r3, [r4, #0]
 80041cc:	079b      	lsls	r3, r3, #30
 80041ce:	d413      	bmi.n	80041f8 <_printf_i+0x23c>
 80041d0:	68e0      	ldr	r0, [r4, #12]
 80041d2:	9b03      	ldr	r3, [sp, #12]
 80041d4:	4298      	cmp	r0, r3
 80041d6:	bfb8      	it	lt
 80041d8:	4618      	movlt	r0, r3
 80041da:	e7a4      	b.n	8004126 <_printf_i+0x16a>
 80041dc:	2301      	movs	r3, #1
 80041de:	4632      	mov	r2, r6
 80041e0:	4649      	mov	r1, r9
 80041e2:	4640      	mov	r0, r8
 80041e4:	47d0      	blx	sl
 80041e6:	3001      	adds	r0, #1
 80041e8:	d09b      	beq.n	8004122 <_printf_i+0x166>
 80041ea:	3501      	adds	r5, #1
 80041ec:	68e3      	ldr	r3, [r4, #12]
 80041ee:	9903      	ldr	r1, [sp, #12]
 80041f0:	1a5b      	subs	r3, r3, r1
 80041f2:	42ab      	cmp	r3, r5
 80041f4:	dcf2      	bgt.n	80041dc <_printf_i+0x220>
 80041f6:	e7eb      	b.n	80041d0 <_printf_i+0x214>
 80041f8:	2500      	movs	r5, #0
 80041fa:	f104 0619 	add.w	r6, r4, #25
 80041fe:	e7f5      	b.n	80041ec <_printf_i+0x230>
 8004200:	080044ad 	.word	0x080044ad
 8004204:	080044be 	.word	0x080044be

08004208 <memchr>:
 8004208:	4603      	mov	r3, r0
 800420a:	b510      	push	{r4, lr}
 800420c:	b2c9      	uxtb	r1, r1
 800420e:	4402      	add	r2, r0
 8004210:	4293      	cmp	r3, r2
 8004212:	4618      	mov	r0, r3
 8004214:	d101      	bne.n	800421a <memchr+0x12>
 8004216:	2000      	movs	r0, #0
 8004218:	e003      	b.n	8004222 <memchr+0x1a>
 800421a:	7804      	ldrb	r4, [r0, #0]
 800421c:	3301      	adds	r3, #1
 800421e:	428c      	cmp	r4, r1
 8004220:	d1f6      	bne.n	8004210 <memchr+0x8>
 8004222:	bd10      	pop	{r4, pc}

08004224 <memcpy>:
 8004224:	440a      	add	r2, r1
 8004226:	4291      	cmp	r1, r2
 8004228:	f100 33ff 	add.w	r3, r0, #4294967295
 800422c:	d100      	bne.n	8004230 <memcpy+0xc>
 800422e:	4770      	bx	lr
 8004230:	b510      	push	{r4, lr}
 8004232:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004236:	4291      	cmp	r1, r2
 8004238:	f803 4f01 	strb.w	r4, [r3, #1]!
 800423c:	d1f9      	bne.n	8004232 <memcpy+0xe>
 800423e:	bd10      	pop	{r4, pc}

08004240 <memmove>:
 8004240:	4288      	cmp	r0, r1
 8004242:	b510      	push	{r4, lr}
 8004244:	eb01 0402 	add.w	r4, r1, r2
 8004248:	d902      	bls.n	8004250 <memmove+0x10>
 800424a:	4284      	cmp	r4, r0
 800424c:	4623      	mov	r3, r4
 800424e:	d807      	bhi.n	8004260 <memmove+0x20>
 8004250:	1e43      	subs	r3, r0, #1
 8004252:	42a1      	cmp	r1, r4
 8004254:	d008      	beq.n	8004268 <memmove+0x28>
 8004256:	f811 2b01 	ldrb.w	r2, [r1], #1
 800425a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800425e:	e7f8      	b.n	8004252 <memmove+0x12>
 8004260:	4601      	mov	r1, r0
 8004262:	4402      	add	r2, r0
 8004264:	428a      	cmp	r2, r1
 8004266:	d100      	bne.n	800426a <memmove+0x2a>
 8004268:	bd10      	pop	{r4, pc}
 800426a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800426e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004272:	e7f7      	b.n	8004264 <memmove+0x24>

08004274 <_free_r>:
 8004274:	b538      	push	{r3, r4, r5, lr}
 8004276:	4605      	mov	r5, r0
 8004278:	2900      	cmp	r1, #0
 800427a:	d043      	beq.n	8004304 <_free_r+0x90>
 800427c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004280:	1f0c      	subs	r4, r1, #4
 8004282:	2b00      	cmp	r3, #0
 8004284:	bfb8      	it	lt
 8004286:	18e4      	addlt	r4, r4, r3
 8004288:	f000 f8d0 	bl	800442c <__malloc_lock>
 800428c:	4a1e      	ldr	r2, [pc, #120]	; (8004308 <_free_r+0x94>)
 800428e:	6813      	ldr	r3, [r2, #0]
 8004290:	4610      	mov	r0, r2
 8004292:	b933      	cbnz	r3, 80042a2 <_free_r+0x2e>
 8004294:	6063      	str	r3, [r4, #4]
 8004296:	6014      	str	r4, [r2, #0]
 8004298:	4628      	mov	r0, r5
 800429a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800429e:	f000 b8cb 	b.w	8004438 <__malloc_unlock>
 80042a2:	42a3      	cmp	r3, r4
 80042a4:	d90a      	bls.n	80042bc <_free_r+0x48>
 80042a6:	6821      	ldr	r1, [r4, #0]
 80042a8:	1862      	adds	r2, r4, r1
 80042aa:	4293      	cmp	r3, r2
 80042ac:	bf01      	itttt	eq
 80042ae:	681a      	ldreq	r2, [r3, #0]
 80042b0:	685b      	ldreq	r3, [r3, #4]
 80042b2:	1852      	addeq	r2, r2, r1
 80042b4:	6022      	streq	r2, [r4, #0]
 80042b6:	6063      	str	r3, [r4, #4]
 80042b8:	6004      	str	r4, [r0, #0]
 80042ba:	e7ed      	b.n	8004298 <_free_r+0x24>
 80042bc:	461a      	mov	r2, r3
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	b10b      	cbz	r3, 80042c6 <_free_r+0x52>
 80042c2:	42a3      	cmp	r3, r4
 80042c4:	d9fa      	bls.n	80042bc <_free_r+0x48>
 80042c6:	6811      	ldr	r1, [r2, #0]
 80042c8:	1850      	adds	r0, r2, r1
 80042ca:	42a0      	cmp	r0, r4
 80042cc:	d10b      	bne.n	80042e6 <_free_r+0x72>
 80042ce:	6820      	ldr	r0, [r4, #0]
 80042d0:	4401      	add	r1, r0
 80042d2:	1850      	adds	r0, r2, r1
 80042d4:	4283      	cmp	r3, r0
 80042d6:	6011      	str	r1, [r2, #0]
 80042d8:	d1de      	bne.n	8004298 <_free_r+0x24>
 80042da:	6818      	ldr	r0, [r3, #0]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	4401      	add	r1, r0
 80042e0:	6011      	str	r1, [r2, #0]
 80042e2:	6053      	str	r3, [r2, #4]
 80042e4:	e7d8      	b.n	8004298 <_free_r+0x24>
 80042e6:	d902      	bls.n	80042ee <_free_r+0x7a>
 80042e8:	230c      	movs	r3, #12
 80042ea:	602b      	str	r3, [r5, #0]
 80042ec:	e7d4      	b.n	8004298 <_free_r+0x24>
 80042ee:	6820      	ldr	r0, [r4, #0]
 80042f0:	1821      	adds	r1, r4, r0
 80042f2:	428b      	cmp	r3, r1
 80042f4:	bf01      	itttt	eq
 80042f6:	6819      	ldreq	r1, [r3, #0]
 80042f8:	685b      	ldreq	r3, [r3, #4]
 80042fa:	1809      	addeq	r1, r1, r0
 80042fc:	6021      	streq	r1, [r4, #0]
 80042fe:	6063      	str	r3, [r4, #4]
 8004300:	6054      	str	r4, [r2, #4]
 8004302:	e7c9      	b.n	8004298 <_free_r+0x24>
 8004304:	bd38      	pop	{r3, r4, r5, pc}
 8004306:	bf00      	nop
 8004308:	200000e8 	.word	0x200000e8

0800430c <_malloc_r>:
 800430c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800430e:	1ccd      	adds	r5, r1, #3
 8004310:	f025 0503 	bic.w	r5, r5, #3
 8004314:	3508      	adds	r5, #8
 8004316:	2d0c      	cmp	r5, #12
 8004318:	bf38      	it	cc
 800431a:	250c      	movcc	r5, #12
 800431c:	2d00      	cmp	r5, #0
 800431e:	4606      	mov	r6, r0
 8004320:	db01      	blt.n	8004326 <_malloc_r+0x1a>
 8004322:	42a9      	cmp	r1, r5
 8004324:	d903      	bls.n	800432e <_malloc_r+0x22>
 8004326:	230c      	movs	r3, #12
 8004328:	6033      	str	r3, [r6, #0]
 800432a:	2000      	movs	r0, #0
 800432c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800432e:	f000 f87d 	bl	800442c <__malloc_lock>
 8004332:	4921      	ldr	r1, [pc, #132]	; (80043b8 <_malloc_r+0xac>)
 8004334:	680a      	ldr	r2, [r1, #0]
 8004336:	4614      	mov	r4, r2
 8004338:	b99c      	cbnz	r4, 8004362 <_malloc_r+0x56>
 800433a:	4f20      	ldr	r7, [pc, #128]	; (80043bc <_malloc_r+0xb0>)
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	b923      	cbnz	r3, 800434a <_malloc_r+0x3e>
 8004340:	4621      	mov	r1, r4
 8004342:	4630      	mov	r0, r6
 8004344:	f000 f862 	bl	800440c <_sbrk_r>
 8004348:	6038      	str	r0, [r7, #0]
 800434a:	4629      	mov	r1, r5
 800434c:	4630      	mov	r0, r6
 800434e:	f000 f85d 	bl	800440c <_sbrk_r>
 8004352:	1c43      	adds	r3, r0, #1
 8004354:	d123      	bne.n	800439e <_malloc_r+0x92>
 8004356:	230c      	movs	r3, #12
 8004358:	4630      	mov	r0, r6
 800435a:	6033      	str	r3, [r6, #0]
 800435c:	f000 f86c 	bl	8004438 <__malloc_unlock>
 8004360:	e7e3      	b.n	800432a <_malloc_r+0x1e>
 8004362:	6823      	ldr	r3, [r4, #0]
 8004364:	1b5b      	subs	r3, r3, r5
 8004366:	d417      	bmi.n	8004398 <_malloc_r+0x8c>
 8004368:	2b0b      	cmp	r3, #11
 800436a:	d903      	bls.n	8004374 <_malloc_r+0x68>
 800436c:	6023      	str	r3, [r4, #0]
 800436e:	441c      	add	r4, r3
 8004370:	6025      	str	r5, [r4, #0]
 8004372:	e004      	b.n	800437e <_malloc_r+0x72>
 8004374:	6863      	ldr	r3, [r4, #4]
 8004376:	42a2      	cmp	r2, r4
 8004378:	bf0c      	ite	eq
 800437a:	600b      	streq	r3, [r1, #0]
 800437c:	6053      	strne	r3, [r2, #4]
 800437e:	4630      	mov	r0, r6
 8004380:	f000 f85a 	bl	8004438 <__malloc_unlock>
 8004384:	f104 000b 	add.w	r0, r4, #11
 8004388:	1d23      	adds	r3, r4, #4
 800438a:	f020 0007 	bic.w	r0, r0, #7
 800438e:	1ac2      	subs	r2, r0, r3
 8004390:	d0cc      	beq.n	800432c <_malloc_r+0x20>
 8004392:	1a1b      	subs	r3, r3, r0
 8004394:	50a3      	str	r3, [r4, r2]
 8004396:	e7c9      	b.n	800432c <_malloc_r+0x20>
 8004398:	4622      	mov	r2, r4
 800439a:	6864      	ldr	r4, [r4, #4]
 800439c:	e7cc      	b.n	8004338 <_malloc_r+0x2c>
 800439e:	1cc4      	adds	r4, r0, #3
 80043a0:	f024 0403 	bic.w	r4, r4, #3
 80043a4:	42a0      	cmp	r0, r4
 80043a6:	d0e3      	beq.n	8004370 <_malloc_r+0x64>
 80043a8:	1a21      	subs	r1, r4, r0
 80043aa:	4630      	mov	r0, r6
 80043ac:	f000 f82e 	bl	800440c <_sbrk_r>
 80043b0:	3001      	adds	r0, #1
 80043b2:	d1dd      	bne.n	8004370 <_malloc_r+0x64>
 80043b4:	e7cf      	b.n	8004356 <_malloc_r+0x4a>
 80043b6:	bf00      	nop
 80043b8:	200000e8 	.word	0x200000e8
 80043bc:	200000ec 	.word	0x200000ec

080043c0 <_realloc_r>:
 80043c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043c2:	4607      	mov	r7, r0
 80043c4:	4614      	mov	r4, r2
 80043c6:	460e      	mov	r6, r1
 80043c8:	b921      	cbnz	r1, 80043d4 <_realloc_r+0x14>
 80043ca:	4611      	mov	r1, r2
 80043cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80043d0:	f7ff bf9c 	b.w	800430c <_malloc_r>
 80043d4:	b922      	cbnz	r2, 80043e0 <_realloc_r+0x20>
 80043d6:	f7ff ff4d 	bl	8004274 <_free_r>
 80043da:	4625      	mov	r5, r4
 80043dc:	4628      	mov	r0, r5
 80043de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043e0:	f000 f830 	bl	8004444 <_malloc_usable_size_r>
 80043e4:	42a0      	cmp	r0, r4
 80043e6:	d20f      	bcs.n	8004408 <_realloc_r+0x48>
 80043e8:	4621      	mov	r1, r4
 80043ea:	4638      	mov	r0, r7
 80043ec:	f7ff ff8e 	bl	800430c <_malloc_r>
 80043f0:	4605      	mov	r5, r0
 80043f2:	2800      	cmp	r0, #0
 80043f4:	d0f2      	beq.n	80043dc <_realloc_r+0x1c>
 80043f6:	4631      	mov	r1, r6
 80043f8:	4622      	mov	r2, r4
 80043fa:	f7ff ff13 	bl	8004224 <memcpy>
 80043fe:	4631      	mov	r1, r6
 8004400:	4638      	mov	r0, r7
 8004402:	f7ff ff37 	bl	8004274 <_free_r>
 8004406:	e7e9      	b.n	80043dc <_realloc_r+0x1c>
 8004408:	4635      	mov	r5, r6
 800440a:	e7e7      	b.n	80043dc <_realloc_r+0x1c>

0800440c <_sbrk_r>:
 800440c:	b538      	push	{r3, r4, r5, lr}
 800440e:	2300      	movs	r3, #0
 8004410:	4d05      	ldr	r5, [pc, #20]	; (8004428 <_sbrk_r+0x1c>)
 8004412:	4604      	mov	r4, r0
 8004414:	4608      	mov	r0, r1
 8004416:	602b      	str	r3, [r5, #0]
 8004418:	f7fc fe90 	bl	800113c <_sbrk>
 800441c:	1c43      	adds	r3, r0, #1
 800441e:	d102      	bne.n	8004426 <_sbrk_r+0x1a>
 8004420:	682b      	ldr	r3, [r5, #0]
 8004422:	b103      	cbz	r3, 8004426 <_sbrk_r+0x1a>
 8004424:	6023      	str	r3, [r4, #0]
 8004426:	bd38      	pop	{r3, r4, r5, pc}
 8004428:	20000210 	.word	0x20000210

0800442c <__malloc_lock>:
 800442c:	4801      	ldr	r0, [pc, #4]	; (8004434 <__malloc_lock+0x8>)
 800442e:	f000 b811 	b.w	8004454 <__retarget_lock_acquire_recursive>
 8004432:	bf00      	nop
 8004434:	20000218 	.word	0x20000218

08004438 <__malloc_unlock>:
 8004438:	4801      	ldr	r0, [pc, #4]	; (8004440 <__malloc_unlock+0x8>)
 800443a:	f000 b80c 	b.w	8004456 <__retarget_lock_release_recursive>
 800443e:	bf00      	nop
 8004440:	20000218 	.word	0x20000218

08004444 <_malloc_usable_size_r>:
 8004444:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004448:	1f18      	subs	r0, r3, #4
 800444a:	2b00      	cmp	r3, #0
 800444c:	bfbc      	itt	lt
 800444e:	580b      	ldrlt	r3, [r1, r0]
 8004450:	18c0      	addlt	r0, r0, r3
 8004452:	4770      	bx	lr

08004454 <__retarget_lock_acquire_recursive>:
 8004454:	4770      	bx	lr

08004456 <__retarget_lock_release_recursive>:
 8004456:	4770      	bx	lr

08004458 <_init>:
 8004458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800445a:	bf00      	nop
 800445c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800445e:	bc08      	pop	{r3}
 8004460:	469e      	mov	lr, r3
 8004462:	4770      	bx	lr

08004464 <_fini>:
 8004464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004466:	bf00      	nop
 8004468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800446a:	bc08      	pop	{r3}
 800446c:	469e      	mov	lr, r3
 800446e:	4770      	bx	lr
