
Board1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb88  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800bd60  0800bd60  0000cd60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bdd4  0800bdd4  0000d054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bdd4  0800bdd4  0000cdd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bddc  0800bddc  0000d054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bddc  0800bddc  0000cddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bde0  0800bde0  0000cde0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  0800bde4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000814  20000058  0800be38  0000d058  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000086c  0800be38  0000d86c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d054  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c574  00000000  00000000  0000d084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004471  00000000  00000000  000295f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001598  00000000  00000000  0002da70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001087  00000000  00000000  0002f008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000298c6  00000000  00000000  0003008f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f8fd  00000000  00000000  00059955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001008f9  00000000  00000000  00079252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00179b4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005858  00000000  00000000  00179b90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0017f3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000058 	.word	0x20000058
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800bd48 	.word	0x0800bd48

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000005c 	.word	0x2000005c
 8000214:	0800bd48 	.word	0x0800bd48

08000218 <__gedf2>:
 8000218:	f04f 3cff 	mov.w	ip, #4294967295
 800021c:	e006      	b.n	800022c <__cmpdf2+0x4>
 800021e:	bf00      	nop

08000220 <__ledf2>:
 8000220:	f04f 0c01 	mov.w	ip, #1
 8000224:	e002      	b.n	800022c <__cmpdf2+0x4>
 8000226:	bf00      	nop

08000228 <__cmpdf2>:
 8000228:	f04f 0c01 	mov.w	ip, #1
 800022c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000230:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000234:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000238:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800023c:	bf18      	it	ne
 800023e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000242:	d01b      	beq.n	800027c <__cmpdf2+0x54>
 8000244:	b001      	add	sp, #4
 8000246:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800024a:	bf0c      	ite	eq
 800024c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000250:	ea91 0f03 	teqne	r1, r3
 8000254:	bf02      	ittt	eq
 8000256:	ea90 0f02 	teqeq	r0, r2
 800025a:	2000      	moveq	r0, #0
 800025c:	4770      	bxeq	lr
 800025e:	f110 0f00 	cmn.w	r0, #0
 8000262:	ea91 0f03 	teq	r1, r3
 8000266:	bf58      	it	pl
 8000268:	4299      	cmppl	r1, r3
 800026a:	bf08      	it	eq
 800026c:	4290      	cmpeq	r0, r2
 800026e:	bf2c      	ite	cs
 8000270:	17d8      	asrcs	r0, r3, #31
 8000272:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000276:	f040 0001 	orr.w	r0, r0, #1
 800027a:	4770      	bx	lr
 800027c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000280:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000284:	d102      	bne.n	800028c <__cmpdf2+0x64>
 8000286:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800028a:	d107      	bne.n	800029c <__cmpdf2+0x74>
 800028c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000290:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000294:	d1d6      	bne.n	8000244 <__cmpdf2+0x1c>
 8000296:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800029a:	d0d3      	beq.n	8000244 <__cmpdf2+0x1c>
 800029c:	f85d 0b04 	ldr.w	r0, [sp], #4
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop

080002a4 <__aeabi_cdrcmple>:
 80002a4:	4684      	mov	ip, r0
 80002a6:	4610      	mov	r0, r2
 80002a8:	4662      	mov	r2, ip
 80002aa:	468c      	mov	ip, r1
 80002ac:	4619      	mov	r1, r3
 80002ae:	4663      	mov	r3, ip
 80002b0:	e000      	b.n	80002b4 <__aeabi_cdcmpeq>
 80002b2:	bf00      	nop

080002b4 <__aeabi_cdcmpeq>:
 80002b4:	b501      	push	{r0, lr}
 80002b6:	f7ff ffb7 	bl	8000228 <__cmpdf2>
 80002ba:	2800      	cmp	r0, #0
 80002bc:	bf48      	it	mi
 80002be:	f110 0f00 	cmnmi.w	r0, #0
 80002c2:	bd01      	pop	{r0, pc}

080002c4 <__aeabi_dcmpeq>:
 80002c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80002c8:	f7ff fff4 	bl	80002b4 <__aeabi_cdcmpeq>
 80002cc:	bf0c      	ite	eq
 80002ce:	2001      	moveq	r0, #1
 80002d0:	2000      	movne	r0, #0
 80002d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80002d6:	bf00      	nop

080002d8 <__aeabi_dcmplt>:
 80002d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80002dc:	f7ff ffea 	bl	80002b4 <__aeabi_cdcmpeq>
 80002e0:	bf34      	ite	cc
 80002e2:	2001      	movcc	r0, #1
 80002e4:	2000      	movcs	r0, #0
 80002e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80002ea:	bf00      	nop

080002ec <__aeabi_dcmple>:
 80002ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80002f0:	f7ff ffe0 	bl	80002b4 <__aeabi_cdcmpeq>
 80002f4:	bf94      	ite	ls
 80002f6:	2001      	movls	r0, #1
 80002f8:	2000      	movhi	r0, #0
 80002fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80002fe:	bf00      	nop

08000300 <__aeabi_dcmpge>:
 8000300:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000304:	f7ff ffce 	bl	80002a4 <__aeabi_cdrcmple>
 8000308:	bf94      	ite	ls
 800030a:	2001      	movls	r0, #1
 800030c:	2000      	movhi	r0, #0
 800030e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000312:	bf00      	nop

08000314 <__aeabi_dcmpgt>:
 8000314:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000318:	f7ff ffc4 	bl	80002a4 <__aeabi_cdrcmple>
 800031c:	bf34      	ite	cc
 800031e:	2001      	movcc	r0, #1
 8000320:	2000      	movcs	r0, #0
 8000322:	f85d fb08 	ldr.w	pc, [sp], #8
 8000326:	bf00      	nop

08000328 <__aeabi_frsub>:
 8000328:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 800032c:	e002      	b.n	8000334 <__addsf3>
 800032e:	bf00      	nop

08000330 <__aeabi_fsub>:
 8000330:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000334 <__addsf3>:
 8000334:	0042      	lsls	r2, r0, #1
 8000336:	bf1f      	itttt	ne
 8000338:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800033c:	ea92 0f03 	teqne	r2, r3
 8000340:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000344:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000348:	d06a      	beq.n	8000420 <__addsf3+0xec>
 800034a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800034e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000352:	bfc1      	itttt	gt
 8000354:	18d2      	addgt	r2, r2, r3
 8000356:	4041      	eorgt	r1, r0
 8000358:	4048      	eorgt	r0, r1
 800035a:	4041      	eorgt	r1, r0
 800035c:	bfb8      	it	lt
 800035e:	425b      	neglt	r3, r3
 8000360:	2b19      	cmp	r3, #25
 8000362:	bf88      	it	hi
 8000364:	4770      	bxhi	lr
 8000366:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800036e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000372:	bf18      	it	ne
 8000374:	4240      	negne	r0, r0
 8000376:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800037a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800037e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000382:	bf18      	it	ne
 8000384:	4249      	negne	r1, r1
 8000386:	ea92 0f03 	teq	r2, r3
 800038a:	d03f      	beq.n	800040c <__addsf3+0xd8>
 800038c:	f1a2 0201 	sub.w	r2, r2, #1
 8000390:	fa41 fc03 	asr.w	ip, r1, r3
 8000394:	eb10 000c 	adds.w	r0, r0, ip
 8000398:	f1c3 0320 	rsb	r3, r3, #32
 800039c:	fa01 f103 	lsl.w	r1, r1, r3
 80003a0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80003a4:	d502      	bpl.n	80003ac <__addsf3+0x78>
 80003a6:	4249      	negs	r1, r1
 80003a8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80003ac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80003b0:	d313      	bcc.n	80003da <__addsf3+0xa6>
 80003b2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80003b6:	d306      	bcc.n	80003c6 <__addsf3+0x92>
 80003b8:	0840      	lsrs	r0, r0, #1
 80003ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80003be:	f102 0201 	add.w	r2, r2, #1
 80003c2:	2afe      	cmp	r2, #254	@ 0xfe
 80003c4:	d251      	bcs.n	800046a <__addsf3+0x136>
 80003c6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80003ca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ce:	bf08      	it	eq
 80003d0:	f020 0001 	biceq.w	r0, r0, #1
 80003d4:	ea40 0003 	orr.w	r0, r0, r3
 80003d8:	4770      	bx	lr
 80003da:	0049      	lsls	r1, r1, #1
 80003dc:	eb40 0000 	adc.w	r0, r0, r0
 80003e0:	3a01      	subs	r2, #1
 80003e2:	bf28      	it	cs
 80003e4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80003e8:	d2ed      	bcs.n	80003c6 <__addsf3+0x92>
 80003ea:	fab0 fc80 	clz	ip, r0
 80003ee:	f1ac 0c08 	sub.w	ip, ip, #8
 80003f2:	ebb2 020c 	subs.w	r2, r2, ip
 80003f6:	fa00 f00c 	lsl.w	r0, r0, ip
 80003fa:	bfaa      	itet	ge
 80003fc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000400:	4252      	neglt	r2, r2
 8000402:	4318      	orrge	r0, r3
 8000404:	bfbc      	itt	lt
 8000406:	40d0      	lsrlt	r0, r2
 8000408:	4318      	orrlt	r0, r3
 800040a:	4770      	bx	lr
 800040c:	f092 0f00 	teq	r2, #0
 8000410:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000414:	bf06      	itte	eq
 8000416:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800041a:	3201      	addeq	r2, #1
 800041c:	3b01      	subne	r3, #1
 800041e:	e7b5      	b.n	800038c <__addsf3+0x58>
 8000420:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000424:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000428:	bf18      	it	ne
 800042a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800042e:	d021      	beq.n	8000474 <__addsf3+0x140>
 8000430:	ea92 0f03 	teq	r2, r3
 8000434:	d004      	beq.n	8000440 <__addsf3+0x10c>
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf08      	it	eq
 800043c:	4608      	moveq	r0, r1
 800043e:	4770      	bx	lr
 8000440:	ea90 0f01 	teq	r0, r1
 8000444:	bf1c      	itt	ne
 8000446:	2000      	movne	r0, #0
 8000448:	4770      	bxne	lr
 800044a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800044e:	d104      	bne.n	800045a <__addsf3+0x126>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	bf28      	it	cs
 8000454:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000458:	4770      	bx	lr
 800045a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800045e:	bf3c      	itt	cc
 8000460:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000464:	4770      	bxcc	lr
 8000466:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800046a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800046e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000472:	4770      	bx	lr
 8000474:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000478:	bf16      	itet	ne
 800047a:	4608      	movne	r0, r1
 800047c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000480:	4601      	movne	r1, r0
 8000482:	0242      	lsls	r2, r0, #9
 8000484:	bf06      	itte	eq
 8000486:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800048a:	ea90 0f01 	teqeq	r0, r1
 800048e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000492:	4770      	bx	lr

08000494 <__aeabi_ui2f>:
 8000494:	f04f 0300 	mov.w	r3, #0
 8000498:	e004      	b.n	80004a4 <__aeabi_i2f+0x8>
 800049a:	bf00      	nop

0800049c <__aeabi_i2f>:
 800049c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80004a0:	bf48      	it	mi
 80004a2:	4240      	negmi	r0, r0
 80004a4:	ea5f 0c00 	movs.w	ip, r0
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80004b0:	4601      	mov	r1, r0
 80004b2:	f04f 0000 	mov.w	r0, #0
 80004b6:	e01c      	b.n	80004f2 <__aeabi_l2f+0x2a>

080004b8 <__aeabi_ul2f>:
 80004b8:	ea50 0201 	orrs.w	r2, r0, r1
 80004bc:	bf08      	it	eq
 80004be:	4770      	bxeq	lr
 80004c0:	f04f 0300 	mov.w	r3, #0
 80004c4:	e00a      	b.n	80004dc <__aeabi_l2f+0x14>
 80004c6:	bf00      	nop

080004c8 <__aeabi_l2f>:
 80004c8:	ea50 0201 	orrs.w	r2, r0, r1
 80004cc:	bf08      	it	eq
 80004ce:	4770      	bxeq	lr
 80004d0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80004d4:	d502      	bpl.n	80004dc <__aeabi_l2f+0x14>
 80004d6:	4240      	negs	r0, r0
 80004d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004dc:	ea5f 0c01 	movs.w	ip, r1
 80004e0:	bf02      	ittt	eq
 80004e2:	4684      	moveq	ip, r0
 80004e4:	4601      	moveq	r1, r0
 80004e6:	2000      	moveq	r0, #0
 80004e8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80004ec:	bf08      	it	eq
 80004ee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80004f2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80004f6:	fabc f28c 	clz	r2, ip
 80004fa:	3a08      	subs	r2, #8
 80004fc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000500:	db10      	blt.n	8000524 <__aeabi_l2f+0x5c>
 8000502:	fa01 fc02 	lsl.w	ip, r1, r2
 8000506:	4463      	add	r3, ip
 8000508:	fa00 fc02 	lsl.w	ip, r0, r2
 800050c:	f1c2 0220 	rsb	r2, r2, #32
 8000510:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000514:	fa20 f202 	lsr.w	r2, r0, r2
 8000518:	eb43 0002 	adc.w	r0, r3, r2
 800051c:	bf08      	it	eq
 800051e:	f020 0001 	biceq.w	r0, r0, #1
 8000522:	4770      	bx	lr
 8000524:	f102 0220 	add.w	r2, r2, #32
 8000528:	fa01 fc02 	lsl.w	ip, r1, r2
 800052c:	f1c2 0220 	rsb	r2, r2, #32
 8000530:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000534:	fa21 f202 	lsr.w	r2, r1, r2
 8000538:	eb43 0002 	adc.w	r0, r3, r2
 800053c:	bf08      	it	eq
 800053e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000542:	4770      	bx	lr

08000544 <__aeabi_uldivmod>:
 8000544:	b953      	cbnz	r3, 800055c <__aeabi_uldivmod+0x18>
 8000546:	b94a      	cbnz	r2, 800055c <__aeabi_uldivmod+0x18>
 8000548:	2900      	cmp	r1, #0
 800054a:	bf08      	it	eq
 800054c:	2800      	cmpeq	r0, #0
 800054e:	bf1c      	itt	ne
 8000550:	f04f 31ff 	movne.w	r1, #4294967295
 8000554:	f04f 30ff 	movne.w	r0, #4294967295
 8000558:	f000 b988 	b.w	800086c <__aeabi_idiv0>
 800055c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000560:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000564:	f000 f806 	bl	8000574 <__udivmoddi4>
 8000568:	f8dd e004 	ldr.w	lr, [sp, #4]
 800056c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000570:	b004      	add	sp, #16
 8000572:	4770      	bx	lr

08000574 <__udivmoddi4>:
 8000574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000578:	9d08      	ldr	r5, [sp, #32]
 800057a:	468e      	mov	lr, r1
 800057c:	4604      	mov	r4, r0
 800057e:	4688      	mov	r8, r1
 8000580:	2b00      	cmp	r3, #0
 8000582:	d14a      	bne.n	800061a <__udivmoddi4+0xa6>
 8000584:	428a      	cmp	r2, r1
 8000586:	4617      	mov	r7, r2
 8000588:	d962      	bls.n	8000650 <__udivmoddi4+0xdc>
 800058a:	fab2 f682 	clz	r6, r2
 800058e:	b14e      	cbz	r6, 80005a4 <__udivmoddi4+0x30>
 8000590:	f1c6 0320 	rsb	r3, r6, #32
 8000594:	fa01 f806 	lsl.w	r8, r1, r6
 8000598:	fa20 f303 	lsr.w	r3, r0, r3
 800059c:	40b7      	lsls	r7, r6
 800059e:	ea43 0808 	orr.w	r8, r3, r8
 80005a2:	40b4      	lsls	r4, r6
 80005a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005a8:	fa1f fc87 	uxth.w	ip, r7
 80005ac:	fbb8 f1fe 	udiv	r1, r8, lr
 80005b0:	0c23      	lsrs	r3, r4, #16
 80005b2:	fb0e 8811 	mls	r8, lr, r1, r8
 80005b6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005ba:	fb01 f20c 	mul.w	r2, r1, ip
 80005be:	429a      	cmp	r2, r3
 80005c0:	d909      	bls.n	80005d6 <__udivmoddi4+0x62>
 80005c2:	18fb      	adds	r3, r7, r3
 80005c4:	f101 30ff 	add.w	r0, r1, #4294967295
 80005c8:	f080 80ea 	bcs.w	80007a0 <__udivmoddi4+0x22c>
 80005cc:	429a      	cmp	r2, r3
 80005ce:	f240 80e7 	bls.w	80007a0 <__udivmoddi4+0x22c>
 80005d2:	3902      	subs	r1, #2
 80005d4:	443b      	add	r3, r7
 80005d6:	1a9a      	subs	r2, r3, r2
 80005d8:	b2a3      	uxth	r3, r4
 80005da:	fbb2 f0fe 	udiv	r0, r2, lr
 80005de:	fb0e 2210 	mls	r2, lr, r0, r2
 80005e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80005e6:	fb00 fc0c 	mul.w	ip, r0, ip
 80005ea:	459c      	cmp	ip, r3
 80005ec:	d909      	bls.n	8000602 <__udivmoddi4+0x8e>
 80005ee:	18fb      	adds	r3, r7, r3
 80005f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80005f4:	f080 80d6 	bcs.w	80007a4 <__udivmoddi4+0x230>
 80005f8:	459c      	cmp	ip, r3
 80005fa:	f240 80d3 	bls.w	80007a4 <__udivmoddi4+0x230>
 80005fe:	443b      	add	r3, r7
 8000600:	3802      	subs	r0, #2
 8000602:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000606:	eba3 030c 	sub.w	r3, r3, ip
 800060a:	2100      	movs	r1, #0
 800060c:	b11d      	cbz	r5, 8000616 <__udivmoddi4+0xa2>
 800060e:	40f3      	lsrs	r3, r6
 8000610:	2200      	movs	r2, #0
 8000612:	e9c5 3200 	strd	r3, r2, [r5]
 8000616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800061a:	428b      	cmp	r3, r1
 800061c:	d905      	bls.n	800062a <__udivmoddi4+0xb6>
 800061e:	b10d      	cbz	r5, 8000624 <__udivmoddi4+0xb0>
 8000620:	e9c5 0100 	strd	r0, r1, [r5]
 8000624:	2100      	movs	r1, #0
 8000626:	4608      	mov	r0, r1
 8000628:	e7f5      	b.n	8000616 <__udivmoddi4+0xa2>
 800062a:	fab3 f183 	clz	r1, r3
 800062e:	2900      	cmp	r1, #0
 8000630:	d146      	bne.n	80006c0 <__udivmoddi4+0x14c>
 8000632:	4573      	cmp	r3, lr
 8000634:	d302      	bcc.n	800063c <__udivmoddi4+0xc8>
 8000636:	4282      	cmp	r2, r0
 8000638:	f200 8105 	bhi.w	8000846 <__udivmoddi4+0x2d2>
 800063c:	1a84      	subs	r4, r0, r2
 800063e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000642:	2001      	movs	r0, #1
 8000644:	4690      	mov	r8, r2
 8000646:	2d00      	cmp	r5, #0
 8000648:	d0e5      	beq.n	8000616 <__udivmoddi4+0xa2>
 800064a:	e9c5 4800 	strd	r4, r8, [r5]
 800064e:	e7e2      	b.n	8000616 <__udivmoddi4+0xa2>
 8000650:	2a00      	cmp	r2, #0
 8000652:	f000 8090 	beq.w	8000776 <__udivmoddi4+0x202>
 8000656:	fab2 f682 	clz	r6, r2
 800065a:	2e00      	cmp	r6, #0
 800065c:	f040 80a4 	bne.w	80007a8 <__udivmoddi4+0x234>
 8000660:	1a8a      	subs	r2, r1, r2
 8000662:	0c03      	lsrs	r3, r0, #16
 8000664:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000668:	b280      	uxth	r0, r0
 800066a:	b2bc      	uxth	r4, r7
 800066c:	2101      	movs	r1, #1
 800066e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000672:	fb0e 221c 	mls	r2, lr, ip, r2
 8000676:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800067a:	fb04 f20c 	mul.w	r2, r4, ip
 800067e:	429a      	cmp	r2, r3
 8000680:	d907      	bls.n	8000692 <__udivmoddi4+0x11e>
 8000682:	18fb      	adds	r3, r7, r3
 8000684:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000688:	d202      	bcs.n	8000690 <__udivmoddi4+0x11c>
 800068a:	429a      	cmp	r2, r3
 800068c:	f200 80e0 	bhi.w	8000850 <__udivmoddi4+0x2dc>
 8000690:	46c4      	mov	ip, r8
 8000692:	1a9b      	subs	r3, r3, r2
 8000694:	fbb3 f2fe 	udiv	r2, r3, lr
 8000698:	fb0e 3312 	mls	r3, lr, r2, r3
 800069c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80006a0:	fb02 f404 	mul.w	r4, r2, r4
 80006a4:	429c      	cmp	r4, r3
 80006a6:	d907      	bls.n	80006b8 <__udivmoddi4+0x144>
 80006a8:	18fb      	adds	r3, r7, r3
 80006aa:	f102 30ff 	add.w	r0, r2, #4294967295
 80006ae:	d202      	bcs.n	80006b6 <__udivmoddi4+0x142>
 80006b0:	429c      	cmp	r4, r3
 80006b2:	f200 80ca 	bhi.w	800084a <__udivmoddi4+0x2d6>
 80006b6:	4602      	mov	r2, r0
 80006b8:	1b1b      	subs	r3, r3, r4
 80006ba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80006be:	e7a5      	b.n	800060c <__udivmoddi4+0x98>
 80006c0:	f1c1 0620 	rsb	r6, r1, #32
 80006c4:	408b      	lsls	r3, r1
 80006c6:	fa22 f706 	lsr.w	r7, r2, r6
 80006ca:	431f      	orrs	r7, r3
 80006cc:	fa0e f401 	lsl.w	r4, lr, r1
 80006d0:	fa20 f306 	lsr.w	r3, r0, r6
 80006d4:	fa2e fe06 	lsr.w	lr, lr, r6
 80006d8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80006dc:	4323      	orrs	r3, r4
 80006de:	fa00 f801 	lsl.w	r8, r0, r1
 80006e2:	fa1f fc87 	uxth.w	ip, r7
 80006e6:	fbbe f0f9 	udiv	r0, lr, r9
 80006ea:	0c1c      	lsrs	r4, r3, #16
 80006ec:	fb09 ee10 	mls	lr, r9, r0, lr
 80006f0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80006f4:	fb00 fe0c 	mul.w	lr, r0, ip
 80006f8:	45a6      	cmp	lr, r4
 80006fa:	fa02 f201 	lsl.w	r2, r2, r1
 80006fe:	d909      	bls.n	8000714 <__udivmoddi4+0x1a0>
 8000700:	193c      	adds	r4, r7, r4
 8000702:	f100 3aff 	add.w	sl, r0, #4294967295
 8000706:	f080 809c 	bcs.w	8000842 <__udivmoddi4+0x2ce>
 800070a:	45a6      	cmp	lr, r4
 800070c:	f240 8099 	bls.w	8000842 <__udivmoddi4+0x2ce>
 8000710:	3802      	subs	r0, #2
 8000712:	443c      	add	r4, r7
 8000714:	eba4 040e 	sub.w	r4, r4, lr
 8000718:	fa1f fe83 	uxth.w	lr, r3
 800071c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000720:	fb09 4413 	mls	r4, r9, r3, r4
 8000724:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000728:	fb03 fc0c 	mul.w	ip, r3, ip
 800072c:	45a4      	cmp	ip, r4
 800072e:	d908      	bls.n	8000742 <__udivmoddi4+0x1ce>
 8000730:	193c      	adds	r4, r7, r4
 8000732:	f103 3eff 	add.w	lr, r3, #4294967295
 8000736:	f080 8082 	bcs.w	800083e <__udivmoddi4+0x2ca>
 800073a:	45a4      	cmp	ip, r4
 800073c:	d97f      	bls.n	800083e <__udivmoddi4+0x2ca>
 800073e:	3b02      	subs	r3, #2
 8000740:	443c      	add	r4, r7
 8000742:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000746:	eba4 040c 	sub.w	r4, r4, ip
 800074a:	fba0 ec02 	umull	lr, ip, r0, r2
 800074e:	4564      	cmp	r4, ip
 8000750:	4673      	mov	r3, lr
 8000752:	46e1      	mov	r9, ip
 8000754:	d362      	bcc.n	800081c <__udivmoddi4+0x2a8>
 8000756:	d05f      	beq.n	8000818 <__udivmoddi4+0x2a4>
 8000758:	b15d      	cbz	r5, 8000772 <__udivmoddi4+0x1fe>
 800075a:	ebb8 0203 	subs.w	r2, r8, r3
 800075e:	eb64 0409 	sbc.w	r4, r4, r9
 8000762:	fa04 f606 	lsl.w	r6, r4, r6
 8000766:	fa22 f301 	lsr.w	r3, r2, r1
 800076a:	431e      	orrs	r6, r3
 800076c:	40cc      	lsrs	r4, r1
 800076e:	e9c5 6400 	strd	r6, r4, [r5]
 8000772:	2100      	movs	r1, #0
 8000774:	e74f      	b.n	8000616 <__udivmoddi4+0xa2>
 8000776:	fbb1 fcf2 	udiv	ip, r1, r2
 800077a:	0c01      	lsrs	r1, r0, #16
 800077c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000780:	b280      	uxth	r0, r0
 8000782:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000786:	463b      	mov	r3, r7
 8000788:	4638      	mov	r0, r7
 800078a:	463c      	mov	r4, r7
 800078c:	46b8      	mov	r8, r7
 800078e:	46be      	mov	lr, r7
 8000790:	2620      	movs	r6, #32
 8000792:	fbb1 f1f7 	udiv	r1, r1, r7
 8000796:	eba2 0208 	sub.w	r2, r2, r8
 800079a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800079e:	e766      	b.n	800066e <__udivmoddi4+0xfa>
 80007a0:	4601      	mov	r1, r0
 80007a2:	e718      	b.n	80005d6 <__udivmoddi4+0x62>
 80007a4:	4610      	mov	r0, r2
 80007a6:	e72c      	b.n	8000602 <__udivmoddi4+0x8e>
 80007a8:	f1c6 0220 	rsb	r2, r6, #32
 80007ac:	fa2e f302 	lsr.w	r3, lr, r2
 80007b0:	40b7      	lsls	r7, r6
 80007b2:	40b1      	lsls	r1, r6
 80007b4:	fa20 f202 	lsr.w	r2, r0, r2
 80007b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007bc:	430a      	orrs	r2, r1
 80007be:	fbb3 f8fe 	udiv	r8, r3, lr
 80007c2:	b2bc      	uxth	r4, r7
 80007c4:	fb0e 3318 	mls	r3, lr, r8, r3
 80007c8:	0c11      	lsrs	r1, r2, #16
 80007ca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007ce:	fb08 f904 	mul.w	r9, r8, r4
 80007d2:	40b0      	lsls	r0, r6
 80007d4:	4589      	cmp	r9, r1
 80007d6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80007da:	b280      	uxth	r0, r0
 80007dc:	d93e      	bls.n	800085c <__udivmoddi4+0x2e8>
 80007de:	1879      	adds	r1, r7, r1
 80007e0:	f108 3cff 	add.w	ip, r8, #4294967295
 80007e4:	d201      	bcs.n	80007ea <__udivmoddi4+0x276>
 80007e6:	4589      	cmp	r9, r1
 80007e8:	d81f      	bhi.n	800082a <__udivmoddi4+0x2b6>
 80007ea:	eba1 0109 	sub.w	r1, r1, r9
 80007ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80007f2:	fb09 f804 	mul.w	r8, r9, r4
 80007f6:	fb0e 1119 	mls	r1, lr, r9, r1
 80007fa:	b292      	uxth	r2, r2
 80007fc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000800:	4542      	cmp	r2, r8
 8000802:	d229      	bcs.n	8000858 <__udivmoddi4+0x2e4>
 8000804:	18ba      	adds	r2, r7, r2
 8000806:	f109 31ff 	add.w	r1, r9, #4294967295
 800080a:	d2c4      	bcs.n	8000796 <__udivmoddi4+0x222>
 800080c:	4542      	cmp	r2, r8
 800080e:	d2c2      	bcs.n	8000796 <__udivmoddi4+0x222>
 8000810:	f1a9 0102 	sub.w	r1, r9, #2
 8000814:	443a      	add	r2, r7
 8000816:	e7be      	b.n	8000796 <__udivmoddi4+0x222>
 8000818:	45f0      	cmp	r8, lr
 800081a:	d29d      	bcs.n	8000758 <__udivmoddi4+0x1e4>
 800081c:	ebbe 0302 	subs.w	r3, lr, r2
 8000820:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000824:	3801      	subs	r0, #1
 8000826:	46e1      	mov	r9, ip
 8000828:	e796      	b.n	8000758 <__udivmoddi4+0x1e4>
 800082a:	eba7 0909 	sub.w	r9, r7, r9
 800082e:	4449      	add	r1, r9
 8000830:	f1a8 0c02 	sub.w	ip, r8, #2
 8000834:	fbb1 f9fe 	udiv	r9, r1, lr
 8000838:	fb09 f804 	mul.w	r8, r9, r4
 800083c:	e7db      	b.n	80007f6 <__udivmoddi4+0x282>
 800083e:	4673      	mov	r3, lr
 8000840:	e77f      	b.n	8000742 <__udivmoddi4+0x1ce>
 8000842:	4650      	mov	r0, sl
 8000844:	e766      	b.n	8000714 <__udivmoddi4+0x1a0>
 8000846:	4608      	mov	r0, r1
 8000848:	e6fd      	b.n	8000646 <__udivmoddi4+0xd2>
 800084a:	443b      	add	r3, r7
 800084c:	3a02      	subs	r2, #2
 800084e:	e733      	b.n	80006b8 <__udivmoddi4+0x144>
 8000850:	f1ac 0c02 	sub.w	ip, ip, #2
 8000854:	443b      	add	r3, r7
 8000856:	e71c      	b.n	8000692 <__udivmoddi4+0x11e>
 8000858:	4649      	mov	r1, r9
 800085a:	e79c      	b.n	8000796 <__udivmoddi4+0x222>
 800085c:	eba1 0109 	sub.w	r1, r1, r9
 8000860:	46c4      	mov	ip, r8
 8000862:	fbb1 f9fe 	udiv	r9, r1, lr
 8000866:	fb09 f804 	mul.w	r8, r9, r4
 800086a:	e7c4      	b.n	80007f6 <__udivmoddi4+0x282>

0800086c <__aeabi_idiv0>:
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <ActionsMod_MovingObstacles_Init>:
  BUS_RedLeds *rty_redLeds);

/* System initialize for function-call system: '<Root>/MovingObstacles' */
void ActionsMod_MovingObstacles_Init(ENUM_TrackingObstacles *rty_statusObstacles,
  DW_MovingObstacles_ActionsMod_T *localDW)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	6039      	str	r1, [r7, #0]
  /* Chart: '<Root>/MovingObstacles' */
  /*  Il chart deve attivarsi all'avvio, e il rover all'avvio sarà in IDLE
     [set == 0] */
  localDW->is_c2_ActionsModel = ActionsModel_IN_Inactive;
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	2201      	movs	r2, #1
 800087e:	701a      	strb	r2, [r3, #0]
  *rty_statusObstacles = NOT_TRACKING;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	2200      	movs	r2, #0
 8000884:	701a      	strb	r2, [r3, #0]
}
 8000886:	bf00      	nop
 8000888:	370c      	adds	r7, #12
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
	...

08000894 <ActionsModel_MovingObstacles>:

/* Output and update for function-call system: '<Root>/MovingObstacles' */
void ActionsModel_MovingObstacles(uint8_T rtu_set, const BUS_Sonar *rtu_sonar,
  ENUM_TrackingObstacles *rty_statusObstacles, DW_MovingObstacles_ActionsMod_T
  *localDW)
{
 8000894:	b480      	push	{r7}
 8000896:	b085      	sub	sp, #20
 8000898:	af00      	add	r7, sp, #0
 800089a:	60b9      	str	r1, [r7, #8]
 800089c:	607a      	str	r2, [r7, #4]
 800089e:	603b      	str	r3, [r7, #0]
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]
  if (localDW->is_c2_ActionsModel == ActionsModel_IN_Inactive) {
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d132      	bne.n	8000912 <ActionsModel_MovingObstacles+0x7e>
    *rty_statusObstacles = NOT_TRACKING;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2200      	movs	r2, #0
 80008b0:	701a      	strb	r2, [r3, #0]
    if (rtu_set == ActionsModel_ON) {
 80008b2:	7bfb      	ldrb	r3, [r7, #15]
 80008b4:	2b01      	cmp	r3, #1
 80008b6:	f040 80d5 	bne.w	8000a64 <ActionsModel_MovingObstacles+0x1d0>
      localDW->is_c2_ActionsModel = Acti_IN_TrackingMovingObstacles;
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	2202      	movs	r2, #2
 80008be:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	881b      	ldrh	r3, [r3, #0]
 80008c4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80008c8:	d80b      	bhi.n	80008e2 <ActionsModel_MovingObstacles+0x4e>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 80008ce:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80008d2:	d806      	bhi.n	80008e2 <ActionsModel_MovingObstacles+0x4e>
        localDW->is_TrackingMovingObstacles = Act_IN_PossibleStartingFromLeft;
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	2203      	movs	r2, #3
 80008d8:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	2201      	movs	r2, #1
 80008de:	701a      	strb	r2, [r3, #0]
 80008e0:	e0c0      	b.n	8000a64 <ActionsModel_MovingObstacles+0x1d0>
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	889b      	ldrh	r3, [r3, #4]
 80008e6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80008ea:	d80b      	bhi.n	8000904 <ActionsModel_MovingObstacles+0x70>
                 (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	885b      	ldrh	r3, [r3, #2]
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 80008f0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80008f4:	d806      	bhi.n	8000904 <ActionsModel_MovingObstacles+0x70>
        localDW->is_TrackingMovingObstacles = Ac_IN_PossibleStartingFromRight;
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	2204      	movs	r2, #4
 80008fa:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	2201      	movs	r2, #1
 8000900:	701a      	strb	r2, [r3, #0]
 8000902:	e0af      	b.n	8000a64 <ActionsModel_MovingObstacles+0x1d0>
      } else {
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	2201      	movs	r2, #1
 8000908:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	2201      	movs	r2, #1
 800090e:	701a      	strb	r2, [r3, #0]
        *rty_statusObstacles = NO_OBSTACLE;
      }
      break;
    }
  }
}
 8000910:	e0a8      	b.n	8000a64 <ActionsModel_MovingObstacles+0x1d0>
  } else if (rtu_set == ActionsModel_OFF) {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d109      	bne.n	800092c <ActionsModel_MovingObstacles+0x98>
    localDW->is_TrackingMovingObstacles = ActionsModel_IN_NO_ACTIVE_CHILD;
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	2200      	movs	r2, #0
 800091c:	705a      	strb	r2, [r3, #1]
    localDW->is_c2_ActionsModel = ActionsModel_IN_Inactive;
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	2201      	movs	r2, #1
 8000922:	701a      	strb	r2, [r3, #0]
    *rty_statusObstacles = NOT_TRACKING;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2200      	movs	r2, #0
 8000928:	701a      	strb	r2, [r3, #0]
}
 800092a:	e09b      	b.n	8000a64 <ActionsModel_MovingObstacles+0x1d0>
    switch (localDW->is_TrackingMovingObstacles) {
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	785b      	ldrb	r3, [r3, #1]
 8000930:	3b01      	subs	r3, #1
 8000932:	2b03      	cmp	r3, #3
 8000934:	d87e      	bhi.n	8000a34 <ActionsModel_MovingObstacles+0x1a0>
 8000936:	a201      	add	r2, pc, #4	@ (adr r2, 800093c <ActionsModel_MovingObstacles+0xa8>)
 8000938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800093c:	0800094d 	.word	0x0800094d
 8000940:	08000997 	.word	0x08000997
 8000944:	080009b5 	.word	0x080009b5
 8000948:	080009f5 	.word	0x080009f5
      *rty_statusObstacles = NO_OBSTACLE;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2201      	movs	r2, #1
 8000950:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	881b      	ldrh	r3, [r3, #0]
 8000956:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800095a:	d80b      	bhi.n	8000974 <ActionsModel_MovingObstacles+0xe0>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left <= ActionsModel_OBSTACLE_DETECTED) &&
 8000960:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000964:	d806      	bhi.n	8000974 <ActionsModel_MovingObstacles+0xe0>
        localDW->is_TrackingMovingObstacles = Act_IN_PossibleStartingFromLeft;
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	2203      	movs	r2, #3
 800096a:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2201      	movs	r2, #1
 8000970:	701a      	strb	r2, [r3, #0]
      break;
 8000972:	e06e      	b.n	8000a52 <ActionsModel_MovingObstacles+0x1be>
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	889b      	ldrh	r3, [r3, #4]
 8000978:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800097c:	d869      	bhi.n	8000a52 <ActionsModel_MovingObstacles+0x1be>
                 (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	885b      	ldrh	r3, [r3, #2]
      } else if ((rtu_sonar->right <= ActionsModel_OBSTACLE_DETECTED) &&
 8000982:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000986:	d864      	bhi.n	8000a52 <ActionsModel_MovingObstacles+0x1be>
        localDW->is_TrackingMovingObstacles = Ac_IN_PossibleStartingFromRight;
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	2204      	movs	r2, #4
 800098c:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2201      	movs	r2, #1
 8000992:	701a      	strb	r2, [r3, #0]
      break;
 8000994:	e05d      	b.n	8000a52 <ActionsModel_MovingObstacles+0x1be>
      *rty_statusObstacles = OBSTACLE_FROM_LEFT;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	2202      	movs	r2, #2
 800099a:	701a      	strb	r2, [r3, #0]
      if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 800099c:	68bb      	ldr	r3, [r7, #8]
 800099e:	885b      	ldrh	r3, [r3, #2]
 80009a0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80009a4:	d957      	bls.n	8000a56 <ActionsModel_MovingObstacles+0x1c2>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	2201      	movs	r2, #1
 80009aa:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2201      	movs	r2, #1
 80009b0:	701a      	strb	r2, [r3, #0]
      break;
 80009b2:	e050      	b.n	8000a56 <ActionsModel_MovingObstacles+0x1c2>
      *rty_statusObstacles = NO_OBSTACLE;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	2201      	movs	r2, #1
 80009b8:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->left > ActionsModel_OBSTACLE_DETECTED) &&
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	881b      	ldrh	r3, [r3, #0]
 80009be:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80009c2:	d90b      	bls.n	80009dc <ActionsModel_MovingObstacles+0x148>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->left > ActionsModel_OBSTACLE_DETECTED) &&
 80009c8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80009cc:	d806      	bhi.n	80009dc <ActionsModel_MovingObstacles+0x148>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_MovedFromLeft;
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	2202      	movs	r2, #2
 80009d2:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = OBSTACLE_FROM_LEFT;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2202      	movs	r2, #2
 80009d8:	701a      	strb	r2, [r3, #0]
      break;
 80009da:	e03e      	b.n	8000a5a <ActionsModel_MovingObstacles+0x1c6>
      } else if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	885b      	ldrh	r3, [r3, #2]
 80009e0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80009e4:	d939      	bls.n	8000a5a <ActionsModel_MovingObstacles+0x1c6>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	2201      	movs	r2, #1
 80009ea:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	2201      	movs	r2, #1
 80009f0:	701a      	strb	r2, [r3, #0]
      break;
 80009f2:	e032      	b.n	8000a5a <ActionsModel_MovingObstacles+0x1c6>
      *rty_statusObstacles = NO_OBSTACLE;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2201      	movs	r2, #1
 80009f8:	701a      	strb	r2, [r3, #0]
      if ((rtu_sonar->right > ActionsModel_OBSTACLE_DETECTED) &&
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	889b      	ldrh	r3, [r3, #4]
 80009fe:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000a02:	d90b      	bls.n	8000a1c <ActionsModel_MovingObstacles+0x188>
          (rtu_sonar->front <= ActionsModel_OBSTACLE_DETECTED)) {
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	885b      	ldrh	r3, [r3, #2]
      if ((rtu_sonar->right > ActionsModel_OBSTACLE_DETECTED) &&
 8000a08:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000a0c:	d806      	bhi.n	8000a1c <ActionsModel_MovingObstacles+0x188>
        localDW->is_TrackingMovingObstacles = ActionsMod_IN_StartingFromRight;
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	2205      	movs	r2, #5
 8000a12:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = OBSTACLE_FROM_RIGHT;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2203      	movs	r2, #3
 8000a18:	701a      	strb	r2, [r3, #0]
      break;
 8000a1a:	e020      	b.n	8000a5e <ActionsModel_MovingObstacles+0x1ca>
      } else if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	885b      	ldrh	r3, [r3, #2]
 8000a20:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000a24:	d91b      	bls.n	8000a5e <ActionsModel_MovingObstacles+0x1ca>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	2201      	movs	r2, #1
 8000a2a:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2201      	movs	r2, #1
 8000a30:	701a      	strb	r2, [r3, #0]
      break;
 8000a32:	e014      	b.n	8000a5e <ActionsModel_MovingObstacles+0x1ca>
      *rty_statusObstacles = OBSTACLE_FROM_RIGHT;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2203      	movs	r2, #3
 8000a38:	701a      	strb	r2, [r3, #0]
      if (rtu_sonar->front > ActionsModel_OBSTACLE_DETECTED) {
 8000a3a:	68bb      	ldr	r3, [r7, #8]
 8000a3c:	885b      	ldrh	r3, [r3, #2]
 8000a3e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000a42:	d90e      	bls.n	8000a62 <ActionsModel_MovingObstacles+0x1ce>
        localDW->is_TrackingMovingObstacles = ActionsModel_IN_Monitoring;
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	2201      	movs	r2, #1
 8000a48:	705a      	strb	r2, [r3, #1]
        *rty_statusObstacles = NO_OBSTACLE;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	701a      	strb	r2, [r3, #0]
      break;
 8000a50:	e007      	b.n	8000a62 <ActionsModel_MovingObstacles+0x1ce>
      break;
 8000a52:	bf00      	nop
 8000a54:	e006      	b.n	8000a64 <ActionsModel_MovingObstacles+0x1d0>
      break;
 8000a56:	bf00      	nop
 8000a58:	e004      	b.n	8000a64 <ActionsModel_MovingObstacles+0x1d0>
      break;
 8000a5a:	bf00      	nop
 8000a5c:	e002      	b.n	8000a64 <ActionsModel_MovingObstacles+0x1d0>
      break;
 8000a5e:	bf00      	nop
 8000a60:	e000      	b.n	8000a64 <ActionsModel_MovingObstacles+0x1d0>
      break;
 8000a62:	bf00      	nop
}
 8000a64:	bf00      	nop
 8000a66:	3714      	adds	r7, #20
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <ActionsMo_checkSafetyFromRotate>:

/* Function for Chart: '<Root>/RoverAction' */
static ENUM_SafeAction ActionsMo_checkSafetyFromRotate(uint16_T obstacleDetected)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	80fb      	strh	r3, [r7, #6]
  ENUM_SafeAction emergencyAction;
  emergencyAction = SA_NONE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	73fb      	strb	r3, [r7, #15]
  if (obstacleDetected <= ActionsM_MIN_DISTANCE_TO_ROTATE) {
 8000a7e:	88fb      	ldrh	r3, [r7, #6]
 8000a80:	2b14      	cmp	r3, #20
 8000a82:	d801      	bhi.n	8000a88 <ActionsMo_checkSafetyFromRotate+0x18>
    emergencyAction = SA_BRAKING_HARD;
 8000a84:	2303      	movs	r3, #3
 8000a86:	73fb      	strb	r3, [r7, #15]
  }

  return emergencyAction;
 8000a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3714      	adds	r7, #20
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr

08000a96 <ActionsM_checkSafetyFromForward>:

/* Function for Chart: '<Root>/RoverAction' */
static ENUM_SafeAction ActionsM_checkSafetyFromForward(ENUM_TrackingObstacles
  movingObstacle, uint16_T sonarFront)
{
 8000a96:	b480      	push	{r7}
 8000a98:	b085      	sub	sp, #20
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	460a      	mov	r2, r1
 8000aa0:	71fb      	strb	r3, [r7, #7]
 8000aa2:	4613      	mov	r3, r2
 8000aa4:	80bb      	strh	r3, [r7, #4]
  ENUM_SafeAction emergencyAction;
  emergencyAction = SA_NONE;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	73fb      	strb	r3, [r7, #15]
  if (sonarFront <= ActionsMode_OBSTACLE_DETECTED_h) {
 8000aaa:	88bb      	ldrh	r3, [r7, #4]
 8000aac:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000ab0:	d817      	bhi.n	8000ae2 <ActionsM_checkSafetyFromForward+0x4c>
    if (sonarFront <= ActionsModel_BRAKE_DISTANCE) {
 8000ab2:	88bb      	ldrh	r3, [r7, #4]
 8000ab4:	2b96      	cmp	r3, #150	@ 0x96
 8000ab6:	d808      	bhi.n	8000aca <ActionsM_checkSafetyFromForward+0x34>
      if (sonarFront <= ActionsModel_CRITICAL_DISTANCE) {
 8000ab8:	88bb      	ldrh	r3, [r7, #4]
 8000aba:	2b4b      	cmp	r3, #75	@ 0x4b
 8000abc:	d802      	bhi.n	8000ac4 <ActionsM_checkSafetyFromForward+0x2e>
        emergencyAction = SA_BRAKING_HARD;
 8000abe:	2303      	movs	r3, #3
 8000ac0:	73fb      	strb	r3, [r7, #15]
 8000ac2:	e00e      	b.n	8000ae2 <ActionsM_checkSafetyFromForward+0x4c>
      } else {
        emergencyAction = SA_BRAKING_SMOOTH;
 8000ac4:	2304      	movs	r3, #4
 8000ac6:	73fb      	strb	r3, [r7, #15]
 8000ac8:	e00b      	b.n	8000ae2 <ActionsM_checkSafetyFromForward+0x4c>
      }
    } else {
      switch (movingObstacle) {
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	2b02      	cmp	r3, #2
 8000ace:	d002      	beq.n	8000ad6 <ActionsM_checkSafetyFromForward+0x40>
 8000ad0:	2b03      	cmp	r3, #3
 8000ad2:	d003      	beq.n	8000adc <ActionsM_checkSafetyFromForward+0x46>
 8000ad4:	e005      	b.n	8000ae2 <ActionsM_checkSafetyFromForward+0x4c>
       case OBSTACLE_FROM_LEFT:
        emergencyAction = SA_SWERVE_LEFT;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	73fb      	strb	r3, [r7, #15]
        break;
 8000ada:	e002      	b.n	8000ae2 <ActionsM_checkSafetyFromForward+0x4c>

       case OBSTACLE_FROM_RIGHT:
        emergencyAction = SA_SWERVE_RIGHT;
 8000adc:	2302      	movs	r3, #2
 8000ade:	73fb      	strb	r3, [r7, #15]
        break;
 8000ae0:	bf00      	nop
      }
    }
  }

  return emergencyAction;
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <ActionsModel_areAllSpeedsZero>:

/* Function for Chart: '<Root>/RoverAction' */
static uint8_T ActionsModel_areAllSpeedsZero(real32_T speed1, real32_T speed2,
  real32_T speed3, real32_T speed4, real32_T zero_velocity)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b087      	sub	sp, #28
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	ed87 0a05 	vstr	s0, [r7, #20]
 8000afa:	edc7 0a04 	vstr	s1, [r7, #16]
 8000afe:	ed87 1a03 	vstr	s2, [r7, #12]
 8000b02:	edc7 1a02 	vstr	s3, [r7, #8]
 8000b06:	ed87 2a01 	vstr	s4, [r7, #4]
  return (uint8_T)((fabsf(speed1) <= zero_velocity) && ((fabsf(speed2) <=
 8000b0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b0e:	eef0 7ae7 	vabs.f32	s15, s15
 8000b12:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b1e:	db22      	blt.n	8000b66 <ActionsModel_areAllSpeedsZero+0x76>
 8000b20:	edd7 7a04 	vldr	s15, [r7, #16]
 8000b24:	eef0 7ae7 	vabs.f32	s15, s15
 8000b28:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b34:	db17      	blt.n	8000b66 <ActionsModel_areAllSpeedsZero+0x76>
    zero_velocity) && ((fabsf(speed3) <= zero_velocity) && (fabsf(speed4) <=
 8000b36:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b3a:	eef0 7ae7 	vabs.f32	s15, s15
 8000b3e:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b4a:	db0c      	blt.n	8000b66 <ActionsModel_areAllSpeedsZero+0x76>
 8000b4c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b50:	eef0 7ae7 	vabs.f32	s15, s15
 8000b54:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b60:	db01      	blt.n	8000b66 <ActionsModel_areAllSpeedsZero+0x76>
  return (uint8_T)((fabsf(speed1) <= zero_velocity) && ((fabsf(speed2) <=
 8000b62:	2301      	movs	r3, #1
 8000b64:	e000      	b.n	8000b68 <ActionsModel_areAllSpeedsZero+0x78>
 8000b66:	2300      	movs	r3, #0
 8000b68:	b2db      	uxtb	r3, r3
    zero_velocity))));
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	371c      	adds	r7, #28
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
	...

08000b78 <Acti_trackGyroAngleChangeRobust>:

/* Function for Chart: '<Root>/RoverAction' */
static uint8_T Acti_trackGyroAngleChangeRobust(real32_T *accumulatedChange,
  real32_T previousValue, real32_T currentValue, real32_T threshold)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60f8      	str	r0, [r7, #12]
 8000b80:	ed87 0a02 	vstr	s0, [r7, #8]
 8000b84:	edc7 0a01 	vstr	s1, [r7, #4]
 8000b88:	ed87 1a00 	vstr	s2, [r7]
  uint8_T hasChanged;
  if (rtIsInfF(previousValue) || rtIsNaNF(previousValue)) {
 8000b8c:	ed97 0a02 	vldr	s0, [r7, #8]
 8000b90:	f003 ffa4 	bl	8004adc <rtIsInfF>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d106      	bne.n	8000ba8 <Acti_trackGyroAngleChangeRobust+0x30>
 8000b9a:	ed97 0a02 	vldr	s0, [r7, #8]
 8000b9e:	f003 ffc3 	bl	8004b28 <rtIsNaNF>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d002      	beq.n	8000bae <Acti_trackGyroAngleChangeRobust+0x36>
    hasChanged = 0U;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	75fb      	strb	r3, [r7, #23]
 8000bac:	e068      	b.n	8000c80 <Acti_trackGyroAngleChangeRobust+0x108>
  } else if (rtIsInfF(currentValue) || rtIsNaNF(currentValue)) {
 8000bae:	ed97 0a01 	vldr	s0, [r7, #4]
 8000bb2:	f003 ff93 	bl	8004adc <rtIsInfF>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d106      	bne.n	8000bca <Acti_trackGyroAngleChangeRobust+0x52>
 8000bbc:	ed97 0a01 	vldr	s0, [r7, #4]
 8000bc0:	f003 ffb2 	bl	8004b28 <rtIsNaNF>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d002      	beq.n	8000bd0 <Acti_trackGyroAngleChangeRobust+0x58>
    hasChanged = 0U;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	75fb      	strb	r3, [r7, #23]
 8000bce:	e057      	b.n	8000c80 <Acti_trackGyroAngleChangeRobust+0x108>
  } else if (rtIsInfF(threshold) || rtIsNaNF(threshold)) {
 8000bd0:	ed97 0a00 	vldr	s0, [r7]
 8000bd4:	f003 ff82 	bl	8004adc <rtIsInfF>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d106      	bne.n	8000bec <Acti_trackGyroAngleChangeRobust+0x74>
 8000bde:	ed97 0a00 	vldr	s0, [r7]
 8000be2:	f003 ffa1 	bl	8004b28 <rtIsNaNF>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d002      	beq.n	8000bf2 <Acti_trackGyroAngleChangeRobust+0x7a>
    hasChanged = 0U;
 8000bec:	2300      	movs	r3, #0
 8000bee:	75fb      	strb	r3, [r7, #23]
 8000bf0:	e046      	b.n	8000c80 <Acti_trackGyroAngleChangeRobust+0x108>
  } else {
    real32_T deltaRaw;
    deltaRaw = currentValue - previousValue;
 8000bf2:	ed97 7a01 	vldr	s14, [r7, #4]
 8000bf6:	edd7 7a02 	vldr	s15, [r7, #8]
 8000bfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bfe:	edc7 7a04 	vstr	s15, [r7, #16]
    if (deltaRaw > 180.0F) {
 8000c02:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c06:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000c8c <Acti_trackGyroAngleChangeRobust+0x114>
 8000c0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c12:	dd08      	ble.n	8000c26 <Acti_trackGyroAngleChangeRobust+0xae>
      deltaRaw -= 360.0F;
 8000c14:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c18:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8000c90 <Acti_trackGyroAngleChangeRobust+0x118>
 8000c1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c20:	edc7 7a04 	vstr	s15, [r7, #16]
 8000c24:	e010      	b.n	8000c48 <Acti_trackGyroAngleChangeRobust+0xd0>
    } else if (deltaRaw < -180.0F) {
 8000c26:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c2a:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000c94 <Acti_trackGyroAngleChangeRobust+0x11c>
 8000c2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c36:	d507      	bpl.n	8000c48 <Acti_trackGyroAngleChangeRobust+0xd0>
      deltaRaw += 360.0F;
 8000c38:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c3c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8000c90 <Acti_trackGyroAngleChangeRobust+0x118>
 8000c40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000c44:	edc7 7a04 	vstr	s15, [r7, #16]
    }

    *accumulatedChange += deltaRaw;
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	ed93 7a00 	vldr	s14, [r3]
 8000c4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	edc3 7a00 	vstr	s15, [r3]
    hasChanged = (uint8_T)(fabsf(*accumulatedChange) >= fabsf(threshold));
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	edd3 7a00 	vldr	s15, [r3]
 8000c62:	eeb0 7ae7 	vabs.f32	s14, s15
 8000c66:	edd7 7a00 	vldr	s15, [r7]
 8000c6a:	eef0 7ae7 	vabs.f32	s15, s15
 8000c6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c76:	bfac      	ite	ge
 8000c78:	2301      	movge	r3, #1
 8000c7a:	2300      	movlt	r3, #0
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	75fb      	strb	r3, [r7, #23]
  }

  return hasChanged;
 8000c80:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	43340000 	.word	0x43340000
 8000c90:	43b40000 	.word	0x43b40000
 8000c94:	c3340000 	.word	0xc3340000

08000c98 <enter_internal_BW_FW_SafeAction>:

/* Function for Chart: '<Root>/RoverAction' */
static void enter_internal_BW_FW_SafeAction(const real32_T *rtu_gyroscope,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	607a      	str	r2, [r7, #4]
 8000ca4:	603b      	str	r3, [r7, #0]
  switch (*rty_safeAction) {
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	2b04      	cmp	r3, #4
 8000cac:	d015      	beq.n	8000cda <enter_internal_BW_FW_SafeAction+0x42>
 8000cae:	2b04      	cmp	r3, #4
 8000cb0:	dc3b      	bgt.n	8000d2a <enter_internal_BW_FW_SafeAction+0x92>
 8000cb2:	2b02      	cmp	r3, #2
 8000cb4:	d021      	beq.n	8000cfa <enter_internal_BW_FW_SafeAction+0x62>
 8000cb6:	2b03      	cmp	r3, #3
 8000cb8:	d137      	bne.n	8000d2a <enter_internal_BW_FW_SafeAction+0x92>
   case SA_BRAKING_HARD:
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_BW_FW_BrakingHard;
 8000cba:	4b2b      	ldr	r3, [pc, #172]	@ (8000d68 <enter_internal_BW_FW_SafeAction+0xd0>)
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2205      	movs	r2, #5
 8000cc6:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	f04f 0200 	mov.w	r2, #0
 8000cce:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	f04f 0200 	mov.w	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
    break;
 8000cd8:	e03f      	b.n	8000d5a <enter_internal_BW_FW_SafeAction+0xc2>

   case SA_BRAKING_SMOOTH:
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_BrakingSmooth;
 8000cda:	4b23      	ldr	r3, [pc, #140]	@ (8000d68 <enter_internal_BW_FW_SafeAction+0xd0>)
 8000cdc:	2202      	movs	r2, #2
 8000cde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_SMOOTH;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2206      	movs	r2, #6
 8000ce6:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	f04f 0200 	mov.w	r2, #0
 8000cee:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	f04f 0200 	mov.w	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
    break;
 8000cf8:	e02f      	b.n	8000d5a <enter_internal_BW_FW_SafeAction+0xc2>

   case SA_SWERVE_RIGHT:
    ActionsModel_DW.accumulated_change = 0.0F;
 8000cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8000d68 <enter_internal_BW_FW_SafeAction+0xd0>)
 8000cfc:	f04f 0200 	mov.w	r2, #0
 8000d00:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a18      	ldr	r2, [pc, #96]	@ (8000d68 <enter_internal_BW_FW_SafeAction+0xd0>)
 8000d08:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SR_StopMotors;
 8000d0a:	4b17      	ldr	r3, [pc, #92]	@ (8000d68 <enter_internal_BW_FW_SafeAction+0xd0>)
 8000d0c:	2206      	movs	r2, #6
 8000d0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2205      	movs	r2, #5
 8000d16:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	f04f 0200 	mov.w	r2, #0
 8000d1e:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	f04f 0200 	mov.w	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
    break;
 8000d28:	e017      	b.n	8000d5a <enter_internal_BW_FW_SafeAction+0xc2>

   default:
    /* [safeAction == ENUM_SafeAction.SA_SWERVE_LEFT] */
    ActionsModel_DW.accumulated_change = 0.0F;
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <enter_internal_BW_FW_SafeAction+0xd0>)
 8000d2c:	f04f 0200 	mov.w	r2, #0
 8000d30:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4a0c      	ldr	r2, [pc, #48]	@ (8000d68 <enter_internal_BW_FW_SafeAction+0xd0>)
 8000d38:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SL_StopMotors;
 8000d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d68 <enter_internal_BW_FW_SafeAction+0xd0>)
 8000d3c:	2204      	movs	r2, #4
 8000d3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    *rty_roverAction = RA_BRAKING_HARD;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2205      	movs	r2, #5
 8000d46:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	f04f 0200 	mov.w	r2, #0
 8000d4e:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	f04f 0200 	mov.w	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
    break;
 8000d58:	bf00      	nop
  }
}
 8000d5a:	bf00      	nop
 8000d5c:	3714      	adds	r7, #20
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	2000007c 	.word	0x2000007c

08000d6c <ActionsModel_BW_Forward>:
static void ActionsModel_BW_Forward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b086      	sub	sp, #24
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	607a      	str	r2, [r7, #4]
 8000d78:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8000d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d7c:	781a      	ldrb	r2, [r3, #0]
    rtu_sonar->front);
 8000d7e:	6a3b      	ldr	r3, [r7, #32]
 8000d80:	885b      	ldrh	r3, [r3, #2]
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8000d82:	4619      	mov	r1, r3
 8000d84:	4610      	mov	r0, r2
 8000d86:	f7ff fe86 	bl	8000a96 <ActionsM_checkSafetyFromForward>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d90:	701a      	strb	r2, [r3, #0]
  switch (ActionsModel_DW.is_BW_Forward) {
 8000d92:	4bb4      	ldr	r3, [pc, #720]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000d94:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d002      	beq.n	8000da2 <ActionsModel_BW_Forward+0x36>
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	d039      	beq.n	8000e14 <ActionsModel_BW_Forward+0xa8>
 8000da0:	e1ae      	b.n	8001100 <ActionsModel_BW_Forward+0x394>
   case Action_IN_BW_FW_EndedSafeAction:
    if (*rtu_currentUserAction != UA_BACKWARD) {
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	2b04      	cmp	r3, #4
 8000da8:	d007      	beq.n	8000dba <ActionsModel_BW_Forward+0x4e>
      ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8000daa:	4bae      	ldr	r3, [pc, #696]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 8000db2:	4bac      	ldr	r3, [pc, #688]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000db4:	2202      	movs	r2, #2
 8000db6:	60da      	str	r2, [r3, #12]
      /*  Set point */
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }
    break;
 8000db8:	e1f1      	b.n	800119e <ActionsModel_BW_Forward+0x432>
    } else if (*rty_safeAction == SA_NONE) {
 8000dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	f040 81ed 	bne.w	800119e <ActionsModel_BW_Forward+0x432>
      ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 8000dc4:	4ba7      	ldr	r3, [pc, #668]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000dc6:	2203      	movs	r2, #3
 8000dc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_B.set = 1U;
 8000dcc:	4ba6      	ldr	r3, [pc, #664]	@ (8001068 <ActionsModel_BW_Forward+0x2fc>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8000dd2:	4ba6      	ldr	r3, [pc, #664]	@ (800106c <ActionsModel_BW_Forward+0x300>)
 8000dd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000dd6:	6a39      	ldr	r1, [r7, #32]
 8000dd8:	2001      	movs	r0, #1
 8000dda:	f7ff fd5b 	bl	8000894 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 8000dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000de0:	2201      	movs	r2, #1
 8000de2:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dea:	425b      	negs	r3, r3
 8000dec:	ee07 3a90 	vmov	s15, r3
 8000df0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000df4:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8001070 <ActionsModel_BW_Forward+0x304>
 8000df8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dfc:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8001074 <ActionsModel_BW_Forward+0x308>
 8000e00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e06:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8000e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e0c:	685a      	ldr	r2, [r3, #4]
 8000e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e10:	601a      	str	r2, [r3, #0]
    break;
 8000e12:	e1c4      	b.n	800119e <ActionsModel_BW_Forward+0x432>

   case ActionsMode_IN_BW_FW_SafeAction:
    switch (ActionsModel_DW.is_BW_FW_SafeAction) {
 8000e14:	4b93      	ldr	r3, [pc, #588]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000e16:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	2b04      	cmp	r3, #4
 8000e1e:	f200 80d8 	bhi.w	8000fd2 <ActionsModel_BW_Forward+0x266>
 8000e22:	a201      	add	r2, pc, #4	@ (adr r2, 8000e28 <ActionsModel_BW_Forward+0xbc>)
 8000e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e28:	08000e3d 	.word	0x08000e3d
 8000e2c:	08000e85 	.word	0x08000e85
 8000e30:	08000ef5 	.word	0x08000ef5
 8000e34:	08000f37 	.word	0x08000f37
 8000e38:	08000f91 	.word	0x08000f91
     case ActionsMod_IN_BW_FW_BrakingHard:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	edd3 7a00 	vldr	s15, [r3]
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	edd3 6a02 	vldr	s13, [r3, #8]
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8000e54:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8000e58:	eef0 1a46 	vmov.f32	s3, s12
 8000e5c:	eeb0 1a66 	vmov.f32	s2, s13
 8000e60:	eef0 0a47 	vmov.f32	s1, s14
 8000e64:	eeb0 0a67 	vmov.f32	s0, s15
 8000e68:	f7ff fe42 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f000 80dc 	beq.w	800102c <ActionsModel_BW_Forward+0x2c0>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8000e74:	4b7b      	ldr	r3, [pc, #492]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 8000e7c:	4b79      	ldr	r3, [pc, #484]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000e7e:	2202      	movs	r2, #2
 8000e80:	611a      	str	r2, [r3, #16]
      }
      break;
 8000e82:	e0d3      	b.n	800102c <ActionsModel_BW_Forward+0x2c0>

     case ActionsM_IN_BW_FW_BrakingSmooth:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	edd3 7a00 	vldr	s15, [r3]
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	edd3 6a02 	vldr	s13, [r3, #8]
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8000e9c:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8000ea0:	eef0 1a46 	vmov.f32	s3, s12
 8000ea4:	eeb0 1a66 	vmov.f32	s2, s13
 8000ea8:	eef0 0a47 	vmov.f32	s1, s14
 8000eac:	eeb0 0a67 	vmov.f32	s0, s15
 8000eb0:	f7ff fe1e 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d007      	beq.n	8000eca <ActionsModel_BW_Forward+0x15e>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8000eba:	4b6a      	ldr	r3, [pc, #424]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 8000ec2:	4b68      	ldr	r3, [pc, #416]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000ec4:	2202      	movs	r2, #2
 8000ec6:	611a      	str	r2, [r3, #16]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
      break;
 8000ec8:	e0b2      	b.n	8001030 <ActionsModel_BW_Forward+0x2c4>
      } else if (*rty_safeAction == SA_BRAKING_HARD) {
 8000eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b03      	cmp	r3, #3
 8000ed0:	f040 80ae 	bne.w	8001030 <ActionsModel_BW_Forward+0x2c4>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_BW_FW_BrakingHard;
 8000ed4:	4b63      	ldr	r3, [pc, #396]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_BRAKING_HARD;
 8000edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ede:	2205      	movs	r2, #5
 8000ee0:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 8000ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ee4:	f04f 0200 	mov.w	r2, #0
 8000ee8:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8000eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eec:	f04f 0200 	mov.w	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
      break;
 8000ef2:	e09d      	b.n	8001030 <ActionsModel_BW_Forward+0x2c4>

     case ActionsM_IN_BW_FW_SL_RotateLeft:
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8000ef4:	4b5b      	ldr	r3, [pc, #364]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000ef6:	edd3 7a00 	vldr	s15, [r3]
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	ed93 7a00 	vldr	s14, [r3]
 8000f00:	ed9f 1a5d 	vldr	s2, [pc, #372]	@ 8001078 <ActionsModel_BW_Forward+0x30c>
 8000f04:	eef0 0a47 	vmov.f32	s1, s14
 8000f08:	eeb0 0a67 	vmov.f32	s0, s15
 8000f0c:	485b      	ldr	r0, [pc, #364]	@ (800107c <ActionsModel_BW_Forward+0x310>)
 8000f0e:	f7ff fe33 	bl	8000b78 <Acti_trackGyroAngleChangeRobust>
 8000f12:	4603      	mov	r3, r0
 8000f14:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);
      if (rotation_ended == 1) {
 8000f16:	7dfb      	ldrb	r3, [r7, #23]
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d107      	bne.n	8000f2c <ActionsModel_BW_Forward+0x1c0>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8000f1c:	4b51      	ldr	r3, [pc, #324]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 8000f24:	4b4f      	ldr	r3, [pc, #316]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000f26:	2202      	movs	r2, #2
 8000f28:	611a      	str	r2, [r3, #16]
      } else {
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
      }
      break;
 8000f2a:	e086      	b.n	800103a <ActionsModel_BW_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a4c      	ldr	r2, [pc, #304]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000f32:	6013      	str	r3, [r2, #0]
      break;
 8000f34:	e081      	b.n	800103a <ActionsModel_BW_Forward+0x2ce>

     case ActionsM_IN_BW_FW_SL_StopMotors:
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8000f36:	68bb      	ldr	r3, [r7, #8]
 8000f38:	edd3 7a00 	vldr	s15, [r3]
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	edd3 6a02 	vldr	s13, [r3, #8]
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8000f4e:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8000f52:	eef0 1a46 	vmov.f32	s3, s12
 8000f56:	eeb0 1a66 	vmov.f32	s2, s13
 8000f5a:	eef0 0a47 	vmov.f32	s1, s14
 8000f5e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f62:	f7ff fdc5 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d063      	beq.n	8001034 <ActionsModel_BW_Forward+0x2c8>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsM_IN_BW_FW_SL_RotateLeft;
 8000f6c:	4b3d      	ldr	r3, [pc, #244]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000f6e:	2203      	movs	r2, #3
 8000f70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_ROTATE_LEFT;
 8000f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f76:	2202      	movs	r2, #2
 8000f78:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = ActionsModel_SPEED_SWERVE;
 8000f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f7c:	4a40      	ldr	r2, [pc, #256]	@ (8001080 <ActionsModel_BW_Forward+0x314>)
 8000f7e:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = -40.0F;
 8000f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f82:	4a40      	ldr	r2, [pc, #256]	@ (8001084 <ActionsModel_BW_Forward+0x318>)
 8000f84:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a36      	ldr	r2, [pc, #216]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000f8c:	6013      	str	r3, [r2, #0]
      }
      break;
 8000f8e:	e051      	b.n	8001034 <ActionsModel_BW_Forward+0x2c8>

     case Actions_IN_BW_FW_SR_RotateRight:
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8000f90:	4b34      	ldr	r3, [pc, #208]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000f92:	edd3 7a00 	vldr	s15, [r3]
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	ed93 7a00 	vldr	s14, [r3]
 8000f9c:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001078 <ActionsModel_BW_Forward+0x30c>
 8000fa0:	eef0 0a47 	vmov.f32	s1, s14
 8000fa4:	eeb0 0a67 	vmov.f32	s0, s15
 8000fa8:	4834      	ldr	r0, [pc, #208]	@ (800107c <ActionsModel_BW_Forward+0x310>)
 8000faa:	f7ff fde5 	bl	8000b78 <Acti_trackGyroAngleChangeRobust>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);
      if (rotation_ended == 1) {
 8000fb2:	7dfb      	ldrb	r3, [r7, #23]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d107      	bne.n	8000fc8 <ActionsModel_BW_Forward+0x25c>
        ActionsModel_DW.is_BW_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8000fb8:	4b2a      	ldr	r3, [pc, #168]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 2U;
 8000fc0:	4b28      	ldr	r3, [pc, #160]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000fc2:	2202      	movs	r2, #2
 8000fc4:	611a      	str	r2, [r3, #16]
      } else {
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
      }
      break;
 8000fc6:	e038      	b.n	800103a <ActionsModel_BW_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a25      	ldr	r2, [pc, #148]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8000fce:	6013      	str	r3, [r2, #0]
      break;
 8000fd0:	e033      	b.n	800103a <ActionsModel_BW_Forward+0x2ce>

     default:
      /* case IN_BW_FW_SR_StopMotors: */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	edd3 7a00 	vldr	s15, [r3]
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	edd3 6a02 	vldr	s13, [r3, #8]
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8000fea:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8000fee:	eef0 1a46 	vmov.f32	s3, s12
 8000ff2:	eeb0 1a66 	vmov.f32	s2, s13
 8000ff6:	eef0 0a47 	vmov.f32	s1, s14
 8000ffa:	eeb0 0a67 	vmov.f32	s0, s15
 8000ffe:	f7ff fd77 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d017      	beq.n	8001038 <ActionsModel_BW_Forward+0x2cc>
        ActionsModel_DW.is_BW_FW_SafeAction = Actions_IN_BW_FW_SR_RotateRight;
 8001008:	4b16      	ldr	r3, [pc, #88]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 800100a:	2205      	movs	r2, #5
 800100c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        *rty_roverAction = RA_ROTATE_RIGHT;
 8001010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001012:	2203      	movs	r2, #3
 8001014:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = -40.0F;
 8001016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001018:	4a1a      	ldr	r2, [pc, #104]	@ (8001084 <ActionsModel_BW_Forward+0x318>)
 800101a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = ActionsModel_SPEED_SWERVE;
 800101c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101e:	4a18      	ldr	r2, [pc, #96]	@ (8001080 <ActionsModel_BW_Forward+0x314>)
 8001020:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a0f      	ldr	r2, [pc, #60]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8001028:	6013      	str	r3, [r2, #0]
      }
      break;
 800102a:	e005      	b.n	8001038 <ActionsModel_BW_Forward+0x2cc>
      break;
 800102c:	bf00      	nop
 800102e:	e004      	b.n	800103a <ActionsModel_BW_Forward+0x2ce>
      break;
 8001030:	bf00      	nop
 8001032:	e002      	b.n	800103a <ActionsModel_BW_Forward+0x2ce>
      break;
 8001034:	bf00      	nop
 8001036:	e000      	b.n	800103a <ActionsModel_BW_Forward+0x2ce>
      break;
 8001038:	bf00      	nop
    }

    if (ActionsModel_DW.exit_port_index_BW_FW_SafeActio == 2U) {
 800103a:	4b0a      	ldr	r3, [pc, #40]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 800103c:	691b      	ldr	r3, [r3, #16]
 800103e:	2b02      	cmp	r3, #2
 8001040:	f040 80af 	bne.w	80011a2 <ActionsModel_BW_Forward+0x436>
      ActionsModel_DW.exit_port_index_BW_FW_SafeActio = 0U;
 8001044:	4b07      	ldr	r3, [pc, #28]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8001046:	2200      	movs	r2, #0
 8001048:	611a      	str	r2, [r3, #16]
      if (*rtu_currentUserAction != UA_BACKWARD) {
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b04      	cmp	r3, #4
 8001050:	d01a      	beq.n	8001088 <ActionsModel_BW_Forward+0x31c>
        ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001052:	4b04      	ldr	r3, [pc, #16]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 8001054:	2200      	movs	r2, #0
 8001056:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 800105a:	4b02      	ldr	r3, [pc, #8]	@ (8001064 <ActionsModel_BW_Forward+0x2f8>)
 800105c:	2202      	movs	r2, #2
 800105e:	60da      	str	r2, [r3, #12]
        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
    }
    break;
 8001060:	e09f      	b.n	80011a2 <ActionsModel_BW_Forward+0x436>
 8001062:	bf00      	nop
 8001064:	2000007c 	.word	0x2000007c
 8001068:	20000078 	.word	0x20000078
 800106c:	200000c4 	.word	0x200000c4
 8001070:	44000000 	.word	0x44000000
 8001074:	42c80000 	.word	0x42c80000
 8001078:	42340000 	.word	0x42340000
 800107c:	20000080 	.word	0x20000080
 8001080:	42200000 	.word	0x42200000
 8001084:	c2200000 	.word	0xc2200000
      } else if (*rty_safeAction == SA_NONE) {
 8001088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d127      	bne.n	80010e0 <ActionsModel_BW_Forward+0x374>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 8001090:	4b4d      	ldr	r3, [pc, #308]	@ (80011c8 <ActionsModel_BW_Forward+0x45c>)
 8001092:	2203      	movs	r2, #3
 8001094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_B.set = 1U;
 8001098:	4b4c      	ldr	r3, [pc, #304]	@ (80011cc <ActionsModel_BW_Forward+0x460>)
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 800109e:	4b4c      	ldr	r3, [pc, #304]	@ (80011d0 <ActionsModel_BW_Forward+0x464>)
 80010a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80010a2:	6a39      	ldr	r1, [r7, #32]
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff fbf5 	bl	8000894 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 80010aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ac:	2201      	movs	r2, #1
 80010ae:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010b6:	425b      	negs	r3, r3
 80010b8:	ee07 3a90 	vmov	s15, r3
 80010bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010c0:	eddf 6a44 	vldr	s13, [pc, #272]	@ 80011d4 <ActionsModel_BW_Forward+0x468>
 80010c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c8:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80011d8 <ActionsModel_BW_Forward+0x46c>
 80010cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d2:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 80010d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d8:	685a      	ldr	r2, [r3, #4]
 80010da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010dc:	601a      	str	r2, [r3, #0]
    break;
 80010de:	e060      	b.n	80011a2 <ActionsModel_BW_Forward+0x436>
        ActionsModel_DW.is_BW_Forward = Action_IN_BW_FW_EndedSafeAction;
 80010e0:	4b39      	ldr	r3, [pc, #228]	@ (80011c8 <ActionsModel_BW_Forward+0x45c>)
 80010e2:	2201      	movs	r2, #1
 80010e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        *rty_roverAction = RA_IDLE;
 80010e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ea:	2200      	movs	r2, #0
 80010ec:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 80010ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f0:	f04f 0200 	mov.w	r2, #0
 80010f4:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80010f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
    break;
 80010fe:	e050      	b.n	80011a2 <ActionsModel_BW_Forward+0x436>

   default:
    /* case IN_BW_FW_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 8001100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d013      	beq.n	8001130 <ActionsModel_BW_Forward+0x3c4>
      /*  Stop tracking */
      ActionsModel_B.set = 0U;
 8001108:	4b30      	ldr	r3, [pc, #192]	@ (80011cc <ActionsModel_BW_Forward+0x460>)
 800110a:	2200      	movs	r2, #0
 800110c:	701a      	strb	r2, [r3, #0]

      /* Chart: '<Root>/MovingObstacles' */
      /* Chart: '<Root>/MovingObstacles' */
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 800110e:	4b30      	ldr	r3, [pc, #192]	@ (80011d0 <ActionsModel_BW_Forward+0x464>)
 8001110:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001112:	6a39      	ldr	r1, [r7, #32]
 8001114:	2000      	movs	r0, #0
 8001116:	f7ff fbbd 	bl	8000894 <ActionsModel_MovingObstacles>
        &ActionsModel_DW.sf_MovingObstacles);
      ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_SafeAction;
 800111a:	4b2b      	ldr	r3, [pc, #172]	@ (80011c8 <ActionsModel_BW_Forward+0x45c>)
 800111c:	2202      	movs	r2, #2
 800111e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      enter_internal_BW_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8001122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001124:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001126:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001128:	6838      	ldr	r0, [r7, #0]
 800112a:	f7ff fdb5 	bl	8000c98 <enter_internal_BW_FW_SafeAction>
      /*  Set point */
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }
    break;
 800112e:	e039      	b.n	80011a4 <ActionsModel_BW_Forward+0x438>
    } else if (*rtu_currentUserAction != UA_BACKWARD) {
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b04      	cmp	r3, #4
 8001136:	d010      	beq.n	800115a <ActionsModel_BW_Forward+0x3ee>
      ActionsModel_B.set = 0U;
 8001138:	4b24      	ldr	r3, [pc, #144]	@ (80011cc <ActionsModel_BW_Forward+0x460>)
 800113a:	2200      	movs	r2, #0
 800113c:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 800113e:	4b24      	ldr	r3, [pc, #144]	@ (80011d0 <ActionsModel_BW_Forward+0x464>)
 8001140:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001142:	6a39      	ldr	r1, [r7, #32]
 8001144:	2000      	movs	r0, #0
 8001146:	f7ff fba5 	bl	8000894 <ActionsModel_MovingObstacles>
      ActionsModel_DW.is_BW_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800114a:	4b1f      	ldr	r3, [pc, #124]	@ (80011c8 <ActionsModel_BW_Forward+0x45c>)
 800114c:	2200      	movs	r2, #0
 800114e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      ActionsModel_DW.exit_port_index_BW_Forward = 2U;
 8001152:	4b1d      	ldr	r3, [pc, #116]	@ (80011c8 <ActionsModel_BW_Forward+0x45c>)
 8001154:	2202      	movs	r2, #2
 8001156:	60da      	str	r2, [r3, #12]
    break;
 8001158:	e024      	b.n	80011a4 <ActionsModel_BW_Forward+0x438>
      ActionsModel_MovingObstacles(ActionsModel_B.set, rtu_sonar,
 800115a:	4b1c      	ldr	r3, [pc, #112]	@ (80011cc <ActionsModel_BW_Forward+0x460>)
 800115c:	7818      	ldrb	r0, [r3, #0]
 800115e:	4b1c      	ldr	r3, [pc, #112]	@ (80011d0 <ActionsModel_BW_Forward+0x464>)
 8001160:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001162:	6a39      	ldr	r1, [r7, #32]
 8001164:	f7ff fb96 	bl	8000894 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 8001168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001174:	425b      	negs	r3, r3
 8001176:	ee07 3a90 	vmov	s15, r3
 800117a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800117e:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80011d4 <ActionsModel_BW_Forward+0x468>
 8001182:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001186:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80011d8 <ActionsModel_BW_Forward+0x46c>
 800118a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800118e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001190:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8001194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001196:	685a      	ldr	r2, [r3, #4]
 8001198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119a:	601a      	str	r2, [r3, #0]
    break;
 800119c:	e002      	b.n	80011a4 <ActionsModel_BW_Forward+0x438>
    break;
 800119e:	bf00      	nop
 80011a0:	e000      	b.n	80011a4 <ActionsModel_BW_Forward+0x438>
    break;
 80011a2:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_BW_Forward == 2U) {
 80011a4:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <ActionsModel_BW_Forward+0x45c>)
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d109      	bne.n	80011c0 <ActionsModel_BW_Forward+0x454>
    ActionsModel_DW.exit_port_index_BW_Forward = 0U;
 80011ac:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <ActionsModel_BW_Forward+0x45c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	60da      	str	r2, [r3, #12]
    ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80011b2:	4b05      	ldr	r3, [pc, #20]	@ (80011c8 <ActionsModel_BW_Forward+0x45c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ActionsModel_DW.exit_port_index_Backward = 2U;
 80011ba:	4b03      	ldr	r3, [pc, #12]	@ (80011c8 <ActionsModel_BW_Forward+0x45c>)
 80011bc:	2202      	movs	r2, #2
 80011be:	609a      	str	r2, [r3, #8]
  }
}
 80011c0:	bf00      	nop
 80011c2:	3718      	adds	r7, #24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	2000007c 	.word	0x2000007c
 80011cc:	20000078 	.word	0x20000078
 80011d0:	200000c4 	.word	0x200000c4
 80011d4:	44000000 	.word	0x44000000
 80011d8:	42c80000 	.word	0x42c80000

080011dc <ActionsModel_BW_RotateLeft>:
static void ActionsModel_BW_RotateLeft(const ENUM_UserAction
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever,
  const real32_T *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint
  *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
 80011e8:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 80011ea:	6a3b      	ldr	r3, [r7, #32]
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff fc3e 	bl	8000a70 <ActionsMo_checkSafetyFromRotate>
 80011f4:	4603      	mov	r3, r0
 80011f6:	461a      	mov	r2, r3
 80011f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011fa:	701a      	strb	r2, [r3, #0]
  switch (ActionsModel_DW.is_BW_RotateLeft) {
 80011fc:	4b9b      	ldr	r3, [pc, #620]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 80011fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001202:	2b01      	cmp	r3, #1
 8001204:	d002      	beq.n	800120c <ActionsModel_BW_RotateLeft+0x30>
 8001206:	2b02      	cmp	r3, #2
 8001208:	d037      	beq.n	800127a <ActionsModel_BW_RotateLeft+0x9e>
 800120a:	e0a2      	b.n	8001352 <ActionsModel_BW_RotateLeft+0x176>
   case Action_IN_BW_RL_EndedSafeAction:
    if (*rtu_currentUserAction != UA_BACKWARD) {
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b04      	cmp	r3, #4
 8001212:	d007      	beq.n	8001224 <ActionsModel_BW_RotateLeft+0x48>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001214:	4b95      	ldr	r3, [pc, #596]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 8001216:	2200      	movs	r2, #0
 8001218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 800121c:	4b93      	ldr	r3, [pc, #588]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 800121e:	2202      	movs	r2, #2
 8001220:	61da      	str	r2, [r3, #28]
      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
    }
    break;
 8001222:	e0f4      	b.n	800140e <ActionsModel_BW_RotateLeft+0x232>
    } else if (*rty_safeAction == SA_NONE) {
 8001224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	2b00      	cmp	r3, #0
 800122a:	f040 80f0 	bne.w	800140e <ActionsModel_BW_RotateLeft+0x232>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 800122e:	4b8f      	ldr	r3, [pc, #572]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 8001230:	2203      	movs	r2, #3
 8001232:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a8c      	ldr	r2, [pc, #560]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 800123c:	6013      	str	r3, [r2, #0]
      *rty_roverAction = RA_ROTATE_LEFT;
 800123e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001240:	2202      	movs	r2, #2
 8001242:	701a      	strb	r2, [r3, #0]
      rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f9b3 3000 	ldrsh.w	r3, [r3]
 800124a:	ee07 3a90 	vmov	s15, r3
 800124e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001252:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001470 <ActionsModel_BW_RotateLeft+0x294>
 8001256:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800125a:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8001474 <ActionsModel_BW_RotateLeft+0x298>
 800125e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001264:	edc3 7a00 	vstr	s15, [r3]
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126a:	edd3 7a00 	vldr	s15, [r3]
 800126e:	eef1 7a67 	vneg.f32	s15, s15
 8001272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001274:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001278:	e0c9      	b.n	800140e <ActionsModel_BW_RotateLeft+0x232>

   case ActionsMode_IN_BW_RL_SafeAction:
    /*     */
    if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	edd3 7a00 	vldr	s15, [r3]
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	ed93 7a01 	vldr	s14, [r3, #4]
         rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	edd3 6a02 	vldr	s13, [r3, #8]
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	ed93 6a03 	vldr	s12, [r3, #12]
    if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001292:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001296:	eef0 1a46 	vmov.f32	s3, s12
 800129a:	eeb0 1a66 	vmov.f32	s2, s13
 800129e:	eef0 0a47 	vmov.f32	s1, s14
 80012a2:	eeb0 0a67 	vmov.f32	s0, s15
 80012a6:	f7ff fc23 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d002      	beq.n	80012b6 <ActionsModel_BW_RotateLeft+0xda>
      ActionsModel_DW.exit_port_index_BW_RL_SafeActio = 2U;
 80012b0:	4b6e      	ldr	r3, [pc, #440]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 80012b2:	2202      	movs	r2, #2
 80012b4:	621a      	str	r2, [r3, #32]
    }

    if (ActionsModel_DW.exit_port_index_BW_RL_SafeActio == 2U) {
 80012b6:	4b6d      	ldr	r3, [pc, #436]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 80012b8:	6a1b      	ldr	r3, [r3, #32]
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	f040 80a9 	bne.w	8001412 <ActionsModel_BW_RotateLeft+0x236>
      ActionsModel_DW.exit_port_index_BW_RL_SafeActio = 0U;
 80012c0:	4b6a      	ldr	r3, [pc, #424]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	621a      	str	r2, [r3, #32]
      if (*rtu_currentUserAction != UA_BACKWARD) {
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b04      	cmp	r3, #4
 80012cc:	d007      	beq.n	80012de <ActionsModel_BW_RotateLeft+0x102>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80012ce:	4b67      	ldr	r3, [pc, #412]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 80012d6:	4b65      	ldr	r3, [pc, #404]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 80012d8:	2202      	movs	r2, #2
 80012da:	61da      	str	r2, [r3, #28]
        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }
    }
    break;
 80012dc:	e099      	b.n	8001412 <ActionsModel_BW_RotateLeft+0x236>
      } else if (*rty_safeAction == SA_NONE) {
 80012de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d125      	bne.n	8001332 <ActionsModel_BW_RotateLeft+0x156>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 80012e6:	4b61      	ldr	r3, [pc, #388]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 80012e8:	2203      	movs	r2, #3
 80012ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a5e      	ldr	r2, [pc, #376]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 80012f4:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_LEFT;
 80012f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012f8:	2202      	movs	r2, #2
 80012fa:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001302:	ee07 3a90 	vmov	s15, r3
 8001306:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800130a:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8001470 <ActionsModel_BW_RotateLeft+0x294>
 800130e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001312:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001474 <ActionsModel_BW_RotateLeft+0x298>
 8001316:	ee67 7a87 	vmul.f32	s15, s15, s14
 800131a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800131c:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001322:	edd3 7a00 	vldr	s15, [r3]
 8001326:	eef1 7a67 	vneg.f32	s15, s15
 800132a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800132c:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001330:	e06f      	b.n	8001412 <ActionsModel_BW_RotateLeft+0x236>
        ActionsModel_DW.is_BW_RotateLeft = Action_IN_BW_RL_EndedSafeAction;
 8001332:	4b4e      	ldr	r3, [pc, #312]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 8001334:	2201      	movs	r2, #1
 8001336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        *rty_roverAction = RA_IDLE;
 800133a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800133c:	2200      	movs	r2, #0
 800133e:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 8001340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001342:	f04f 0200 	mov.w	r2, #0
 8001346:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8001348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800134a:	f04f 0200 	mov.w	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
    break;
 8001350:	e05f      	b.n	8001412 <ActionsModel_BW_RotateLeft+0x236>

   default:
    /* case IN_BW_RL_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 8001352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d00f      	beq.n	800137a <ActionsModel_BW_RotateLeft+0x19e>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_SafeAction;
 800135a:	4b44      	ldr	r3, [pc, #272]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 800135c:	2202      	movs	r2, #2
 800135e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      *rty_roverAction = RA_BRAKING_HARD;
 8001362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001364:	2205      	movs	r2, #5
 8001366:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8001368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800136a:	f04f 0200 	mov.w	r2, #0
 800136e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8001370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001372:	f04f 0200 	mov.w	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }
    }
    break;
 8001378:	e04c      	b.n	8001414 <ActionsModel_BW_RotateLeft+0x238>
    } else if (*rtu_currentUserAction != UA_BACKWARD) {
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b04      	cmp	r3, #4
 8001380:	d007      	beq.n	8001392 <ActionsModel_BW_RotateLeft+0x1b6>
      ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001382:	4b3a      	ldr	r3, [pc, #232]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 8001384:	2200      	movs	r2, #0
 8001386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      ActionsModel_DW.exit_port_index_BW_RotateLeft = 2U;
 800138a:	4b38      	ldr	r3, [pc, #224]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 800138c:	2202      	movs	r2, #2
 800138e:	61da      	str	r2, [r3, #28]
    break;
 8001390:	e040      	b.n	8001414 <ActionsModel_BW_RotateLeft+0x238>
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8001392:	4b36      	ldr	r3, [pc, #216]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 8001394:	edd3 7a00 	vldr	s15, [r3]
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	ed93 7a00 	vldr	s14, [r3]
 800139e:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001478 <ActionsModel_BW_RotateLeft+0x29c>
 80013a2:	eef0 0a47 	vmov.f32	s1, s14
 80013a6:	eeb0 0a67 	vmov.f32	s0, s15
 80013aa:	4834      	ldr	r0, [pc, #208]	@ (800147c <ActionsModel_BW_RotateLeft+0x2a0>)
 80013ac:	f7ff fbe4 	bl	8000b78 <Acti_trackGyroAngleChangeRobust>
 80013b0:	4603      	mov	r3, r0
 80013b2:	75fb      	strb	r3, [r7, #23]
      if (rotation_ended == 1) {
 80013b4:	7dfb      	ldrb	r3, [r7, #23]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d107      	bne.n	80013ca <ActionsModel_BW_RotateLeft+0x1ee>
        ActionsModel_DW.is_BW_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80013ba:	4b2c      	ldr	r3, [pc, #176]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 80013bc:	2200      	movs	r2, #0
 80013be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        ActionsModel_DW.exit_port_index_BW_RotateLeft = 3U;
 80013c2:	4b2a      	ldr	r3, [pc, #168]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 80013c4:	2203      	movs	r2, #3
 80013c6:	61da      	str	r2, [r3, #28]
    break;
 80013c8:	e024      	b.n	8001414 <ActionsModel_BW_RotateLeft+0x238>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a27      	ldr	r2, [pc, #156]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 80013d0:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_LEFT;
 80013d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013d4:	2202      	movs	r2, #2
 80013d6:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013e6:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001470 <ActionsModel_BW_RotateLeft+0x294>
 80013ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ee:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001474 <ActionsModel_BW_RotateLeft+0x298>
 80013f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f8:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 80013fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013fe:	edd3 7a00 	vldr	s15, [r3]
 8001402:	eef1 7a67 	vneg.f32	s15, s15
 8001406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001408:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 800140c:	e002      	b.n	8001414 <ActionsModel_BW_RotateLeft+0x238>
    break;
 800140e:	bf00      	nop
 8001410:	e000      	b.n	8001414 <ActionsModel_BW_RotateLeft+0x238>
    break;
 8001412:	bf00      	nop
  }

  switch (ActionsModel_DW.exit_port_index_BW_RotateLeft) {
 8001414:	4b15      	ldr	r3, [pc, #84]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 8001416:	69db      	ldr	r3, [r3, #28]
 8001418:	2b02      	cmp	r3, #2
 800141a:	d002      	beq.n	8001422 <ActionsModel_BW_RotateLeft+0x246>
 800141c:	2b03      	cmp	r3, #3
 800141e:	d00b      	beq.n	8001438 <ActionsModel_BW_RotateLeft+0x25c>
    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
    rty_setPoint->leftAxis = 0.0F;
    break;
  }
}
 8001420:	e020      	b.n	8001464 <ActionsModel_BW_RotateLeft+0x288>
    ActionsModel_DW.exit_port_index_BW_RotateLeft = 0U;
 8001422:	4b12      	ldr	r3, [pc, #72]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 8001424:	2200      	movs	r2, #0
 8001426:	61da      	str	r2, [r3, #28]
    ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001428:	4b10      	ldr	r3, [pc, #64]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 800142a:	2200      	movs	r2, #0
 800142c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ActionsModel_DW.exit_port_index_Backward = 2U;
 8001430:	4b0e      	ldr	r3, [pc, #56]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 8001432:	2202      	movs	r2, #2
 8001434:	609a      	str	r2, [r3, #8]
    break;
 8001436:	e015      	b.n	8001464 <ActionsModel_BW_RotateLeft+0x288>
    ActionsModel_DW.exit_port_index_BW_RotateLeft = 0U;
 8001438:	4b0c      	ldr	r3, [pc, #48]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 800143a:	2200      	movs	r2, #0
 800143c:	61da      	str	r2, [r3, #28]
    ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors2;
 800143e:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <ActionsModel_BW_RotateLeft+0x290>)
 8001440:	2205      	movs	r2, #5
 8001442:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    *rty_roverAction = RA_BRAKING_SMOOTH;
 8001446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001448:	2206      	movs	r2, #6
 800144a:	701a      	strb	r2, [r3, #0]
    *rty_safeAction = SA_NONE;
 800144c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800144e:	2200      	movs	r2, #0
 8001450:	701a      	strb	r2, [r3, #0]
    rty_setPoint->rightAxis = 0.0F;
 8001452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 800145a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800145c:	f04f 0200 	mov.w	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
    break;
 8001462:	bf00      	nop
}
 8001464:	bf00      	nop
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	2000007c 	.word	0x2000007c
 8001470:	44000000 	.word	0x44000000
 8001474:	42a00000 	.word	0x42a00000
 8001478:	43340000 	.word	0x43340000
 800147c:	20000080 	.word	0x20000080

08001480 <Ac_enter_internal_FW_SafeAction>:

/* Function for Chart: '<Root>/RoverAction' */
static void Ac_enter_internal_FW_SafeAction(const real32_T *rtu_gyroscope,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
 800148c:	603b      	str	r3, [r7, #0]
  switch (*rty_safeAction) {
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	2b04      	cmp	r3, #4
 8001494:	d015      	beq.n	80014c2 <Ac_enter_internal_FW_SafeAction+0x42>
 8001496:	2b04      	cmp	r3, #4
 8001498:	dc3b      	bgt.n	8001512 <Ac_enter_internal_FW_SafeAction+0x92>
 800149a:	2b02      	cmp	r3, #2
 800149c:	d021      	beq.n	80014e2 <Ac_enter_internal_FW_SafeAction+0x62>
 800149e:	2b03      	cmp	r3, #3
 80014a0:	d137      	bne.n	8001512 <Ac_enter_internal_FW_SafeAction+0x92>
   case SA_BRAKING_HARD:
    ActionsModel_DW.is_FW_SafeAction = ActionsModel_IN_FW_BrakingHard;
 80014a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001550 <Ac_enter_internal_FW_SafeAction+0xd0>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2205      	movs	r2, #5
 80014ae:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	f04f 0200 	mov.w	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
    break;
 80014c0:	e03f      	b.n	8001542 <Ac_enter_internal_FW_SafeAction+0xc2>

   case SA_BRAKING_SMOOTH:
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_BrakingSmooth;
 80014c2:	4b23      	ldr	r3, [pc, #140]	@ (8001550 <Ac_enter_internal_FW_SafeAction+0xd0>)
 80014c4:	2202      	movs	r2, #2
 80014c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_SMOOTH;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2206      	movs	r2, #6
 80014ce:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	f04f 0200 	mov.w	r2, #0
 80014d6:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	f04f 0200 	mov.w	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
    break;
 80014e0:	e02f      	b.n	8001542 <Ac_enter_internal_FW_SafeAction+0xc2>

   case SA_SWERVE_RIGHT:
    ActionsModel_DW.accumulated_change = 0.0F;
 80014e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001550 <Ac_enter_internal_FW_SafeAction+0xd0>)
 80014e4:	f04f 0200 	mov.w	r2, #0
 80014e8:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a18      	ldr	r2, [pc, #96]	@ (8001550 <Ac_enter_internal_FW_SafeAction+0xd0>)
 80014f0:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SR_StopMotors;
 80014f2:	4b17      	ldr	r3, [pc, #92]	@ (8001550 <Ac_enter_internal_FW_SafeAction+0xd0>)
 80014f4:	2206      	movs	r2, #6
 80014f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2205      	movs	r2, #5
 80014fe:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	f04f 0200 	mov.w	r2, #0
 8001506:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	f04f 0200 	mov.w	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
    break;
 8001510:	e017      	b.n	8001542 <Ac_enter_internal_FW_SafeAction+0xc2>

   default:
    /* [safeAction == ENUM_SafeAction.SA_SWERVE_LEFT] */
    ActionsModel_DW.accumulated_change = 0.0F;
 8001512:	4b0f      	ldr	r3, [pc, #60]	@ (8001550 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	605a      	str	r2, [r3, #4]
    ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a0c      	ldr	r2, [pc, #48]	@ (8001550 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001520:	6013      	str	r3, [r2, #0]
    ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SL_StopMotors;
 8001522:	4b0b      	ldr	r3, [pc, #44]	@ (8001550 <Ac_enter_internal_FW_SafeAction+0xd0>)
 8001524:	2204      	movs	r2, #4
 8001526:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    *rty_roverAction = RA_BRAKING_HARD;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2205      	movs	r2, #5
 800152e:	701a      	strb	r2, [r3, #0]

    /*  Set point */
    rty_setPoint->rightAxis = 0.0F;
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	f04f 0200 	mov.w	r2, #0
 8001536:	605a      	str	r2, [r3, #4]
    rty_setPoint->leftAxis = 0.0F;
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
    break;
 8001540:	bf00      	nop
  }
}
 8001542:	bf00      	nop
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	2000007c 	.word	0x2000007c

08001554 <ActionsModel_Backward>:
static void ActionsModel_Backward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b08c      	sub	sp, #48	@ 0x30
 8001558:	af06      	add	r7, sp, #24
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
 8001560:	603b      	str	r3, [r7, #0]
  uint8_T rotation_ended;
  switch (ActionsModel_DW.is_Backward) {
 8001562:	4ba5      	ldr	r3, [pc, #660]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 8001564:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001568:	3b01      	subs	r3, #1
 800156a:	2b03      	cmp	r3, #3
 800156c:	f200 823b 	bhi.w	80019e6 <ActionsModel_Backward+0x492>
 8001570:	a201      	add	r2, pc, #4	@ (adr r2, 8001578 <ActionsModel_Backward+0x24>)
 8001572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001576:	bf00      	nop
 8001578:	08001589 	.word	0x08001589
 800157c:	080015ab 	.word	0x080015ab
 8001580:	0800183b 	.word	0x0800183b
 8001584:	08001859 	.word	0x08001859
   case ActionsModel_IN_BW_Forward:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    ActionsModel_BW_Forward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 8001588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800158a:	9304      	str	r3, [sp, #16]
 800158c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800158e:	9303      	str	r3, [sp, #12]
 8001590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001592:	9302      	str	r3, [sp, #8]
 8001594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001596:	9301      	str	r3, [sp, #4]
 8001598:	6a3b      	ldr	r3, [r7, #32]
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	68b9      	ldr	r1, [r7, #8]
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	f7ff fbe2 	bl	8000d6c <ActionsModel_BW_Forward>
      rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction, rty_safeAction,
      rty_statusObstacles);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 80015a8:	e29b      	b.n	8001ae2 <ActionsModel_Backward+0x58e>
   case ActionsMod_IN_BW_RR_RotateRight:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 80015aa:	6a3b      	ldr	r3, [r7, #32]
 80015ac:	889b      	ldrh	r3, [r3, #4]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff fa5e 	bl	8000a70 <ActionsMo_checkSafetyFromRotate>
 80015b4:	4603      	mov	r3, r0
 80015b6:	461a      	mov	r2, r3
 80015b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ba:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_BW_RR_RotateRight) {
 80015bc:	4b8e      	ldr	r3, [pc, #568]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80015be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d002      	beq.n	80015cc <ActionsModel_Backward+0x78>
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d037      	beq.n	800163a <ActionsModel_Backward+0xe6>
 80015ca:	e0a2      	b.n	8001712 <ActionsModel_Backward+0x1be>
     case Action_IN_BW_RR_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_BACKWARD) {
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b04      	cmp	r3, #4
 80015d2:	d007      	beq.n	80015e4 <ActionsModel_Backward+0x90>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80015d4:	4b88      	ldr	r3, [pc, #544]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 80015dc:	4b86      	ldr	r3, [pc, #536]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80015de:	2202      	movs	r2, #2
 80015e0:	615a      	str	r2, [r3, #20]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 80015e2:	e0f4      	b.n	80017ce <ActionsModel_Backward+0x27a>
      } else if (*rty_safeAction == SA_NONE) {
 80015e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	f040 80f0 	bne.w	80017ce <ActionsModel_Backward+0x27a>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 80015ee:	4b82      	ldr	r3, [pc, #520]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80015f0:	2203      	movs	r2, #3
 80015f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a7f      	ldr	r2, [pc, #508]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80015fc:	6013      	str	r3, [r2, #0]
        *rty_roverAction = RA_ROTATE_RIGHT;
 80015fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001600:	2203      	movs	r2, #3
 8001602:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f9b3 3000 	ldrsh.w	r3, [r3]
 800160a:	ee07 3a90 	vmov	s15, r3
 800160e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001612:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 80017fc <ActionsModel_Backward+0x2a8>
 8001616:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800161a:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8001800 <ActionsModel_Backward+0x2ac>
 800161e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001624:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 8001628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162a:	edd3 7a01 	vldr	s15, [r3, #4]
 800162e:	eef1 7a67 	vneg.f32	s15, s15
 8001632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001634:	edc3 7a00 	vstr	s15, [r3]
      break;
 8001638:	e0c9      	b.n	80017ce <ActionsModel_Backward+0x27a>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	edd3 7a00 	vldr	s15, [r3]
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	edd3 6a02 	vldr	s13, [r3, #8]
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001652:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001656:	eef0 1a46 	vmov.f32	s3, s12
 800165a:	eeb0 1a66 	vmov.f32	s2, s13
 800165e:	eef0 0a47 	vmov.f32	s1, s14
 8001662:	eeb0 0a67 	vmov.f32	s0, s15
 8001666:	f7ff fa43 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d002      	beq.n	8001676 <ActionsModel_Backward+0x122>
        ActionsModel_DW.exit_port_index_BW_RR_SafeActio = 2U;
 8001670:	4b61      	ldr	r3, [pc, #388]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 8001672:	2202      	movs	r2, #2
 8001674:	619a      	str	r2, [r3, #24]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_BW_RR_SafeActio == 2U) {
 8001676:	4b60      	ldr	r3, [pc, #384]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 8001678:	699b      	ldr	r3, [r3, #24]
 800167a:	2b02      	cmp	r3, #2
 800167c:	f040 80a9 	bne.w	80017d2 <ActionsModel_Backward+0x27e>
        ActionsModel_DW.exit_port_index_BW_RR_SafeActio = 0U;
 8001680:	4b5d      	ldr	r3, [pc, #372]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 8001682:	2200      	movs	r2, #0
 8001684:	619a      	str	r2, [r3, #24]

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_BACKWARD) {
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b04      	cmp	r3, #4
 800168c:	d007      	beq.n	800169e <ActionsModel_Backward+0x14a>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800168e:	4b5a      	ldr	r3, [pc, #360]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 8001690:	2200      	movs	r2, #0
 8001692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 8001696:	4b58      	ldr	r3, [pc, #352]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 8001698:	2202      	movs	r2, #2
 800169a:	615a      	str	r2, [r3, #20]
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 800169c:	e099      	b.n	80017d2 <ActionsModel_Backward+0x27e>
        } else if (*rty_safeAction == SA_NONE) {
 800169e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d125      	bne.n	80016f2 <ActionsModel_Backward+0x19e>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 80016a6:	4b54      	ldr	r3, [pc, #336]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80016a8:	2203      	movs	r2, #3
 80016aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a51      	ldr	r2, [pc, #324]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80016b4:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 80016b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016b8:	2203      	movs	r2, #3
 80016ba:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016c2:	ee07 3a90 	vmov	s15, r3
 80016c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ca:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 80017fc <ActionsModel_Backward+0x2a8>
 80016ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016d2:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001800 <ActionsModel_Backward+0x2ac>
 80016d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016dc:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 80016e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80016e6:	eef1 7a67 	vneg.f32	s15, s15
 80016ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ec:	edc3 7a00 	vstr	s15, [r3]
      break;
 80016f0:	e06f      	b.n	80017d2 <ActionsModel_Backward+0x27e>
          ActionsModel_DW.is_BW_RR_RotateRight = Action_IN_BW_RR_EndedSafeAction;
 80016f2:	4b41      	ldr	r3, [pc, #260]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80016f4:	2201      	movs	r2, #1
 80016f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          *rty_roverAction = RA_IDLE;
 80016fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016fc:	2200      	movs	r2, #0
 80016fe:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8001700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001702:	f04f 0200 	mov.w	r2, #0
 8001706:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8001708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170a:	f04f 0200 	mov.w	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
      break;
 8001710:	e05f      	b.n	80017d2 <ActionsModel_Backward+0x27e>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_BW_RR_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 8001712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d00f      	beq.n	800173a <ActionsModel_Backward+0x1e6>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_SafeAction;
 800171a:	4b37      	ldr	r3, [pc, #220]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 800171c:	2202      	movs	r2, #2
 800171e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        *rty_roverAction = RA_BRAKING_HARD;
 8001722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001724:	2205      	movs	r2, #5
 8001726:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8001728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8001730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001732:	f04f 0200 	mov.w	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
        }
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8001738:	e04c      	b.n	80017d4 <ActionsModel_Backward+0x280>
      } else if (*rtu_currentUserAction != UA_BACKWARD) {
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	2b04      	cmp	r3, #4
 8001740:	d007      	beq.n	8001752 <ActionsModel_Backward+0x1fe>
        ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001742:	4b2d      	ldr	r3, [pc, #180]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 8001744:	2200      	movs	r2, #0
 8001746:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 2U;
 800174a:	4b2b      	ldr	r3, [pc, #172]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 800174c:	2202      	movs	r2, #2
 800174e:	615a      	str	r2, [r3, #20]
      break;
 8001750:	e040      	b.n	80017d4 <ActionsModel_Backward+0x280>
        rotation_ended = Acti_trackGyroAngleChangeRobust
 8001752:	4b29      	ldr	r3, [pc, #164]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 8001754:	edd3 7a00 	vldr	s15, [r3]
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	ed93 7a00 	vldr	s14, [r3]
 800175e:	ed9f 1a29 	vldr	s2, [pc, #164]	@ 8001804 <ActionsModel_Backward+0x2b0>
 8001762:	eef0 0a47 	vmov.f32	s1, s14
 8001766:	eeb0 0a67 	vmov.f32	s0, s15
 800176a:	4827      	ldr	r0, [pc, #156]	@ (8001808 <ActionsModel_Backward+0x2b4>)
 800176c:	f7ff fa04 	bl	8000b78 <Acti_trackGyroAngleChangeRobust>
 8001770:	4603      	mov	r3, r0
 8001772:	75fb      	strb	r3, [r7, #23]
        if (rotation_ended == 1) {
 8001774:	7dfb      	ldrb	r3, [r7, #23]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d107      	bne.n	800178a <ActionsModel_Backward+0x236>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800177a:	4b1f      	ldr	r3, [pc, #124]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 800177c:	2200      	movs	r2, #0
 800177e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 3U;
 8001782:	4b1d      	ldr	r3, [pc, #116]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 8001784:	2203      	movs	r2, #3
 8001786:	615a      	str	r2, [r3, #20]
      break;
 8001788:	e024      	b.n	80017d4 <ActionsModel_Backward+0x280>
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a1a      	ldr	r2, [pc, #104]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 8001790:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 8001792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001794:	2203      	movs	r2, #3
 8001796:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800179e:	ee07 3a90 	vmov	s15, r3
 80017a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017a6:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80017fc <ActionsModel_Backward+0x2a8>
 80017aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ae:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001800 <ActionsModel_Backward+0x2ac>
 80017b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b8:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 80017bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017be:	edd3 7a01 	vldr	s15, [r3, #4]
 80017c2:	eef1 7a67 	vneg.f32	s15, s15
 80017c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c8:	edc3 7a00 	vstr	s15, [r3]
      break;
 80017cc:	e002      	b.n	80017d4 <ActionsModel_Backward+0x280>
      break;
 80017ce:	bf00      	nop
 80017d0:	e000      	b.n	80017d4 <ActionsModel_Backward+0x280>
      break;
 80017d2:	bf00      	nop
    }

    switch (ActionsModel_DW.exit_port_index_BW_RR_RotateRig) {
 80017d4:	4b08      	ldr	r3, [pc, #32]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80017d6:	695b      	ldr	r3, [r3, #20]
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d002      	beq.n	80017e2 <ActionsModel_Backward+0x28e>
 80017dc:	2b03      	cmp	r3, #3
 80017de:	d015      	beq.n	800180c <ActionsModel_Backward+0x2b8>
      rty_setPoint->leftAxis = 0.0F;

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
    }
    break;
 80017e0:	e17f      	b.n	8001ae2 <ActionsModel_Backward+0x58e>
      ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 0U;
 80017e2:	4b05      	ldr	r3, [pc, #20]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	615a      	str	r2, [r3, #20]
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80017e8:	4b03      	ldr	r3, [pc, #12]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 80017f0:	4b01      	ldr	r3, [pc, #4]	@ (80017f8 <ActionsModel_Backward+0x2a4>)
 80017f2:	2202      	movs	r2, #2
 80017f4:	609a      	str	r2, [r3, #8]
      break;
 80017f6:	e01f      	b.n	8001838 <ActionsModel_Backward+0x2e4>
 80017f8:	2000007c 	.word	0x2000007c
 80017fc:	44000000 	.word	0x44000000
 8001800:	42a00000 	.word	0x42a00000
 8001804:	43340000 	.word	0x43340000
 8001808:	20000080 	.word	0x20000080
      ActionsModel_DW.exit_port_index_BW_RR_RotateRig = 0U;
 800180c:	4bae      	ldr	r3, [pc, #696]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 800180e:	2200      	movs	r2, #0
 8001810:	615a      	str	r2, [r3, #20]
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors2;
 8001812:	4bad      	ldr	r3, [pc, #692]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 8001814:	2205      	movs	r2, #5
 8001816:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800181a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800181c:	2206      	movs	r2, #6
 800181e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8001820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001822:	2200      	movs	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = 0.0F;
 8001826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001828:	f04f 0200 	mov.w	r2, #0
 800182c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800182e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
      break;
 8001836:	bf00      	nop
    break;
 8001838:	e153      	b.n	8001ae2 <ActionsModel_Backward+0x58e>
   case ActionsModel_IN_BW_RotateLeft:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    ActionsModel_BW_RotateLeft(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 800183a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001840:	9302      	str	r3, [sp, #8]
 8001842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001844:	9301      	str	r3, [sp, #4]
 8001846:	6a3b      	ldr	r3, [r7, #32]
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	68b9      	ldr	r1, [r7, #8]
 8001850:	68f8      	ldr	r0, [r7, #12]
 8001852:	f7ff fcc3 	bl	80011dc <ActionsModel_BW_RotateLeft>
      rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction, rty_safeAction);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8001856:	e144      	b.n	8001ae2 <ActionsModel_Backward+0x58e>
   case ActionsModel_IN_BW_StopMotors1:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    if (*rtu_currentUserAction != UA_BACKWARD) {
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b04      	cmp	r3, #4
 800185e:	d007      	beq.n	8001870 <ActionsModel_Backward+0x31c>
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001860:	4b99      	ldr	r3, [pc, #612]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 8001862:	2200      	movs	r2, #0
 8001864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 8001868:	4b97      	ldr	r3, [pc, #604]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 800186a:	2202      	movs	r2, #2
 800186c:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 800186e:	e128      	b.n	8001ac2 <ActionsModel_Backward+0x56e>
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	edd3 7a00 	vldr	s15, [r3]
                rtu_speed->motor2, rtu_speed->motor3, rtu_speed->motor4,
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	ed93 7a01 	vldr	s14, [r3, #4]
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	ed93 6a03 	vldr	s12, [r3, #12]
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 8001888:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800188c:	eef0 1a46 	vmov.f32	s3, s12
 8001890:	eeb0 1a66 	vmov.f32	s2, s13
 8001894:	eef0 0a47 	vmov.f32	s1, s14
 8001898:	eeb0 0a67 	vmov.f32	s0, s15
 800189c:	f7ff f928 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	f000 810d 	beq.w	8001ac2 <ActionsModel_Backward+0x56e>
      if (rtu_sonar->left > ActionsM_MIN_DISTANCE_TO_ROTATE) {
 80018a8:	6a3b      	ldr	r3, [r7, #32]
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	2b14      	cmp	r3, #20
 80018ae:	d94a      	bls.n	8001946 <ActionsModel_Backward+0x3f2>
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_RotateLeft;
 80018b0:	4b85      	ldr	r3, [pc, #532]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 80018b2:	2203      	movs	r2, #3
 80018b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 80018b8:	6a3b      	ldr	r3, [r7, #32]
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff f8d7 	bl	8000a70 <ActionsMo_checkSafetyFromRotate>
 80018c2:	4603      	mov	r3, r0
 80018c4:	461a      	mov	r2, r3
 80018c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018c8:	701a      	strb	r2, [r3, #0]
        ActionsModel_DW.accumulated_change = 0.0F;
 80018ca:	4b7f      	ldr	r3, [pc, #508]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	605a      	str	r2, [r3, #4]
        if (*rty_safeAction != SA_NONE) {
 80018d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d00f      	beq.n	80018fa <ActionsModel_Backward+0x3a6>
          ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_SafeAction;
 80018da:	4b7b      	ldr	r3, [pc, #492]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 80018dc:	2202      	movs	r2, #2
 80018de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          *rty_roverAction = RA_BRAKING_HARD;
 80018e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018e4:	2205      	movs	r2, #5
 80018e6:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 80018e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ea:	f04f 0200 	mov.w	r2, #0
 80018ee:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 80018f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f2:	f04f 0200 	mov.w	r2, #0
 80018f6:	601a      	str	r2, [r3, #0]
    break;
 80018f8:	e0e3      	b.n	8001ac2 <ActionsModel_Backward+0x56e>
          ActionsModel_DW.is_BW_RotateLeft = ActionsMode_IN_BW_RL_UserAction;
 80018fa:	4b73      	ldr	r3, [pc, #460]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 80018fc:	2203      	movs	r2, #3
 80018fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a70      	ldr	r2, [pc, #448]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 8001908:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_LEFT;
 800190a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800190c:	2202      	movs	r2, #2
 800190e:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001916:	ee07 3a90 	vmov	s15, r3
 800191a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800191e:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8001acc <ActionsModel_Backward+0x578>
 8001922:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001926:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8001ad0 <ActionsModel_Backward+0x57c>
 800192a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800192e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001930:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8001934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001936:	edd3 7a00 	vldr	s15, [r3]
 800193a:	eef1 7a67 	vneg.f32	s15, s15
 800193e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001940:	edc3 7a01 	vstr	s15, [r3, #4]
    break;
 8001944:	e0bd      	b.n	8001ac2 <ActionsModel_Backward+0x56e>
      } else if (rtu_sonar->right > ActionsM_MIN_DISTANCE_TO_ROTATE) {
 8001946:	6a3b      	ldr	r3, [r7, #32]
 8001948:	889b      	ldrh	r3, [r3, #4]
 800194a:	2b14      	cmp	r3, #20
 800194c:	f240 80b9 	bls.w	8001ac2 <ActionsModel_Backward+0x56e>
        ActionsModel_DW.is_Backward = ActionsMod_IN_BW_RR_RotateRight;
 8001950:	4b5d      	ldr	r3, [pc, #372]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 8001952:	2202      	movs	r2, #2
 8001954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8001958:	6a3b      	ldr	r3, [r7, #32]
 800195a:	889b      	ldrh	r3, [r3, #4]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff f887 	bl	8000a70 <ActionsMo_checkSafetyFromRotate>
 8001962:	4603      	mov	r3, r0
 8001964:	461a      	mov	r2, r3
 8001966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001968:	701a      	strb	r2, [r3, #0]
        ActionsModel_DW.accumulated_change = 0.0F;
 800196a:	4b57      	ldr	r3, [pc, #348]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	605a      	str	r2, [r3, #4]
        if (*rty_safeAction != SA_NONE) {
 8001972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00f      	beq.n	800199a <ActionsModel_Backward+0x446>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_SafeAction;
 800197a:	4b53      	ldr	r3, [pc, #332]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 800197c:	2202      	movs	r2, #2
 800197e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          *rty_roverAction = RA_BRAKING_HARD;
 8001982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001984:	2205      	movs	r2, #5
 8001986:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8001988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8001990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001992:	f04f 0200 	mov.w	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
    break;
 8001998:	e093      	b.n	8001ac2 <ActionsModel_Backward+0x56e>
          ActionsModel_DW.is_BW_RR_RotateRight = ActionsMode_IN_BW_RR_UserAction;
 800199a:	4b4b      	ldr	r3, [pc, #300]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 800199c:	2203      	movs	r2, #3
 800199e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a48      	ldr	r2, [pc, #288]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 80019a8:	6013      	str	r3, [r2, #0]
          *rty_roverAction = RA_ROTATE_RIGHT;
 80019aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ac:	2203      	movs	r2, #3
 80019ae:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b6:	ee07 3a90 	vmov	s15, r3
 80019ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019be:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8001acc <ActionsModel_Backward+0x578>
 80019c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019c6:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001ad0 <ActionsModel_Backward+0x57c>
 80019ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d0:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = -rty_setPoint->rightAxis;
 80019d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80019da:	eef1 7a67 	vneg.f32	s15, s15
 80019de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e0:	edc3 7a00 	vstr	s15, [r3]
    break;
 80019e4:	e06d      	b.n	8001ac2 <ActionsModel_Backward+0x56e>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_BW_StopMotors2: */
    if (*rtu_currentUserAction != UA_BACKWARD) {
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b04      	cmp	r3, #4
 80019ec:	d007      	beq.n	80019fe <ActionsModel_Backward+0x4aa>
      ActionsModel_DW.is_Backward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80019ee:	4b36      	ldr	r3, [pc, #216]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      ActionsModel_DW.exit_port_index_Backward = 2U;
 80019f6:	4b34      	ldr	r3, [pc, #208]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 80019f8:	2202      	movs	r2, #2
 80019fa:	609a      	str	r2, [r3, #8]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 80019fc:	e070      	b.n	8001ae0 <ActionsModel_Backward+0x58c>
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	edd3 7a00 	vldr	s15, [r3]
                rtu_speed->motor2, rtu_speed->motor3, rtu_speed->motor4,
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	ed93 6a03 	vldr	s12, [r3, #12]
    } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1,
 8001a16:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001a1a:	eef0 1a46 	vmov.f32	s3, s12
 8001a1e:	eeb0 1a66 	vmov.f32	s2, s13
 8001a22:	eef0 0a47 	vmov.f32	s1, s14
 8001a26:	eeb0 0a67 	vmov.f32	s0, s15
 8001a2a:	f7ff f861 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d055      	beq.n	8001ae0 <ActionsModel_Backward+0x58c>
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_Forward;
 8001a34:	4b24      	ldr	r3, [pc, #144]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 8001a36:	2201      	movs	r2, #1
 8001a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8001a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a3e:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 8001a40:	6a3b      	ldr	r3, [r7, #32]
 8001a42:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8001a44:	4619      	mov	r1, r3
 8001a46:	4610      	mov	r0, r2
 8001a48:	f7ff f825 	bl	8000a96 <ActionsM_checkSafetyFromForward>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	461a      	mov	r2, r3
 8001a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a52:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 8001a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d00a      	beq.n	8001a72 <ActionsModel_Backward+0x51e>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_SafeAction;
 8001a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 8001a5e:	2202      	movs	r2, #2
 8001a60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        enter_internal_BW_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8001a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001a6a:	6838      	ldr	r0, [r7, #0]
 8001a6c:	f7ff f914 	bl	8000c98 <enter_internal_BW_FW_SafeAction>
    break;
 8001a70:	e036      	b.n	8001ae0 <ActionsModel_Backward+0x58c>
        ActionsModel_DW.is_BW_Forward = ActionsMode_IN_BW_FW_UserAction;
 8001a72:	4b15      	ldr	r3, [pc, #84]	@ (8001ac8 <ActionsModel_Backward+0x574>)
 8001a74:	2203      	movs	r2, #3
 8001a76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ActionsModel_B.set = 1U;
 8001a7a:	4b16      	ldr	r3, [pc, #88]	@ (8001ad4 <ActionsModel_Backward+0x580>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8001a80:	4b15      	ldr	r3, [pc, #84]	@ (8001ad8 <ActionsModel_Backward+0x584>)
 8001a82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a84:	6a39      	ldr	r1, [r7, #32]
 8001a86:	2001      	movs	r0, #1
 8001a88:	f7fe ff04 	bl	8000894 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8001a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a8e:	2201      	movs	r2, #1
 8001a90:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)-*rtu_y_lever / 512.0F *
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a98:	425b      	negs	r3, r3
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aa2:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001acc <ActionsModel_Backward+0x578>
 8001aa6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aaa:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001adc <ActionsModel_Backward+0x588>
 8001aae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab4:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8001ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aba:	685a      	ldr	r2, [r3, #4]
 8001abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abe:	601a      	str	r2, [r3, #0]
    break;
 8001ac0:	e00e      	b.n	8001ae0 <ActionsModel_Backward+0x58c>
    break;
 8001ac2:	bf00      	nop
 8001ac4:	e00d      	b.n	8001ae2 <ActionsModel_Backward+0x58e>
 8001ac6:	bf00      	nop
 8001ac8:	2000007c 	.word	0x2000007c
 8001acc:	44000000 	.word	0x44000000
 8001ad0:	42a00000 	.word	0x42a00000
 8001ad4:	20000078 	.word	0x20000078
 8001ad8:	200000c4 	.word	0x200000c4
 8001adc:	42c80000 	.word	0x42c80000
    break;
 8001ae0:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_Backward == 2U) {
 8001ae2:	4b75      	ldr	r3, [pc, #468]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	f040 80e2 	bne.w	8001cb0 <ActionsModel_Backward+0x75c>
    ActionsModel_DW.exit_port_index_Backward = 0U;
 8001aec:	4b72      	ldr	r3, [pc, #456]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	3b01      	subs	r3, #1
 8001af8:	2b05      	cmp	r3, #5
 8001afa:	f200 80c0 	bhi.w	8001c7e <ActionsModel_Backward+0x72a>
 8001afe:	a201      	add	r2, pc, #4	@ (adr r2, 8001b04 <ActionsModel_Backward+0x5b0>)
 8001b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b04:	08001ba7 	.word	0x08001ba7
 8001b08:	08001b79 	.word	0x08001b79
 8001b0c:	08001b4b 	.word	0x08001b4b
 8001b10:	08001b1d 	.word	0x08001b1d
 8001b14:	08001c59 	.word	0x08001c59
 8001b18:	08001c33 	.word	0x08001c33
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8001b1c:	4b66      	ldr	r3, [pc, #408]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8001b24:	4b64      	ldr	r3, [pc, #400]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001b26:	2204      	movs	r2, #4
 8001b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8001b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b2e:	2206      	movs	r2, #6
 8001b30:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8001b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b34:	2200      	movs	r2, #0
 8001b36:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8001b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3a:	f04f 0200 	mov.w	r2, #0
 8001b3e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8001b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
      break;
 8001b48:	e0b2      	b.n	8001cb0 <ActionsModel_Backward+0x75c>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8001b4a:	4b5b      	ldr	r3, [pc, #364]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001b4c:	2207      	movs	r2, #7
 8001b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8001b52:	4b59      	ldr	r3, [pc, #356]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001b54:	2202      	movs	r2, #2
 8001b56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8001b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b5c:	2206      	movs	r2, #6
 8001b5e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8001b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b62:	2200      	movs	r2, #0
 8001b64:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8001b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b68:	f04f 0200 	mov.w	r2, #0
 8001b6c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b70:	f04f 0200 	mov.w	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
      break;
 8001b76:	e09b      	b.n	8001cb0 <ActionsModel_Backward+0x75c>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8001b78:	4b4f      	ldr	r3, [pc, #316]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001b7a:	2206      	movs	r2, #6
 8001b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8001b80:	4b4d      	ldr	r3, [pc, #308]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001b82:	2202      	movs	r2, #2
 8001b84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8001b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b8a:	2206      	movs	r2, #6
 8001b8c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8001b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8001b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b96:	f04f 0200 	mov.w	r2, #0
 8001b9a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8001b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9e:	f04f 0200 	mov.w	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
      break;
 8001ba4:	e084      	b.n	8001cb0 <ActionsModel_Backward+0x75c>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8001ba6:	4b44      	ldr	r3, [pc, #272]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001ba8:	2204      	movs	r2, #4
 8001baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8001bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bb0:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 8001bb2:	6a3b      	ldr	r3, [r7, #32]
 8001bb4:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4610      	mov	r0, r2
 8001bba:	f7fe ff6c 	bl	8000a96 <ActionsM_checkSafetyFromForward>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bc4:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 8001bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d00a      	beq.n	8001be4 <ActionsModel_Backward+0x690>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8001bce:	4b3a      	ldr	r3, [pc, #232]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8001bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001bda:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001bdc:	6838      	ldr	r0, [r7, #0]
 8001bde:	f7ff fc4f 	bl	8001480 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 8001be2:	e065      	b.n	8001cb0 <ActionsModel_Backward+0x75c>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8001be4:	4b34      	ldr	r3, [pc, #208]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001be6:	2203      	movs	r2, #3
 8001be8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8001bec:	4b33      	ldr	r3, [pc, #204]	@ (8001cbc <ActionsModel_Backward+0x768>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8001bf2:	4b33      	ldr	r3, [pc, #204]	@ (8001cc0 <ActionsModel_Backward+0x76c>)
 8001bf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001bf6:	6a39      	ldr	r1, [r7, #32]
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	f7fe fe4b 	bl	8000894 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8001bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c00:	2201      	movs	r2, #1
 8001c02:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c0a:	ee07 3a90 	vmov	s15, r3
 8001c0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c12:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8001cc4 <ActionsModel_Backward+0x770>
 8001c16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c1a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001cc8 <ActionsModel_Backward+0x774>
 8001c1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c24:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8001c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2a:	685a      	ldr	r2, [r3, #4]
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2e:	601a      	str	r2, [r3, #0]
      break;
 8001c30:	e03e      	b.n	8001cb0 <ActionsModel_Backward+0x75c>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8001c32:	4b21      	ldr	r3, [pc, #132]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001c34:	2203      	movs	r2, #3
 8001c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8001c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c3c:	2206      	movs	r2, #6
 8001c3e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8001c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c42:	2200      	movs	r2, #0
 8001c44:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8001c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c48:	f04f 0200 	mov.w	r2, #0
 8001c4c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8001c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
      break;
 8001c56:	e02b      	b.n	8001cb0 <ActionsModel_Backward+0x75c>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8001c58:	4b17      	ldr	r3, [pc, #92]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001c5a:	2202      	movs	r2, #2
 8001c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8001c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c62:	2205      	movs	r2, #5
 8001c64:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8001c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8001c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c76:	f04f 0200 	mov.w	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
      break;
 8001c7c:	e018      	b.n	8001cb0 <ActionsModel_Backward+0x75c>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8001c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb8 <ActionsModel_Backward+0x764>)
 8001c80:	2205      	movs	r2, #5
 8001c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 8001c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8001c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c8e:	2200      	movs	r2, #0
 8001c90:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8001c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c94:	f04f 0200 	mov.w	r2, #0
 8001c98:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9c:	f04f 0200 	mov.w	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 8001ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 8001ca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001caa:	2200      	movs	r2, #0
 8001cac:	705a      	strb	r2, [r3, #1]
      break;
 8001cae:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	3718      	adds	r7, #24
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	2000007c 	.word	0x2000007c
 8001cbc:	20000078 	.word	0x20000078
 8001cc0:	200000c4 	.word	0x200000c4
 8001cc4:	44000000 	.word	0x44000000
 8001cc8:	42c80000 	.word	0x42c80000

08001ccc <ActionsModel_Forward>:
static void ActionsModel_Forward(const ENUM_UserAction *rtu_currentUserAction,
  const BUS_Speed *rtu_speed, const int16_T *rtu_y_lever, const real32_T
  *rtu_gyroscope, const BUS_Sonar *rtu_sonar, BUS_SetPoint *rty_setPoint,
  ENUM_RoverAction *rty_roverAction, ENUM_SafeAction *rty_safeAction,
  ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
 8001cd8:	603b      	str	r3, [r7, #0]

  /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8001cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cdc:	781a      	ldrb	r2, [r3, #0]
    rtu_sonar->front);
 8001cde:	6a3b      	ldr	r3, [r7, #32]
 8001ce0:	885b      	ldrh	r3, [r3, #2]
  *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4610      	mov	r0, r2
 8001ce6:	f7fe fed6 	bl	8000a96 <ActionsM_checkSafetyFromForward>
 8001cea:	4603      	mov	r3, r0
 8001cec:	461a      	mov	r2, r3
 8001cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cf0:	701a      	strb	r2, [r3, #0]

  /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  switch (ActionsModel_DW.is_Forward) {
 8001cf2:	4bb4      	ldr	r3, [pc, #720]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001cf4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d002      	beq.n	8001d02 <ActionsModel_Forward+0x36>
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d038      	beq.n	8001d72 <ActionsModel_Forward+0xa6>
 8001d00:	e1ad      	b.n	800205e <ActionsModel_Forward+0x392>
   case ActionsMo_IN_FW_EndedSafeAction:
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    if (*rtu_currentUserAction != UA_FORWARD) {
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d007      	beq.n	8001d1a <ActionsModel_Forward+0x4e>
      ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001d0a:	4bae      	ldr	r3, [pc, #696]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_DW.exit_port_index_Forward = 2U;
 8001d12:	4bac      	ldr	r3, [pc, #688]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001d14:	2202      	movs	r2, #2
 8001d16:	625a      	str	r2, [r3, #36]	@ 0x24
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 8001d18:	e1ef      	b.n	80020fa <ActionsModel_Forward+0x42e>
    } else if (*rty_safeAction == SA_NONE) {
 8001d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	f040 81eb 	bne.w	80020fa <ActionsModel_Forward+0x42e>
      ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8001d24:	4ba7      	ldr	r3, [pc, #668]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001d26:	2203      	movs	r2, #3
 8001d28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_B.set = 1U;
 8001d2c:	4ba6      	ldr	r3, [pc, #664]	@ (8001fc8 <ActionsModel_Forward+0x2fc>)
 8001d2e:	2201      	movs	r2, #1
 8001d30:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8001d32:	4ba6      	ldr	r3, [pc, #664]	@ (8001fcc <ActionsModel_Forward+0x300>)
 8001d34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d36:	6a39      	ldr	r1, [r7, #32]
 8001d38:	2001      	movs	r0, #1
 8001d3a:	f7fe fdab 	bl	8000894 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 8001d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d40:	2201      	movs	r2, #1
 8001d42:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d4a:	ee07 3a90 	vmov	s15, r3
 8001d4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d52:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 8001fd0 <ActionsModel_Forward+0x304>
 8001d56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d5a:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 8001fd4 <ActionsModel_Forward+0x308>
 8001d5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d64:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8001d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6a:	685a      	ldr	r2, [r3, #4]
 8001d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6e:	601a      	str	r2, [r3, #0]
    break;
 8001d70:	e1c3      	b.n	80020fa <ActionsModel_Forward+0x42e>

   case ActionsModel_IN_FW_SafeAction:
    switch (ActionsModel_DW.is_FW_SafeAction) {
 8001d72:	4b94      	ldr	r3, [pc, #592]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001d74:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001d78:	3b01      	subs	r3, #1
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	f200 80d9 	bhi.w	8001f32 <ActionsModel_Forward+0x266>
 8001d80:	a201      	add	r2, pc, #4	@ (adr r2, 8001d88 <ActionsModel_Forward+0xbc>)
 8001d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d86:	bf00      	nop
 8001d88:	08001d9d 	.word	0x08001d9d
 8001d8c:	08001de5 	.word	0x08001de5
 8001d90:	08001e55 	.word	0x08001e55
 8001d94:	08001e97 	.word	0x08001e97
 8001d98:	08001ef1 	.word	0x08001ef1
     case ActionsModel_IN_FW_BrakingHard:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	edd3 7a00 	vldr	s15, [r3]
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	edd3 6a02 	vldr	s13, [r3, #8]
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001db4:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001db8:	eef0 1a46 	vmov.f32	s3, s12
 8001dbc:	eeb0 1a66 	vmov.f32	s2, s13
 8001dc0:	eef0 0a47 	vmov.f32	s1, s14
 8001dc4:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc8:	f7fe fe92 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f000 80dc 	beq.w	8001f8c <ActionsModel_Forward+0x2c0>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001dd4:	4b7b      	ldr	r3, [pc, #492]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 8001ddc:	4b79      	ldr	r3, [pc, #484]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001dde:	2202      	movs	r2, #2
 8001de0:	629a      	str	r2, [r3, #40]	@ 0x28
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8001de2:	e0d3      	b.n	8001f8c <ActionsModel_Forward+0x2c0>
     case ActionsMode_IN_FW_BrakingSmooth:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	edd3 7a00 	vldr	s15, [r3]
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	edd3 6a02 	vldr	s13, [r3, #8]
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001dfc:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001e00:	eef0 1a46 	vmov.f32	s3, s12
 8001e04:	eeb0 1a66 	vmov.f32	s2, s13
 8001e08:	eef0 0a47 	vmov.f32	s1, s14
 8001e0c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e10:	f7fe fe6e 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d007      	beq.n	8001e2a <ActionsModel_Forward+0x15e>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001e1a:	4b6a      	ldr	r3, [pc, #424]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 8001e22:	4b68      	ldr	r3, [pc, #416]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001e24:	2202      	movs	r2, #2
 8001e26:	629a      	str	r2, [r3, #40]	@ 0x28
        rty_setPoint->rightAxis = 0.0F;
        rty_setPoint->leftAxis = 0.0F;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8001e28:	e0b2      	b.n	8001f90 <ActionsModel_Forward+0x2c4>
      } else if (*rty_safeAction == SA_BRAKING_HARD) {
 8001e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b03      	cmp	r3, #3
 8001e30:	f040 80ae 	bne.w	8001f90 <ActionsModel_Forward+0x2c4>
        ActionsModel_DW.is_FW_SafeAction = ActionsModel_IN_FW_BrakingHard;
 8001e34:	4b63      	ldr	r3, [pc, #396]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_BRAKING_HARD;
 8001e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e3e:	2205      	movs	r2, #5
 8001e40:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 8001e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e44:	f04f 0200 	mov.w	r2, #0
 8001e48:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8001e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
      break;
 8001e52:	e09d      	b.n	8001f90 <ActionsModel_Forward+0x2c4>
     case ActionsMode_IN_FW_SL_RotateLeft:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8001e54:	4b5b      	ldr	r3, [pc, #364]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001e56:	edd3 7a00 	vldr	s15, [r3]
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	ed93 7a00 	vldr	s14, [r3]
 8001e60:	ed9f 1a5d 	vldr	s2, [pc, #372]	@ 8001fd8 <ActionsModel_Forward+0x30c>
 8001e64:	eef0 0a47 	vmov.f32	s1, s14
 8001e68:	eeb0 0a67 	vmov.f32	s0, s15
 8001e6c:	485b      	ldr	r0, [pc, #364]	@ (8001fdc <ActionsModel_Forward+0x310>)
 8001e6e:	f7fe fe83 	bl	8000b78 <Acti_trackGyroAngleChangeRobust>
 8001e72:	4603      	mov	r3, r0
 8001e74:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (rotation_ended == 1) {
 8001e76:	7dfb      	ldrb	r3, [r7, #23]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d107      	bne.n	8001e8c <ActionsModel_Forward+0x1c0>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001e7c:	4b51      	ldr	r3, [pc, #324]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 8001e84:	4b4f      	ldr	r3, [pc, #316]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001e86:	2202      	movs	r2, #2
 8001e88:	629a      	str	r2, [r3, #40]	@ 0x28
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 8001e8a:	e086      	b.n	8001f9a <ActionsModel_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a4c      	ldr	r2, [pc, #304]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001e92:	6013      	str	r3, [r2, #0]
      break;
 8001e94:	e081      	b.n	8001f9a <ActionsModel_Forward+0x2ce>
     case ActionsMode_IN_FW_SL_StopMotors:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	edd3 7a00 	vldr	s15, [r3]
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001eae:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001eb2:	eef0 1a46 	vmov.f32	s3, s12
 8001eb6:	eeb0 1a66 	vmov.f32	s2, s13
 8001eba:	eef0 0a47 	vmov.f32	s1, s14
 8001ebe:	eeb0 0a67 	vmov.f32	s0, s15
 8001ec2:	f7fe fe15 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d063      	beq.n	8001f94 <ActionsModel_Forward+0x2c8>
        ActionsModel_DW.is_FW_SafeAction = ActionsMode_IN_FW_SL_RotateLeft;
 8001ecc:	4b3d      	ldr	r3, [pc, #244]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001ece:	2203      	movs	r2, #3
 8001ed0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_ROTATE_LEFT;
 8001ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ed6:	2202      	movs	r2, #2
 8001ed8:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = ActionsModel_SPEED_SWERVE;
 8001eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001edc:	4a40      	ldr	r2, [pc, #256]	@ (8001fe0 <ActionsModel_Forward+0x314>)
 8001ede:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = -40.0F;
 8001ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee2:	4a40      	ldr	r2, [pc, #256]	@ (8001fe4 <ActionsModel_Forward+0x318>)
 8001ee4:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a36      	ldr	r2, [pc, #216]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001eec:	6013      	str	r3, [r2, #0]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8001eee:	e051      	b.n	8001f94 <ActionsModel_Forward+0x2c8>
     case ActionsMod_IN_FW_SR_RotateRight:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      rotation_ended = Acti_trackGyroAngleChangeRobust
 8001ef0:	4b34      	ldr	r3, [pc, #208]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001ef2:	edd3 7a00 	vldr	s15, [r3]
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	ed93 7a00 	vldr	s14, [r3]
 8001efc:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001fd8 <ActionsModel_Forward+0x30c>
 8001f00:	eef0 0a47 	vmov.f32	s1, s14
 8001f04:	eeb0 0a67 	vmov.f32	s0, s15
 8001f08:	4834      	ldr	r0, [pc, #208]	@ (8001fdc <ActionsModel_Forward+0x310>)
 8001f0a:	f7fe fe35 	bl	8000b78 <Acti_trackGyroAngleChangeRobust>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	75fb      	strb	r3, [r7, #23]
        (&ActionsModel_DW.accumulated_change, ActionsModel_DW.previousGyroscope,
         *rtu_gyroscope, ActionsModel_SWERVE_DEGREE);

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (rotation_ended == 1) {
 8001f12:	7dfb      	ldrb	r3, [r7, #23]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d107      	bne.n	8001f28 <ActionsModel_Forward+0x25c>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001f18:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ActionsModel_DW.exit_port_index_FW_SafeAction = 2U;
 8001f20:	4b28      	ldr	r3, [pc, #160]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001f22:	2202      	movs	r2, #2
 8001f24:	629a      	str	r2, [r3, #40]	@ 0x28
        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 8001f26:	e038      	b.n	8001f9a <ActionsModel_Forward+0x2ce>
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a25      	ldr	r2, [pc, #148]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001f2e:	6013      	str	r3, [r2, #0]
      break;
 8001f30:	e033      	b.n	8001f9a <ActionsModel_Forward+0x2ce>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_FW_SR_StopMotors: */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	edd3 7a00 	vldr	s15, [r3]
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	edd3 6a02 	vldr	s13, [r3, #8]
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8001f4a:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8001f4e:	eef0 1a46 	vmov.f32	s3, s12
 8001f52:	eeb0 1a66 	vmov.f32	s2, s13
 8001f56:	eef0 0a47 	vmov.f32	s1, s14
 8001f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f5e:	f7fe fdc7 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d017      	beq.n	8001f98 <ActionsModel_Forward+0x2cc>
        ActionsModel_DW.is_FW_SafeAction = ActionsMod_IN_FW_SR_RotateRight;
 8001f68:	4b16      	ldr	r3, [pc, #88]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001f6a:	2205      	movs	r2, #5
 8001f6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        *rty_roverAction = RA_ROTATE_RIGHT;
 8001f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f72:	2203      	movs	r2, #3
 8001f74:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = -40.0F;
 8001f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f78:	4a1a      	ldr	r2, [pc, #104]	@ (8001fe4 <ActionsModel_Forward+0x318>)
 8001f7a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = ActionsModel_SPEED_SWERVE;
 8001f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7e:	4a18      	ldr	r2, [pc, #96]	@ (8001fe0 <ActionsModel_Forward+0x314>)
 8001f80:	601a      	str	r2, [r3, #0]

        /*  Degree */
        ActionsModel_DW.previousGyroscope = *rtu_gyroscope;
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a0f      	ldr	r2, [pc, #60]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001f88:	6013      	str	r3, [r2, #0]
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8001f8a:	e005      	b.n	8001f98 <ActionsModel_Forward+0x2cc>
      break;
 8001f8c:	bf00      	nop
 8001f8e:	e004      	b.n	8001f9a <ActionsModel_Forward+0x2ce>
      break;
 8001f90:	bf00      	nop
 8001f92:	e002      	b.n	8001f9a <ActionsModel_Forward+0x2ce>
      break;
 8001f94:	bf00      	nop
 8001f96:	e000      	b.n	8001f9a <ActionsModel_Forward+0x2ce>
      break;
 8001f98:	bf00      	nop
    }

    if (ActionsModel_DW.exit_port_index_FW_SafeAction == 2U) {
 8001f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	f040 80ad 	bne.w	80020fe <ActionsModel_Forward+0x432>
      ActionsModel_DW.exit_port_index_FW_SafeAction = 0U;
 8001fa4:	4b07      	ldr	r3, [pc, #28]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_FORWARD) {
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d01a      	beq.n	8001fe8 <ActionsModel_Forward+0x31c>
        ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8001fb2:	4b04      	ldr	r3, [pc, #16]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_DW.exit_port_index_Forward = 2U;
 8001fba:	4b02      	ldr	r3, [pc, #8]	@ (8001fc4 <ActionsModel_Forward+0x2f8>)
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	625a      	str	r2, [r3, #36]	@ 0x24
        rty_setPoint->leftAxis = 0.0F;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    }
    break;
 8001fc0:	e09d      	b.n	80020fe <ActionsModel_Forward+0x432>
 8001fc2:	bf00      	nop
 8001fc4:	2000007c 	.word	0x2000007c
 8001fc8:	20000078 	.word	0x20000078
 8001fcc:	200000c4 	.word	0x200000c4
 8001fd0:	44000000 	.word	0x44000000
 8001fd4:	42c80000 	.word	0x42c80000
 8001fd8:	42340000 	.word	0x42340000
 8001fdc:	20000080 	.word	0x20000080
 8001fe0:	42200000 	.word	0x42200000
 8001fe4:	c2200000 	.word	0xc2200000
      } else if (*rty_safeAction == SA_NONE) {
 8001fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d126      	bne.n	800203e <ActionsModel_Forward+0x372>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8001ff0:	4bab      	ldr	r3, [pc, #684]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 8001ff2:	2203      	movs	r2, #3
 8001ff4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8001ff8:	4baa      	ldr	r3, [pc, #680]	@ (80022a4 <ActionsModel_Forward+0x5d8>)
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8001ffe:	4baa      	ldr	r3, [pc, #680]	@ (80022a8 <ActionsModel_Forward+0x5dc>)
 8002000:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002002:	6a39      	ldr	r1, [r7, #32]
 8002004:	2001      	movs	r0, #1
 8002006:	f7fe fc45 	bl	8000894 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 800200a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800200c:	2201      	movs	r2, #1
 800200e:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002016:	ee07 3a90 	vmov	s15, r3
 800201a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800201e:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 80022ac <ActionsModel_Forward+0x5e0>
 8002022:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002026:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 80022b0 <ActionsModel_Forward+0x5e4>
 800202a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800202e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002030:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002036:	685a      	ldr	r2, [r3, #4]
 8002038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203a:	601a      	str	r2, [r3, #0]
    break;
 800203c:	e05f      	b.n	80020fe <ActionsModel_Forward+0x432>
        ActionsModel_DW.is_Forward = ActionsMo_IN_FW_EndedSafeAction;
 800203e:	4b98      	ldr	r3, [pc, #608]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 8002040:	2201      	movs	r2, #1
 8002042:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        *rty_roverAction = RA_IDLE;
 8002046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002048:	2200      	movs	r2, #0
 800204a:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = 0.0F;
 800204c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204e:	f04f 0200 	mov.w	r2, #0
 8002052:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002056:	f04f 0200 	mov.w	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
    break;
 800205c:	e04f      	b.n	80020fe <ActionsModel_Forward+0x432>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_FW_UserAction: */
    if (*rty_safeAction != SA_NONE) {
 800205e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d013      	beq.n	800208e <ActionsModel_Forward+0x3c2>
      /*  Stop tracking */
      ActionsModel_B.set = 0U;
 8002066:	4b8f      	ldr	r3, [pc, #572]	@ (80022a4 <ActionsModel_Forward+0x5d8>)
 8002068:	2200      	movs	r2, #0
 800206a:	701a      	strb	r2, [r3, #0]

      /* Chart: '<Root>/MovingObstacles' */
      /* Chart: '<Root>/MovingObstacles' */
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 800206c:	4b8e      	ldr	r3, [pc, #568]	@ (80022a8 <ActionsModel_Forward+0x5dc>)
 800206e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002070:	6a39      	ldr	r1, [r7, #32]
 8002072:	2000      	movs	r0, #0
 8002074:	f7fe fc0e 	bl	8000894 <ActionsModel_MovingObstacles>
        &ActionsModel_DW.sf_MovingObstacles);
      ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8002078:	4b89      	ldr	r3, [pc, #548]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 800207a:	2202      	movs	r2, #2
 800207c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8002080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002082:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002084:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002086:	6838      	ldr	r0, [r7, #0]
 8002088:	f7ff f9fa 	bl	8001480 <Ac_enter_internal_FW_SafeAction>
        ActionsModel_MAX_SPEED_Y;
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    break;
 800208c:	e038      	b.n	8002100 <ActionsModel_Forward+0x434>
    } else if (*rtu_currentUserAction != UA_FORWARD) {
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d010      	beq.n	80020b8 <ActionsModel_Forward+0x3ec>
      ActionsModel_B.set = 0U;
 8002096:	4b83      	ldr	r3, [pc, #524]	@ (80022a4 <ActionsModel_Forward+0x5d8>)
 8002098:	2200      	movs	r2, #0
 800209a:	701a      	strb	r2, [r3, #0]
      ActionsModel_MovingObstacles(0, rtu_sonar, rty_statusObstacles,
 800209c:	4b82      	ldr	r3, [pc, #520]	@ (80022a8 <ActionsModel_Forward+0x5dc>)
 800209e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020a0:	6a39      	ldr	r1, [r7, #32]
 80020a2:	2000      	movs	r0, #0
 80020a4:	f7fe fbf6 	bl	8000894 <ActionsModel_MovingObstacles>
      ActionsModel_DW.is_Forward = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80020a8:	4b7d      	ldr	r3, [pc, #500]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      ActionsModel_DW.exit_port_index_Forward = 2U;
 80020b0:	4b7b      	ldr	r3, [pc, #492]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 80020b2:	2202      	movs	r2, #2
 80020b4:	625a      	str	r2, [r3, #36]	@ 0x24
    break;
 80020b6:	e023      	b.n	8002100 <ActionsModel_Forward+0x434>
      ActionsModel_MovingObstacles(ActionsModel_B.set, rtu_sonar,
 80020b8:	4b7a      	ldr	r3, [pc, #488]	@ (80022a4 <ActionsModel_Forward+0x5d8>)
 80020ba:	7818      	ldrb	r0, [r3, #0]
 80020bc:	4b7a      	ldr	r3, [pc, #488]	@ (80022a8 <ActionsModel_Forward+0x5dc>)
 80020be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020c0:	6a39      	ldr	r1, [r7, #32]
 80020c2:	f7fe fbe7 	bl	8000894 <ActionsModel_MovingObstacles>
      *rty_roverAction = RA_FORWARD;
 80020c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020c8:	2201      	movs	r2, #1
 80020ca:	701a      	strb	r2, [r3, #0]
      rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020d2:	ee07 3a90 	vmov	s15, r3
 80020d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020da:	eddf 6a74 	vldr	s13, [pc, #464]	@ 80022ac <ActionsModel_Forward+0x5e0>
 80020de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020e2:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80022b0 <ActionsModel_Forward+0x5e4>
 80020e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ec:	edc3 7a01 	vstr	s15, [r3, #4]
      rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 80020f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f2:	685a      	ldr	r2, [r3, #4]
 80020f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f6:	601a      	str	r2, [r3, #0]
    break;
 80020f8:	e002      	b.n	8002100 <ActionsModel_Forward+0x434>
    break;
 80020fa:	bf00      	nop
 80020fc:	e000      	b.n	8002100 <ActionsModel_Forward+0x434>
    break;
 80020fe:	bf00      	nop
  }

  if (ActionsModel_DW.exit_port_index_Forward == 2U) {
 8002100:	4b67      	ldr	r3, [pc, #412]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 8002102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002104:	2b02      	cmp	r3, #2
 8002106:	f040 80ee 	bne.w	80022e6 <ActionsModel_Forward+0x61a>
    ActionsModel_DW.exit_port_index_Forward = 0U;
 800210a:	4b65      	ldr	r3, [pc, #404]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 800210c:	2200      	movs	r2, #0
 800210e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	3b01      	subs	r3, #1
 8002116:	2b05      	cmp	r3, #5
 8002118:	f200 80cc 	bhi.w	80022b4 <ActionsModel_Forward+0x5e8>
 800211c:	a201      	add	r2, pc, #4	@ (adr r2, 8002124 <ActionsModel_Forward+0x458>)
 800211e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002122:	bf00      	nop
 8002124:	080021c7 	.word	0x080021c7
 8002128:	08002199 	.word	0x08002199
 800212c:	0800216b 	.word	0x0800216b
 8002130:	0800213d 	.word	0x0800213d
 8002134:	08002279 	.word	0x08002279
 8002138:	08002253 	.word	0x08002253
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 800213c:	4b58      	ldr	r3, [pc, #352]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 800213e:	2201      	movs	r2, #1
 8002140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8002144:	4b56      	ldr	r3, [pc, #344]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 8002146:	2204      	movs	r2, #4
 8002148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800214c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800214e:	2206      	movs	r2, #6
 8002150:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002154:	2200      	movs	r2, #0
 8002156:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215a:	f04f 0200 	mov.w	r2, #0
 800215e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002162:	f04f 0200 	mov.w	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
      break;
 8002168:	e0bd      	b.n	80022e6 <ActionsModel_Forward+0x61a>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 800216a:	4b4d      	ldr	r3, [pc, #308]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 800216c:	2207      	movs	r2, #7
 800216e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8002172:	4b4b      	ldr	r3, [pc, #300]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 8002174:	2202      	movs	r2, #2
 8002176:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800217a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800217c:	2206      	movs	r2, #6
 800217e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002182:	2200      	movs	r2, #0
 8002184:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800218e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002190:	f04f 0200 	mov.w	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
      break;
 8002196:	e0a6      	b.n	80022e6 <ActionsModel_Forward+0x61a>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002198:	4b41      	ldr	r3, [pc, #260]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 800219a:	2206      	movs	r2, #6
 800219c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 80021a0:	4b3f      	ldr	r3, [pc, #252]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 80021a2:	2202      	movs	r2, #2
 80021a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 80021a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021aa:	2206      	movs	r2, #6
 80021ac:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 80021ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021b0:	2200      	movs	r2, #0
 80021b2:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80021b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b6:	f04f 0200 	mov.w	r2, #0
 80021ba:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80021bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021be:	f04f 0200 	mov.w	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
      break;
 80021c4:	e08f      	b.n	80022e6 <ActionsModel_Forward+0x61a>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80021c6:	4b36      	ldr	r3, [pc, #216]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 80021c8:	2204      	movs	r2, #4
 80021ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80021ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021d0:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 80021d2:	6a3b      	ldr	r3, [r7, #32]
 80021d4:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80021d6:	4619      	mov	r1, r3
 80021d8:	4610      	mov	r0, r2
 80021da:	f7fe fc5c 	bl	8000a96 <ActionsM_checkSafetyFromForward>
 80021de:	4603      	mov	r3, r0
 80021e0:	461a      	mov	r2, r3
 80021e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021e4:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 80021e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00a      	beq.n	8002204 <ActionsModel_Forward+0x538>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80021ee:	4b2c      	ldr	r3, [pc, #176]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 80021f0:	2202      	movs	r2, #2
 80021f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80021f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80021fc:	6838      	ldr	r0, [r7, #0]
 80021fe:	f7ff f93f 	bl	8001480 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 8002202:	e070      	b.n	80022e6 <ActionsModel_Forward+0x61a>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002204:	4b26      	ldr	r3, [pc, #152]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 8002206:	2203      	movs	r2, #3
 8002208:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 800220c:	4b25      	ldr	r3, [pc, #148]	@ (80022a4 <ActionsModel_Forward+0x5d8>)
 800220e:	2201      	movs	r2, #1
 8002210:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002212:	4b25      	ldr	r3, [pc, #148]	@ (80022a8 <ActionsModel_Forward+0x5dc>)
 8002214:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002216:	6a39      	ldr	r1, [r7, #32]
 8002218:	2001      	movs	r0, #1
 800221a:	f7fe fb3b 	bl	8000894 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 800221e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002220:	2201      	movs	r2, #1
 8002222:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f9b3 3000 	ldrsh.w	r3, [r3]
 800222a:	ee07 3a90 	vmov	s15, r3
 800222e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002232:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80022ac <ActionsModel_Forward+0x5e0>
 8002236:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800223a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80022b0 <ActionsModel_Forward+0x5e4>
 800223e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002244:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224e:	601a      	str	r2, [r3, #0]
      break;
 8002250:	e049      	b.n	80022e6 <ActionsModel_Forward+0x61a>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8002252:	4b13      	ldr	r3, [pc, #76]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 8002254:	2203      	movs	r2, #3
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800225a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800225c:	2206      	movs	r2, #6
 800225e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002262:	2200      	movs	r2, #0
 8002264:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800226e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	601a      	str	r2, [r3, #0]
      break;
 8002276:	e036      	b.n	80022e6 <ActionsModel_Forward+0x61a>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002278:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <ActionsModel_Forward+0x5d4>)
 800227a:	2202      	movs	r2, #2
 800227c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8002280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002282:	2205      	movs	r2, #5
 8002284:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002288:	2200      	movs	r2, #0
 800228a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800228c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228e:	f04f 0200 	mov.w	r2, #0
 8002292:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
      break;
 800229c:	e023      	b.n	80022e6 <ActionsModel_Forward+0x61a>
 800229e:	bf00      	nop
 80022a0:	2000007c 	.word	0x2000007c
 80022a4:	20000078 	.word	0x20000078
 80022a8:	200000c4 	.word	0x200000c4
 80022ac:	44000000 	.word	0x44000000
 80022b0:	42c80000 	.word	0x42c80000

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 80022b4:	4b0e      	ldr	r3, [pc, #56]	@ (80022f0 <ActionsModel_Forward+0x624>)
 80022b6:	2205      	movs	r2, #5
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 80022bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022be:	2200      	movs	r2, #0
 80022c0:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 80022c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022c4:	2200      	movs	r2, #0
 80022c6:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 80022c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ca:	f04f 0200 	mov.w	r2, #0
 80022ce:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 80022d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d2:	f04f 0200 	mov.w	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 80022d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022da:	2200      	movs	r2, #0
 80022dc:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 80022de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022e0:	2200      	movs	r2, #0
 80022e2:	705a      	strb	r2, [r3, #1]
      break;
 80022e4:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 80022e6:	bf00      	nop
 80022e8:	3718      	adds	r7, #24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	2000007c 	.word	0x2000007c

080022f4 <ActionsModel_RotateLeft>:
  const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever, const int16_T
  *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar *rtu_sonar,
  BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction, ENUM_SafeAction
  *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles, BUS_RedLeds
  *rty_redLeds)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
 8002300:	603b      	str	r3, [r7, #0]
  if (ActionsModel_DW.is_RotateLeft == ActionsModel_IN_RL_RotateLeft) {
 8002302:	4bb4      	ldr	r3, [pc, #720]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 8002304:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002308:	2b01      	cmp	r3, #1
 800230a:	f040 80f6 	bne.w	80024fa <ActionsModel_RotateLeft+0x206>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	881b      	ldrh	r3, [r3, #0]
 8002312:	4618      	mov	r0, r3
 8002314:	f7fe fbac 	bl	8000a70 <ActionsMo_checkSafetyFromRotate>
 8002318:	4603      	mov	r3, r0
 800231a:	461a      	mov	r2, r3
 800231c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800231e:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_RL_RotateLeft) {
 8002320:	4bac      	ldr	r3, [pc, #688]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 8002322:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002326:	2b01      	cmp	r3, #1
 8002328:	d002      	beq.n	8002330 <ActionsModel_RotateLeft+0x3c>
 800232a:	2b02      	cmp	r3, #2
 800232c:	d037      	beq.n	800239e <ActionsModel_RotateLeft+0xaa>
 800232e:	e0a2      	b.n	8002476 <ActionsModel_RotateLeft+0x182>
     case ActionsMo_IN_RL_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	2b02      	cmp	r3, #2
 8002336:	d00b      	beq.n	8002350 <ActionsModel_RotateLeft+0x5c>
        ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002338:	4ba6      	ldr	r3, [pc, #664]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 800233a:	2200      	movs	r2, #0
 800233c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002340:	4ba4      	ldr	r3, [pc, #656]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 8002342:	2200      	movs	r2, #0
 8002344:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002348:	4ba2      	ldr	r3, [pc, #648]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 800234a:	2202      	movs	r2, #2
 800234c:	62da      	str	r2, [r3, #44]	@ 0x2c
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 800234e:	e13e      	b.n	80025ce <ActionsModel_RotateLeft+0x2da>
      } else if (*rty_safeAction == SA_NONE) {
 8002350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	f040 813a 	bne.w	80025ce <ActionsModel_RotateLeft+0x2da>
        ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 800235a:	4b9e      	ldr	r3, [pc, #632]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 800235c:	2203      	movs	r2, #3
 800235e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        *rty_roverAction = RA_ROTATE_LEFT;
 8002362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002364:	2202      	movs	r2, #2
 8002366:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800236e:	ee07 3a90 	vmov	s15, r3
 8002372:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002376:	eddf 6a98 	vldr	s13, [pc, #608]	@ 80025d8 <ActionsModel_RotateLeft+0x2e4>
 800237a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800237e:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80025dc <ActionsModel_RotateLeft+0x2e8>
 8002382:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002386:	6a3b      	ldr	r3, [r7, #32]
 8002388:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 800238c:	6a3b      	ldr	r3, [r7, #32]
 800238e:	edd3 7a00 	vldr	s15, [r3]
 8002392:	eef1 7a67 	vneg.f32	s15, s15
 8002396:	6a3b      	ldr	r3, [r7, #32]
 8002398:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800239c:	e117      	b.n	80025ce <ActionsModel_RotateLeft+0x2da>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	edd3 7a00 	vldr	s15, [r3]
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	edd3 6a02 	vldr	s13, [r3, #8]
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80023b6:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80023ba:	eef0 1a46 	vmov.f32	s3, s12
 80023be:	eeb0 1a66 	vmov.f32	s2, s13
 80023c2:	eef0 0a47 	vmov.f32	s1, s14
 80023c6:	eeb0 0a67 	vmov.f32	s0, s15
 80023ca:	f7fe fb91 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d002      	beq.n	80023da <ActionsModel_RotateLeft+0xe6>
        ActionsModel_DW.exit_port_index_RL_SafeAction = 2U;
 80023d4:	4b7f      	ldr	r3, [pc, #508]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 80023d6:	2202      	movs	r2, #2
 80023d8:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_RL_SafeAction == 2U) {
 80023da:	4b7e      	ldr	r3, [pc, #504]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023de:	2b02      	cmp	r3, #2
 80023e0:	f040 80fe 	bne.w	80025e0 <ActionsModel_RotateLeft+0x2ec>
        ActionsModel_DW.exit_port_index_RL_SafeAction = 0U;
 80023e4:	4b7b      	ldr	r3, [pc, #492]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d00b      	beq.n	800240a <ActionsModel_RotateLeft+0x116>
          ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80023f2:	4b78      	ldr	r3, [pc, #480]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80023fa:	4b76      	ldr	r3, [pc, #472]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
          ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 8002402:	4b74      	ldr	r3, [pc, #464]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 8002404:	2202      	movs	r2, #2
 8002406:	62da      	str	r2, [r3, #44]	@ 0x2c
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 8002408:	e0ea      	b.n	80025e0 <ActionsModel_RotateLeft+0x2ec>
        } else if (*rty_safeAction == SA_NONE) {
 800240a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d121      	bne.n	8002456 <ActionsModel_RotateLeft+0x162>
          ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 8002412:	4b70      	ldr	r3, [pc, #448]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 8002414:	2203      	movs	r2, #3
 8002416:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          *rty_roverAction = RA_ROTATE_LEFT;
 800241a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800241c:	2202      	movs	r2, #2
 800241e:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002426:	ee07 3a90 	vmov	s15, r3
 800242a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800242e:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 80025d8 <ActionsModel_RotateLeft+0x2e4>
 8002432:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002436:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 80025dc <ActionsModel_RotateLeft+0x2e8>
 800243a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800243e:	6a3b      	ldr	r3, [r7, #32]
 8002440:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002444:	6a3b      	ldr	r3, [r7, #32]
 8002446:	edd3 7a00 	vldr	s15, [r3]
 800244a:	eef1 7a67 	vneg.f32	s15, s15
 800244e:	6a3b      	ldr	r3, [r7, #32]
 8002450:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002454:	e0c4      	b.n	80025e0 <ActionsModel_RotateLeft+0x2ec>
          ActionsModel_DW.is_RL_RotateLeft = ActionsMo_IN_RL_EndedSafeAction;
 8002456:	4b5f      	ldr	r3, [pc, #380]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 8002458:	2201      	movs	r2, #1
 800245a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
          *rty_roverAction = RA_IDLE;
 800245e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002460:	2200      	movs	r2, #0
 8002462:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 8002464:	6a3b      	ldr	r3, [r7, #32]
 8002466:	f04f 0200 	mov.w	r2, #0
 800246a:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 800246c:	6a3b      	ldr	r3, [r7, #32]
 800246e:	f04f 0200 	mov.w	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
      break;
 8002474:	e0b4      	b.n	80025e0 <ActionsModel_RotateLeft+0x2ec>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_RL_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 8002476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00f      	beq.n	800249e <ActionsModel_RotateLeft+0x1aa>
        ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_SafeAction;
 800247e:	4b55      	ldr	r3, [pc, #340]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 8002480:	2202      	movs	r2, #2
 8002482:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        *rty_roverAction = RA_BRAKING_HARD;
 8002486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002488:	2205      	movs	r2, #5
 800248a:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 800248c:	6a3b      	ldr	r3, [r7, #32]
 800248e:	f04f 0200 	mov.w	r2, #0
 8002492:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002494:	6a3b      	ldr	r3, [r7, #32]
 8002496:	f04f 0200 	mov.w	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 800249c:	e0a1      	b.n	80025e2 <ActionsModel_RotateLeft+0x2ee>
      } else if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d00b      	beq.n	80024be <ActionsModel_RotateLeft+0x1ca>
        ActionsModel_DW.is_RL_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80024a6:	4b4b      	ldr	r3, [pc, #300]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80024ae:	4b49      	ldr	r3, [pc, #292]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 80024b6:	4b47      	ldr	r3, [pc, #284]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 80024b8:	2202      	movs	r2, #2
 80024ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
 80024bc:	e091      	b.n	80025e2 <ActionsModel_RotateLeft+0x2ee>
        *rty_roverAction = RA_ROTATE_LEFT;
 80024be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c0:	2202      	movs	r2, #2
 80024c2:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024ca:	ee07 3a90 	vmov	s15, r3
 80024ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024d2:	eddf 6a41 	vldr	s13, [pc, #260]	@ 80025d8 <ActionsModel_RotateLeft+0x2e4>
 80024d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024da:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80025dc <ActionsModel_RotateLeft+0x2e8>
 80024de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024e2:	6a3b      	ldr	r3, [r7, #32]
 80024e4:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 80024e8:	6a3b      	ldr	r3, [r7, #32]
 80024ea:	edd3 7a00 	vldr	s15, [r3]
 80024ee:	eef1 7a67 	vneg.f32	s15, s15
 80024f2:	6a3b      	ldr	r3, [r7, #32]
 80024f4:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 80024f8:	e073      	b.n	80025e2 <ActionsModel_RotateLeft+0x2ee>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_RL_StopMotors: */
  } else if (*rtu_currentUserAction != UA_ROTATE_LEFT) {
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d007      	beq.n	8002512 <ActionsModel_RotateLeft+0x21e>
    ActionsModel_DW.is_RotateLeft = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002502:	4b34      	ldr	r3, [pc, #208]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    ActionsModel_DW.exit_port_index_RotateLeft = 2U;
 800250a:	4b32      	ldr	r3, [pc, #200]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 800250c:	2202      	movs	r2, #2
 800250e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002510:	e067      	b.n	80025e2 <ActionsModel_RotateLeft+0x2ee>
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	edd3 7a00 	vldr	s15, [r3]
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	ed93 7a01 	vldr	s14, [r3, #4]
              rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0)
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	edd3 6a02 	vldr	s13, [r3, #8]
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	ed93 6a03 	vldr	s12, [r3, #12]
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800252a:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800252e:	eef0 1a46 	vmov.f32	s3, s12
 8002532:	eeb0 1a66 	vmov.f32	s2, s13
 8002536:	eef0 0a47 	vmov.f32	s1, s14
 800253a:	eeb0 0a67 	vmov.f32	s0, s15
 800253e:	f7fe fad7 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d04c      	beq.n	80025e2 <ActionsModel_RotateLeft+0x2ee>
  {
    ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_RotateLeft;
 8002548:	4b22      	ldr	r3, [pc, #136]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->left);
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f7fe fa8b 	bl	8000a70 <ActionsMo_checkSafetyFromRotate>
 800255a:	4603      	mov	r3, r0
 800255c:	461a      	mov	r2, r3
 800255e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002560:	701a      	strb	r2, [r3, #0]
    if (*rty_safeAction != SA_NONE) {
 8002562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00f      	beq.n	800258a <ActionsModel_RotateLeft+0x296>
      ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_SafeAction;
 800256a:	4b1a      	ldr	r3, [pc, #104]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 800256c:	2202      	movs	r2, #2
 800256e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
      *rty_roverAction = RA_BRAKING_HARD;
 8002572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002574:	2205      	movs	r2, #5
 8002576:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002578:	6a3b      	ldr	r3, [r7, #32]
 800257a:	f04f 0200 	mov.w	r2, #0
 800257e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002580:	6a3b      	ldr	r3, [r7, #32]
 8002582:	f04f 0200 	mov.w	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	e02b      	b.n	80025e2 <ActionsModel_RotateLeft+0x2ee>
    } else {
      /* [safeAction == ENUM_SafeAction.SA_NONE] */
      ActionsModel_DW.is_RL_RotateLeft = ActionsModel_IN_RL_UserAction;
 800258a:	4b12      	ldr	r3, [pc, #72]	@ (80025d4 <ActionsModel_RotateLeft+0x2e0>)
 800258c:	2203      	movs	r2, #3
 800258e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
      *rty_roverAction = RA_ROTATE_LEFT;
 8002592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002594:	2202      	movs	r2, #2
 8002596:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800259e:	ee07 3a90 	vmov	s15, r3
 80025a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025a6:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80025d8 <ActionsModel_RotateLeft+0x2e4>
 80025aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025ae:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80025dc <ActionsModel_RotateLeft+0x2e8>
 80025b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025b6:	6a3b      	ldr	r3, [r7, #32]
 80025b8:	edc3 7a00 	vstr	s15, [r3]
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 80025bc:	6a3b      	ldr	r3, [r7, #32]
 80025be:	edd3 7a00 	vldr	s15, [r3]
 80025c2:	eef1 7a67 	vneg.f32	s15, s15
 80025c6:	6a3b      	ldr	r3, [r7, #32]
 80025c8:	edc3 7a01 	vstr	s15, [r3, #4]
 80025cc:	e009      	b.n	80025e2 <ActionsModel_RotateLeft+0x2ee>
      break;
 80025ce:	bf00      	nop
 80025d0:	e007      	b.n	80025e2 <ActionsModel_RotateLeft+0x2ee>
 80025d2:	bf00      	nop
 80025d4:	2000007c 	.word	0x2000007c
 80025d8:	44000000 	.word	0x44000000
 80025dc:	42a00000 	.word	0x42a00000
      break;
 80025e0:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }

  if (ActionsModel_DW.exit_port_index_RotateLeft == 2U) {
 80025e2:	4b75      	ldr	r3, [pc, #468]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 80025e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	f040 80e2 	bne.w	80027b0 <ActionsModel_RotateLeft+0x4bc>
    ActionsModel_DW.exit_port_index_RotateLeft = 0U;
 80025ec:	4b72      	ldr	r3, [pc, #456]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	3b01      	subs	r3, #1
 80025f8:	2b05      	cmp	r3, #5
 80025fa:	f200 80c0 	bhi.w	800277e <ActionsModel_RotateLeft+0x48a>
 80025fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002604 <ActionsModel_RotateLeft+0x310>)
 8002600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002604:	080026a7 	.word	0x080026a7
 8002608:	08002679 	.word	0x08002679
 800260c:	0800264b 	.word	0x0800264b
 8002610:	0800261d 	.word	0x0800261d
 8002614:	08002759 	.word	0x08002759
 8002618:	08002733 	.word	0x08002733
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 800261c:	4b66      	ldr	r3, [pc, #408]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 800261e:	2201      	movs	r2, #1
 8002620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8002624:	4b64      	ldr	r3, [pc, #400]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 8002626:	2204      	movs	r2, #4
 8002628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800262c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262e:	2206      	movs	r2, #6
 8002630:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002634:	2200      	movs	r2, #0
 8002636:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002638:	6a3b      	ldr	r3, [r7, #32]
 800263a:	f04f 0200 	mov.w	r2, #0
 800263e:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002640:	6a3b      	ldr	r3, [r7, #32]
 8002642:	f04f 0200 	mov.w	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
      break;
 8002648:	e0b2      	b.n	80027b0 <ActionsModel_RotateLeft+0x4bc>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 800264a:	4b5b      	ldr	r3, [pc, #364]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 800264c:	2207      	movs	r2, #7
 800264e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8002652:	4b59      	ldr	r3, [pc, #356]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 8002654:	2202      	movs	r2, #2
 8002656:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800265a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265c:	2206      	movs	r2, #6
 800265e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002662:	2200      	movs	r2, #0
 8002664:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002666:	6a3b      	ldr	r3, [r7, #32]
 8002668:	f04f 0200 	mov.w	r2, #0
 800266c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800266e:	6a3b      	ldr	r3, [r7, #32]
 8002670:	f04f 0200 	mov.w	r2, #0
 8002674:	601a      	str	r2, [r3, #0]
      break;
 8002676:	e09b      	b.n	80027b0 <ActionsModel_RotateLeft+0x4bc>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002678:	4b4f      	ldr	r3, [pc, #316]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 800267a:	2206      	movs	r2, #6
 800267c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8002680:	4b4d      	ldr	r3, [pc, #308]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 8002682:	2202      	movs	r2, #2
 8002684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268a:	2206      	movs	r2, #6
 800268c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800268e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002690:	2200      	movs	r2, #0
 8002692:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002694:	6a3b      	ldr	r3, [r7, #32]
 8002696:	f04f 0200 	mov.w	r2, #0
 800269a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800269c:	6a3b      	ldr	r3, [r7, #32]
 800269e:	f04f 0200 	mov.w	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
      break;
 80026a4:	e084      	b.n	80027b0 <ActionsModel_RotateLeft+0x4bc>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80026a6:	4b44      	ldr	r3, [pc, #272]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 80026a8:	2204      	movs	r2, #4
 80026aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80026ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026b0:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80026b6:	4619      	mov	r1, r3
 80026b8:	4610      	mov	r0, r2
 80026ba:	f7fe f9ec 	bl	8000a96 <ActionsM_checkSafetyFromForward>
 80026be:	4603      	mov	r3, r0
 80026c0:	461a      	mov	r2, r3
 80026c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026c4:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 80026c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d00a      	beq.n	80026e4 <ActionsModel_RotateLeft+0x3f0>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80026ce:	4b3a      	ldr	r3, [pc, #232]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 80026d0:	2202      	movs	r2, #2
 80026d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80026d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026da:	6a39      	ldr	r1, [r7, #32]
 80026dc:	69b8      	ldr	r0, [r7, #24]
 80026de:	f7fe fecf 	bl	8001480 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 80026e2:	e065      	b.n	80027b0 <ActionsModel_RotateLeft+0x4bc>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 80026e4:	4b34      	ldr	r3, [pc, #208]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 80026e6:	2203      	movs	r2, #3
 80026e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 80026ec:	4b33      	ldr	r3, [pc, #204]	@ (80027bc <ActionsModel_RotateLeft+0x4c8>)
 80026ee:	2201      	movs	r2, #1
 80026f0:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 80026f2:	4b33      	ldr	r3, [pc, #204]	@ (80027c0 <ActionsModel_RotateLeft+0x4cc>)
 80026f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026f6:	69f9      	ldr	r1, [r7, #28]
 80026f8:	2001      	movs	r0, #1
 80026fa:	f7fe f8cb 	bl	8000894 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 80026fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002700:	2201      	movs	r2, #1
 8002702:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	f9b3 3000 	ldrsh.w	r3, [r3]
 800270a:	ee07 3a90 	vmov	s15, r3
 800270e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002712:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80027c4 <ActionsModel_RotateLeft+0x4d0>
 8002716:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800271a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80027c8 <ActionsModel_RotateLeft+0x4d4>
 800271e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002722:	6a3b      	ldr	r3, [r7, #32]
 8002724:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002728:	6a3b      	ldr	r3, [r7, #32]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	6a3b      	ldr	r3, [r7, #32]
 800272e:	601a      	str	r2, [r3, #0]
      break;
 8002730:	e03e      	b.n	80027b0 <ActionsModel_RotateLeft+0x4bc>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8002732:	4b21      	ldr	r3, [pc, #132]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 8002734:	2203      	movs	r2, #3
 8002736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 800273a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273c:	2206      	movs	r2, #6
 800273e:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002742:	2200      	movs	r2, #0
 8002744:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002746:	6a3b      	ldr	r3, [r7, #32]
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800274e:	6a3b      	ldr	r3, [r7, #32]
 8002750:	f04f 0200 	mov.w	r2, #0
 8002754:	601a      	str	r2, [r3, #0]
      break;
 8002756:	e02b      	b.n	80027b0 <ActionsModel_RotateLeft+0x4bc>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002758:	4b17      	ldr	r3, [pc, #92]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 800275a:	2202      	movs	r2, #2
 800275c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8002760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002762:	2205      	movs	r2, #5
 8002764:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002768:	2200      	movs	r2, #0
 800276a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 800276c:	6a3b      	ldr	r3, [r7, #32]
 800276e:	f04f 0200 	mov.w	r2, #0
 8002772:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002774:	6a3b      	ldr	r3, [r7, #32]
 8002776:	f04f 0200 	mov.w	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
      break;
 800277c:	e018      	b.n	80027b0 <ActionsModel_RotateLeft+0x4bc>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 800277e:	4b0e      	ldr	r3, [pc, #56]	@ (80027b8 <ActionsModel_RotateLeft+0x4c4>)
 8002780:	2205      	movs	r2, #5
 8002782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 8002786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002788:	2200      	movs	r2, #0
 800278a:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 800278c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800278e:	2200      	movs	r2, #0
 8002790:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002792:	6a3b      	ldr	r3, [r7, #32]
 8002794:	f04f 0200 	mov.w	r2, #0
 8002798:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 800279a:	6a3b      	ldr	r3, [r7, #32]
 800279c:	f04f 0200 	mov.w	r2, #0
 80027a0:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 80027a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027a4:	2200      	movs	r2, #0
 80027a6:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 80027a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027aa:	2200      	movs	r2, #0
 80027ac:	705a      	strb	r2, [r3, #1]
      break;
 80027ae:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 80027b0:	bf00      	nop
 80027b2:	3710      	adds	r7, #16
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	2000007c 	.word	0x2000007c
 80027bc:	20000078 	.word	0x20000078
 80027c0:	200000c4 	.word	0x200000c4
 80027c4:	44000000 	.word	0x44000000
 80027c8:	42c80000 	.word	0x42c80000

080027cc <ActionsModel_RotateRight>:
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever,
  const int16_T *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar
  *rtu_sonar, BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction,
  ENUM_SafeAction *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles,
  BUS_RedLeds *rty_redLeds)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
 80027d8:	603b      	str	r3, [r7, #0]
  if (ActionsModel_DW.is_RotateRight == ActionsModel_IN_RR_RotateRight) {
 80027da:	4bb4      	ldr	r3, [pc, #720]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 80027dc:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	f040 80f6 	bne.w	80029d2 <ActionsModel_RotateRight+0x206>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	889b      	ldrh	r3, [r3, #4]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fe f940 	bl	8000a70 <ActionsMo_checkSafetyFromRotate>
 80027f0:	4603      	mov	r3, r0
 80027f2:	461a      	mov	r2, r3
 80027f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f6:	701a      	strb	r2, [r3, #0]

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
    switch (ActionsModel_DW.is_RR_RotateRight) {
 80027f8:	4bac      	ldr	r3, [pc, #688]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 80027fa:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d002      	beq.n	8002808 <ActionsModel_RotateRight+0x3c>
 8002802:	2b02      	cmp	r3, #2
 8002804:	d037      	beq.n	8002876 <ActionsModel_RotateRight+0xaa>
 8002806:	e0a2      	b.n	800294e <ActionsModel_RotateRight+0x182>
     case ActionsMo_IN_RR_EndedSafeAction:
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2b03      	cmp	r3, #3
 800280e:	d00b      	beq.n	8002828 <ActionsModel_RotateRight+0x5c>
        ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002810:	4ba6      	ldr	r3, [pc, #664]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002818:	4ba4      	ldr	r3, [pc, #656]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
        ActionsModel_DW.exit_port_index_RotateRight = 2U;
 8002820:	4ba2      	ldr	r3, [pc, #648]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 8002822:	2202      	movs	r2, #2
 8002824:	635a      	str	r2, [r3, #52]	@ 0x34
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002826:	e13e      	b.n	8002aa6 <ActionsModel_RotateRight+0x2da>
      } else if (*rty_safeAction == SA_NONE) {
 8002828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	f040 813a 	bne.w	8002aa6 <ActionsModel_RotateRight+0x2da>
        ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 8002832:	4b9e      	ldr	r3, [pc, #632]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 8002834:	2203      	movs	r2, #3
 8002836:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        *rty_roverAction = RA_ROTATE_RIGHT;
 800283a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283c:	2203      	movs	r2, #3
 800283e:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002846:	ee07 3a90 	vmov	s15, r3
 800284a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800284e:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8002ab0 <ActionsModel_RotateRight+0x2e4>
 8002852:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002856:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8002ab4 <ActionsModel_RotateRight+0x2e8>
 800285a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800285e:	6a3b      	ldr	r3, [r7, #32]
 8002860:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002864:	6a3b      	ldr	r3, [r7, #32]
 8002866:	edd3 7a00 	vldr	s15, [r3]
 800286a:	eef1 7a67 	vneg.f32	s15, s15
 800286e:	6a3b      	ldr	r3, [r7, #32]
 8002870:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 8002874:	e117      	b.n	8002aa6 <ActionsModel_RotateRight+0x2da>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /*     */
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	edd3 7a00 	vldr	s15, [r3]
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	ed93 7a01 	vldr	s14, [r3, #4]
           rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0) {
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	edd3 6a02 	vldr	s13, [r3, #8]
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	ed93 6a03 	vldr	s12, [r3, #12]
      if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 800288e:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002892:	eef0 1a46 	vmov.f32	s3, s12
 8002896:	eeb0 1a66 	vmov.f32	s2, s13
 800289a:	eef0 0a47 	vmov.f32	s1, s14
 800289e:	eeb0 0a67 	vmov.f32	s0, s15
 80028a2:	f7fe f925 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d002      	beq.n	80028b2 <ActionsModel_RotateRight+0xe6>
        ActionsModel_DW.exit_port_index_RR_SafeAction = 2U;
 80028ac:	4b7f      	ldr	r3, [pc, #508]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 80028ae:	2202      	movs	r2, #2
 80028b0:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      if (ActionsModel_DW.exit_port_index_RR_SafeAction == 2U) {
 80028b2:	4b7e      	ldr	r3, [pc, #504]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 80028b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	f040 80fe 	bne.w	8002ab8 <ActionsModel_RotateRight+0x2ec>
        ActionsModel_DW.exit_port_index_RR_SafeAction = 0U;
 80028bc:	4b7b      	ldr	r3, [pc, #492]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 80028be:	2200      	movs	r2, #0
 80028c0:	639a      	str	r2, [r3, #56]	@ 0x38

        /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
         *  Chart: '<Root>/RoverAction'
         */
        /* Chart: '<Root>/RoverAction' */
        if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	2b03      	cmp	r3, #3
 80028c8:	d00b      	beq.n	80028e2 <ActionsModel_RotateRight+0x116>
          ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80028ca:	4b78      	ldr	r3, [pc, #480]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80028d2:	4b76      	ldr	r3, [pc, #472]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
          ActionsModel_DW.exit_port_index_RotateRight = 2U;
 80028da:	4b74      	ldr	r3, [pc, #464]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 80028dc:	2202      	movs	r2, #2
 80028de:	635a      	str	r2, [r3, #52]	@ 0x34
          rty_setPoint->leftAxis = 0.0F;
        }

        /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      }
      break;
 80028e0:	e0ea      	b.n	8002ab8 <ActionsModel_RotateRight+0x2ec>
        } else if (*rty_safeAction == SA_NONE) {
 80028e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d121      	bne.n	800292e <ActionsModel_RotateRight+0x162>
          ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 80028ea:	4b70      	ldr	r3, [pc, #448]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 80028ec:	2203      	movs	r2, #3
 80028ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          *rty_roverAction = RA_ROTATE_RIGHT;
 80028f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f4:	2203      	movs	r2, #3
 80028f6:	701a      	strb	r2, [r3, #0]
          rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028fe:	ee07 3a90 	vmov	s15, r3
 8002902:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002906:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8002ab0 <ActionsModel_RotateRight+0x2e4>
 800290a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800290e:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8002ab4 <ActionsModel_RotateRight+0x2e8>
 8002912:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002916:	6a3b      	ldr	r3, [r7, #32]
 8002918:	edc3 7a00 	vstr	s15, [r3]
          rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 800291c:	6a3b      	ldr	r3, [r7, #32]
 800291e:	edd3 7a00 	vldr	s15, [r3]
 8002922:	eef1 7a67 	vneg.f32	s15, s15
 8002926:	6a3b      	ldr	r3, [r7, #32]
 8002928:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800292c:	e0c4      	b.n	8002ab8 <ActionsModel_RotateRight+0x2ec>
          ActionsModel_DW.is_RR_RotateRight = ActionsMo_IN_RR_EndedSafeAction;
 800292e:	4b5f      	ldr	r3, [pc, #380]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 8002930:	2201      	movs	r2, #1
 8002932:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
          *rty_roverAction = RA_IDLE;
 8002936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002938:	2200      	movs	r2, #0
 800293a:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = 0.0F;
 800293c:	6a3b      	ldr	r3, [r7, #32]
 800293e:	f04f 0200 	mov.w	r2, #0
 8002942:	605a      	str	r2, [r3, #4]
          rty_setPoint->leftAxis = 0.0F;
 8002944:	6a3b      	ldr	r3, [r7, #32]
 8002946:	f04f 0200 	mov.w	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
      break;
 800294c:	e0b4      	b.n	8002ab8 <ActionsModel_RotateRight+0x2ec>
      /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
       *  Chart: '<Root>/RoverAction'
       */
      /* Chart: '<Root>/RoverAction' */
      /* case IN_RR_UserAction: */
      if (*rty_safeAction != SA_NONE) {
 800294e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00f      	beq.n	8002976 <ActionsModel_RotateRight+0x1aa>
        ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_SafeAction;
 8002956:	4b55      	ldr	r3, [pc, #340]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 8002958:	2202      	movs	r2, #2
 800295a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        *rty_roverAction = RA_BRAKING_HARD;
 800295e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002960:	2205      	movs	r2, #5
 8002962:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002964:	6a3b      	ldr	r3, [r7, #32]
 8002966:	f04f 0200 	mov.w	r2, #0
 800296a:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800296c:	6a3b      	ldr	r3, [r7, #32]
 800296e:	f04f 0200 	mov.w	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
          ActionsModel_MAX_SPEED_X;
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
      }

      /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
      break;
 8002974:	e0a1      	b.n	8002aba <ActionsModel_RotateRight+0x2ee>
      } else if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	2b03      	cmp	r3, #3
 800297c:	d00b      	beq.n	8002996 <ActionsModel_RotateRight+0x1ca>
        ActionsModel_DW.is_RR_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 800297e:	4b4b      	ldr	r3, [pc, #300]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
        ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 8002986:	4b49      	ldr	r3, [pc, #292]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
        ActionsModel_DW.exit_port_index_RotateRight = 2U;
 800298e:	4b47      	ldr	r3, [pc, #284]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 8002990:	2202      	movs	r2, #2
 8002992:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 8002994:	e091      	b.n	8002aba <ActionsModel_RotateRight+0x2ee>
        *rty_roverAction = RA_ROTATE_RIGHT;
 8002996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002998:	2203      	movs	r2, #3
 800299a:	701a      	strb	r2, [r3, #0]
        rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029a2:	ee07 3a90 	vmov	s15, r3
 80029a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029aa:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8002ab0 <ActionsModel_RotateRight+0x2e4>
 80029ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029b2:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002ab4 <ActionsModel_RotateRight+0x2e8>
 80029b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ba:	6a3b      	ldr	r3, [r7, #32]
 80029bc:	edc3 7a00 	vstr	s15, [r3]
        rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	edd3 7a00 	vldr	s15, [r3]
 80029c6:	eef1 7a67 	vneg.f32	s15, s15
 80029ca:	6a3b      	ldr	r3, [r7, #32]
 80029cc:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 80029d0:	e073      	b.n	8002aba <ActionsModel_RotateRight+0x2ee>
    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    /* case IN_RR_StopMotors: */
  } else if (*rtu_currentUserAction != UA_ROTATE_RIGHT) {
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	2b03      	cmp	r3, #3
 80029d8:	d007      	beq.n	80029ea <ActionsModel_RotateRight+0x21e>
    ActionsModel_DW.is_RotateRight = ActionsMod_IN_NO_ACTIVE_CHILD_k;
 80029da:	4b34      	ldr	r3, [pc, #208]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    ActionsModel_DW.exit_port_index_RotateRight = 2U;
 80029e2:	4b32      	ldr	r3, [pc, #200]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 80029e4:	2202      	movs	r2, #2
 80029e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80029e8:	e067      	b.n	8002aba <ActionsModel_RotateRight+0x2ee>

    /*     */
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	edd3 7a00 	vldr	s15, [r3]
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	ed93 7a01 	vldr	s14, [r3, #4]
              rtu_speed->motor3, rtu_speed->motor4, ActionsModel_NO_SPEED) != 0)
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	edd3 6a02 	vldr	s13, [r3, #8]
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	ed93 6a03 	vldr	s12, [r3, #12]
  } else if (ActionsModel_areAllSpeedsZero(rtu_speed->motor1, rtu_speed->motor2,
 8002a02:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8002a06:	eef0 1a46 	vmov.f32	s3, s12
 8002a0a:	eeb0 1a66 	vmov.f32	s2, s13
 8002a0e:	eef0 0a47 	vmov.f32	s1, s14
 8002a12:	eeb0 0a67 	vmov.f32	s0, s15
 8002a16:	f7fe f86b 	bl	8000af0 <ActionsModel_areAllSpeedsZero>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d04c      	beq.n	8002aba <ActionsModel_RotateRight+0x2ee>
  {
    ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_RotateRight;
 8002a20:	4b22      	ldr	r3, [pc, #136]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    *rty_safeAction = ActionsMo_checkSafetyFromRotate(rtu_sonar->right);
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	889b      	ldrh	r3, [r3, #4]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7fe f81f 	bl	8000a70 <ActionsMo_checkSafetyFromRotate>
 8002a32:	4603      	mov	r3, r0
 8002a34:	461a      	mov	r2, r3
 8002a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a38:	701a      	strb	r2, [r3, #0]
    if (*rty_safeAction != SA_NONE) {
 8002a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00f      	beq.n	8002a62 <ActionsModel_RotateRight+0x296>
      ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_SafeAction;
 8002a42:	4b1a      	ldr	r3, [pc, #104]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 8002a44:	2202      	movs	r2, #2
 8002a46:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      *rty_roverAction = RA_BRAKING_HARD;
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4c:	2205      	movs	r2, #5
 8002a4e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002a50:	6a3b      	ldr	r3, [r7, #32]
 8002a52:	f04f 0200 	mov.w	r2, #0
 8002a56:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002a58:	6a3b      	ldr	r3, [r7, #32]
 8002a5a:	f04f 0200 	mov.w	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	e02b      	b.n	8002aba <ActionsModel_RotateRight+0x2ee>
    } else {
      /* [safeAction == ENUM_SafeAction.SA_NONE] */
      ActionsModel_DW.is_RR_RotateRight = ActionsModel_IN_RR_UserAction;
 8002a62:	4b12      	ldr	r3, [pc, #72]	@ (8002aac <ActionsModel_RotateRight+0x2e0>)
 8002a64:	2203      	movs	r2, #3
 8002a66:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      *rty_roverAction = RA_ROTATE_RIGHT;
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6c:	2203      	movs	r2, #3
 8002a6e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->leftAxis = (real32_T)*rtu_x_lever / 512.0F *
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a76:	ee07 3a90 	vmov	s15, r3
 8002a7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a7e:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8002ab0 <ActionsModel_RotateRight+0x2e4>
 8002a82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a86:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002ab4 <ActionsModel_RotateRight+0x2e8>
 8002a8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8e:	6a3b      	ldr	r3, [r7, #32]
 8002a90:	edc3 7a00 	vstr	s15, [r3]
        ActionsModel_MAX_SPEED_X;
      rty_setPoint->rightAxis = -rty_setPoint->leftAxis;
 8002a94:	6a3b      	ldr	r3, [r7, #32]
 8002a96:	edd3 7a00 	vldr	s15, [r3]
 8002a9a:	eef1 7a67 	vneg.f32	s15, s15
 8002a9e:	6a3b      	ldr	r3, [r7, #32]
 8002aa0:	edc3 7a01 	vstr	s15, [r3, #4]
 8002aa4:	e009      	b.n	8002aba <ActionsModel_RotateRight+0x2ee>
      break;
 8002aa6:	bf00      	nop
 8002aa8:	e007      	b.n	8002aba <ActionsModel_RotateRight+0x2ee>
 8002aaa:	bf00      	nop
 8002aac:	2000007c 	.word	0x2000007c
 8002ab0:	44000000 	.word	0x44000000
 8002ab4:	42a00000 	.word	0x42a00000
      break;
 8002ab8:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }

  if (ActionsModel_DW.exit_port_index_RotateRight == 2U) {
 8002aba:	4b75      	ldr	r3, [pc, #468]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002abc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	f040 80e2 	bne.w	8002c88 <ActionsModel_RotateRight+0x4bc>
    ActionsModel_DW.exit_port_index_RotateRight = 0U;
 8002ac4:	4b72      	ldr	r3, [pc, #456]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
     *  Chart: '<Root>/RoverAction'
     */
    /* Chart: '<Root>/RoverAction' */
    switch (*rtu_currentUserAction) {
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	2b05      	cmp	r3, #5
 8002ad2:	f200 80c0 	bhi.w	8002c56 <ActionsModel_RotateRight+0x48a>
 8002ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8002adc <ActionsModel_RotateRight+0x310>)
 8002ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002adc:	08002b7f 	.word	0x08002b7f
 8002ae0:	08002b51 	.word	0x08002b51
 8002ae4:	08002b23 	.word	0x08002b23
 8002ae8:	08002af5 	.word	0x08002af5
 8002aec:	08002c31 	.word	0x08002c31
 8002af0:	08002c0b 	.word	0x08002c0b
     case UA_BACKWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8002af4:	4b66      	ldr	r3, [pc, #408]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8002afc:	4b64      	ldr	r3, [pc, #400]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002afe:	2204      	movs	r2, #4
 8002b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b06:	2206      	movs	r2, #6
 8002b08:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002b10:	6a3b      	ldr	r3, [r7, #32]
 8002b12:	f04f 0200 	mov.w	r2, #0
 8002b16:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	f04f 0200 	mov.w	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
      break;
 8002b20:	e0b2      	b.n	8002c88 <ActionsModel_RotateRight+0x4bc>

     case UA_ROTATE_RIGHT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8002b22:	4b5b      	ldr	r3, [pc, #364]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002b24:	2207      	movs	r2, #7
 8002b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8002b2a:	4b59      	ldr	r3, [pc, #356]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002b2c:	2202      	movs	r2, #2
 8002b2e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b34:	2206      	movs	r2, #6
 8002b36:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002b3e:	6a3b      	ldr	r3, [r7, #32]
 8002b40:	f04f 0200 	mov.w	r2, #0
 8002b44:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	f04f 0200 	mov.w	r2, #0
 8002b4c:	601a      	str	r2, [r3, #0]
      break;
 8002b4e:	e09b      	b.n	8002c88 <ActionsModel_RotateRight+0x4bc>

     case UA_ROTATE_LEFT:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002b50:	4b4f      	ldr	r3, [pc, #316]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002b52:	2206      	movs	r2, #6
 8002b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8002b58:	4b4d      	ldr	r3, [pc, #308]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002b5a:	2202      	movs	r2, #2
 8002b5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b62:	2206      	movs	r2, #6
 8002b64:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b68:	2200      	movs	r2, #0
 8002b6a:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002b6c:	6a3b      	ldr	r3, [r7, #32]
 8002b6e:	f04f 0200 	mov.w	r2, #0
 8002b72:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002b74:	6a3b      	ldr	r3, [r7, #32]
 8002b76:	f04f 0200 	mov.w	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
      break;
 8002b7c:	e084      	b.n	8002c88 <ActionsModel_RotateRight+0x4bc>

     case UA_FORWARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8002b7e:	4b44      	ldr	r3, [pc, #272]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002b80:	2204      	movs	r2, #4
 8002b82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b88:	781a      	ldrb	r2, [r3, #0]
        rtu_sonar->front);
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	885b      	ldrh	r3, [r3, #2]
      *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4610      	mov	r0, r2
 8002b92:	f7fd ff80 	bl	8000a96 <ActionsM_checkSafetyFromForward>
 8002b96:	4603      	mov	r3, r0
 8002b98:	461a      	mov	r2, r3
 8002b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b9c:	701a      	strb	r2, [r3, #0]
      if (*rty_safeAction != SA_NONE) {
 8002b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d00a      	beq.n	8002bbc <ActionsModel_RotateRight+0x3f0>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8002ba6:	4b3a      	ldr	r3, [pc, #232]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002ba8:	2202      	movs	r2, #2
 8002baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8002bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bb2:	6a39      	ldr	r1, [r7, #32]
 8002bb4:	69b8      	ldr	r0, [r7, #24]
 8002bb6:	f7fe fc63 	bl	8001480 <Ac_enter_internal_FW_SafeAction>
        /*  Set point */
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
          ActionsModel_MAX_SPEED_Y;
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
      }
      break;
 8002bba:	e065      	b.n	8002c88 <ActionsModel_RotateRight+0x4bc>
        ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002bbc:	4b34      	ldr	r3, [pc, #208]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002bbe:	2203      	movs	r2, #3
 8002bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        ActionsModel_B.set = 1U;
 8002bc4:	4b33      	ldr	r3, [pc, #204]	@ (8002c94 <ActionsModel_RotateRight+0x4c8>)
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	701a      	strb	r2, [r3, #0]
        ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002bca:	4b33      	ldr	r3, [pc, #204]	@ (8002c98 <ActionsModel_RotateRight+0x4cc>)
 8002bcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bce:	69f9      	ldr	r1, [r7, #28]
 8002bd0:	2001      	movs	r0, #1
 8002bd2:	f7fd fe5f 	bl	8000894 <ActionsModel_MovingObstacles>
        *rty_roverAction = RA_FORWARD;
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd8:	2201      	movs	r2, #1
 8002bda:	701a      	strb	r2, [r3, #0]
        rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002be2:	ee07 3a90 	vmov	s15, r3
 8002be6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bea:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8002c9c <ActionsModel_RotateRight+0x4d0>
 8002bee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bf2:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002ca0 <ActionsModel_RotateRight+0x4d4>
 8002bf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bfa:	6a3b      	ldr	r3, [r7, #32]
 8002bfc:	edc3 7a01 	vstr	s15, [r3, #4]
        rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002c00:	6a3b      	ldr	r3, [r7, #32]
 8002c02:	685a      	ldr	r2, [r3, #4]
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	601a      	str	r2, [r3, #0]
      break;
 8002c08:	e03e      	b.n	8002c88 <ActionsModel_RotateRight+0x4bc>

     case UA_BRAKING_SMOOTH:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8002c0a:	4b21      	ldr	r3, [pc, #132]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002c0c:	2203      	movs	r2, #3
 8002c0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_SMOOTH;
 8002c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c14:	2206      	movs	r2, #6
 8002c16:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002c1e:	6a3b      	ldr	r3, [r7, #32]
 8002c20:	f04f 0200 	mov.w	r2, #0
 8002c24:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002c26:	6a3b      	ldr	r3, [r7, #32]
 8002c28:	f04f 0200 	mov.w	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]
      break;
 8002c2e:	e02b      	b.n	8002c88 <ActionsModel_RotateRight+0x4bc>

     case UA_BRAKING_HARD:
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002c30:	4b17      	ldr	r3, [pc, #92]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002c32:	2202      	movs	r2, #2
 8002c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_BRAKING_HARD;
 8002c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3a:	2205      	movs	r2, #5
 8002c3c:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c40:	2200      	movs	r2, #0
 8002c42:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002c44:	6a3b      	ldr	r3, [r7, #32]
 8002c46:	f04f 0200 	mov.w	r2, #0
 8002c4a:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002c4c:	6a3b      	ldr	r3, [r7, #32]
 8002c4e:	f04f 0200 	mov.w	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]
      break;
 8002c54:	e018      	b.n	8002c88 <ActionsModel_RotateRight+0x4bc>

     default:
      /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
         [currentUserAction == ENUM_UserAction.UA_NONE] */
      ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8002c56:	4b0e      	ldr	r3, [pc, #56]	@ (8002c90 <ActionsModel_RotateRight+0x4c4>)
 8002c58:	2205      	movs	r2, #5
 8002c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /*  Actions */
      *rty_roverAction = RA_IDLE;
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	2200      	movs	r2, #0
 8002c62:	701a      	strb	r2, [r3, #0]
      *rty_safeAction = SA_NONE;
 8002c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c66:	2200      	movs	r2, #0
 8002c68:	701a      	strb	r2, [r3, #0]

      /*  Set point */
      rty_setPoint->rightAxis = 0.0F;
 8002c6a:	6a3b      	ldr	r3, [r7, #32]
 8002c6c:	f04f 0200 	mov.w	r2, #0
 8002c70:	605a      	str	r2, [r3, #4]
      rty_setPoint->leftAxis = 0.0F;
 8002c72:	6a3b      	ldr	r3, [r7, #32]
 8002c74:	f04f 0200 	mov.w	r2, #0
 8002c78:	601a      	str	r2, [r3, #0]

      /*  Led */
      rty_redLeds->left = RED_OFF;
 8002c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	701a      	strb	r2, [r3, #0]
      rty_redLeds->right = RED_OFF;
 8002c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c82:	2200      	movs	r2, #0
 8002c84:	705a      	strb	r2, [r3, #1]
      break;
 8002c86:	bf00      	nop
    }

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
  }
}
 8002c88:	bf00      	nop
 8002c8a:	3710      	adds	r7, #16
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	2000007c 	.word	0x2000007c
 8002c94:	20000078 	.word	0x20000078
 8002c98:	200000c4 	.word	0x200000c4
 8002c9c:	44000000 	.word	0x44000000
 8002ca0:	42c80000 	.word	0x42c80000

08002ca4 <ActionsModel_Init>:

/* System initialize for referenced model: 'ActionsModel' */
void ActionsModel_Init(BUS_SetPoint *rty_setPoint, ENUM_TrackingObstacles
  *rty_statusObstacles, BUS_RedLeds *rty_redLeds)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  /*  Outputs initialization */
  /*  Superstate inutile? Forse con lo stato degradato ha senso se questo chart cambia stato */
  ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8002cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce4 <ActionsModel_Init+0x40>)
 8002cb2:	2205      	movs	r2, #5
 8002cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /*  Actions */
  /*  Set point */
  rty_setPoint->rightAxis = 0.0F;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f04f 0200 	mov.w	r2, #0
 8002cbe:	605a      	str	r2, [r3, #4]
  rty_setPoint->leftAxis = 0.0F;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f04f 0200 	mov.w	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]

  /*  Led */
  rty_redLeds->left = RED_OFF;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	701a      	strb	r2, [r3, #0]
  rty_redLeds->right = RED_OFF;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	705a      	strb	r2, [r3, #1]

  /* SystemInitialize for Chart: '<Root>/RoverAction' incorporates:
   *  Chart: '<Root>/MovingObstacles'
   */
  /* SystemInitialize for Chart: '<Root>/MovingObstacles' */
  ActionsMod_MovingObstacles_Init(rty_statusObstacles,
 8002cd4:	4904      	ldr	r1, [pc, #16]	@ (8002ce8 <ActionsModel_Init+0x44>)
 8002cd6:	68b8      	ldr	r0, [r7, #8]
 8002cd8:	f7fd fdca 	bl	8000870 <ActionsMod_MovingObstacles_Init>
    &ActionsModel_DW.sf_MovingObstacles);

  /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
}
 8002cdc:	bf00      	nop
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	2000007c 	.word	0x2000007c
 8002ce8:	200000c4 	.word	0x200000c4

08002cec <ActionsModel_ComputeRoverAction>:
  *rtu_currentUserAction, const BUS_Speed *rtu_speed, const int16_T *rtu_x_lever,
  const int16_T *rtu_y_lever, const real32_T *rtu_gyroscope, const BUS_Sonar
  *rtu_sonar, BUS_SetPoint *rty_setPoint, ENUM_RoverAction *rty_roverAction,
  ENUM_SafeAction *rty_safeAction, ENUM_TrackingObstacles *rty_statusObstacles,
  BUS_RedLeds *rty_redLeds)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08c      	sub	sp, #48	@ 0x30
 8002cf0:	af08      	add	r7, sp, #32
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
 8002cf8:	603b      	str	r3, [r7, #0]
  /* RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' incorporates:
   *  Chart: '<Root>/RoverAction'
   */
  /* Chart: '<Root>/RoverAction' */
  switch (ActionsModel_DW.is_CurrentRoverAction) {
 8002cfa:	4bab      	ldr	r3, [pc, #684]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d00:	3b01      	subs	r3, #1
 8002d02:	2b05      	cmp	r3, #5
 8002d04:	f200 82e3 	bhi.w	80032ce <ActionsModel_ComputeRoverAction+0x5e2>
 8002d08:	a201      	add	r2, pc, #4	@ (adr r2, 8002d10 <ActionsModel_ComputeRoverAction+0x24>)
 8002d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d0e:	bf00      	nop
 8002d10:	08002d29 	.word	0x08002d29
 8002d14:	08002d4f 	.word	0x08002d4f
 8002d18:	08002f1b 	.word	0x08002f1b
 8002d1c:	080030d1 	.word	0x080030d1
 8002d20:	080030f7 	.word	0x080030f7
 8002d24:	080032a5 	.word	0x080032a5
   case ActionsModel_IN_Backward:
    ActionsModel_Backward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 8002d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d2a:	9305      	str	r3, [sp, #20]
 8002d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d2e:	9304      	str	r3, [sp, #16]
 8002d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d32:	9303      	str	r3, [sp, #12]
 8002d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d36:	9302      	str	r3, [sp, #8]
 8002d38:	6a3b      	ldr	r3, [r7, #32]
 8002d3a:	9301      	str	r3, [sp, #4]
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	9300      	str	r3, [sp, #0]
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	68b9      	ldr	r1, [r7, #8]
 8002d46:	68f8      	ldr	r0, [r7, #12]
 8002d48:	f7fe fc04 	bl	8001554 <ActionsModel_Backward>
                          rtu_gyroscope, rtu_sonar, rty_setPoint,
                          rty_roverAction, rty_safeAction, rty_statusObstacles,
                          rty_redLeds);
    break;
 8002d4c:	e2d9      	b.n	8003302 <ActionsModel_ComputeRoverAction+0x616>

   case ActionsModel_IN_BrakingHard:
    if (*rtu_currentUserAction != UA_BRAKING_HARD) {
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	2b05      	cmp	r3, #5
 8002d54:	f000 82d0 	beq.w	80032f8 <ActionsModel_ComputeRoverAction+0x60c>
      switch (*rtu_currentUserAction) {
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	2b05      	cmp	r3, #5
 8002d60:	f200 80c1 	bhi.w	8002ee6 <ActionsModel_ComputeRoverAction+0x1fa>
 8002d64:	a201      	add	r2, pc, #4	@ (adr r2, 8002d6c <ActionsModel_ComputeRoverAction+0x80>)
 8002d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d6a:	bf00      	nop
 8002d6c:	08002e0f 	.word	0x08002e0f
 8002d70:	08002de1 	.word	0x08002de1
 8002d74:	08002db3 	.word	0x08002db3
 8002d78:	08002d85 	.word	0x08002d85
 8002d7c:	08002ec1 	.word	0x08002ec1
 8002d80:	08002e9b 	.word	0x08002e9b
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8002d84:	4b88      	ldr	r3, [pc, #544]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8002d8c:	4b86      	ldr	r3, [pc, #536]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002d8e:	2204      	movs	r2, #4
 8002d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8002d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d96:	2206      	movs	r2, #6
 8002d98:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8002d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002da0:	6a3b      	ldr	r3, [r7, #32]
 8002da2:	f04f 0200 	mov.w	r2, #0
 8002da6:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002da8:	6a3b      	ldr	r3, [r7, #32]
 8002daa:	f04f 0200 	mov.w	r2, #0
 8002dae:	601a      	str	r2, [r3, #0]
        break;
 8002db0:	e0b2      	b.n	8002f18 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8002db2:	4b7d      	ldr	r3, [pc, #500]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002db4:	2207      	movs	r2, #7
 8002db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8002dba:	4b7b      	ldr	r3, [pc, #492]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc4:	2206      	movs	r2, #6
 8002dc6:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8002dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dca:	2200      	movs	r2, #0
 8002dcc:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002dce:	6a3b      	ldr	r3, [r7, #32]
 8002dd0:	f04f 0200 	mov.w	r2, #0
 8002dd4:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002dd6:	6a3b      	ldr	r3, [r7, #32]
 8002dd8:	f04f 0200 	mov.w	r2, #0
 8002ddc:	601a      	str	r2, [r3, #0]
        break;
 8002dde:	e09b      	b.n	8002f18 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002de0:	4b71      	ldr	r3, [pc, #452]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002de2:	2206      	movs	r2, #6
 8002de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8002de8:	4b6f      	ldr	r3, [pc, #444]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002dea:	2202      	movs	r2, #2
 8002dec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8002df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df2:	2206      	movs	r2, #6
 8002df4:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8002df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df8:	2200      	movs	r2, #0
 8002dfa:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002dfc:	6a3b      	ldr	r3, [r7, #32]
 8002dfe:	f04f 0200 	mov.w	r2, #0
 8002e02:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002e04:	6a3b      	ldr	r3, [r7, #32]
 8002e06:	f04f 0200 	mov.w	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]
        break;
 8002e0c:	e084      	b.n	8002f18 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8002e0e:	4b66      	ldr	r3, [pc, #408]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002e10:	2204      	movs	r2, #4
 8002e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e18:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002e1e:	4619      	mov	r1, r3
 8002e20:	4610      	mov	r0, r2
 8002e22:	f7fd fe38 	bl	8000a96 <ActionsM_checkSafetyFromForward>
 8002e26:	4603      	mov	r3, r0
 8002e28:	461a      	mov	r2, r3
 8002e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e2c:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 8002e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00a      	beq.n	8002e4c <ActionsModel_ComputeRoverAction+0x160>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8002e36:	4b5c      	ldr	r3, [pc, #368]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002e38:	2202      	movs	r2, #2
 8002e3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 8002e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e42:	6a39      	ldr	r1, [r7, #32]
 8002e44:	69b8      	ldr	r0, [r7, #24]
 8002e46:	f7fe fb1b 	bl	8001480 <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 8002e4a:	e065      	b.n	8002f18 <ActionsModel_ComputeRoverAction+0x22c>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8002e4c:	4b56      	ldr	r3, [pc, #344]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002e4e:	2203      	movs	r2, #3
 8002e50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 8002e54:	4b55      	ldr	r3, [pc, #340]	@ (8002fac <ActionsModel_ComputeRoverAction+0x2c0>)
 8002e56:	2201      	movs	r2, #1
 8002e58:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8002e5a:	4b55      	ldr	r3, [pc, #340]	@ (8002fb0 <ActionsModel_ComputeRoverAction+0x2c4>)
 8002e5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e5e:	69f9      	ldr	r1, [r7, #28]
 8002e60:	2001      	movs	r0, #1
 8002e62:	f7fd fd17 	bl	8000894 <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 8002e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e68:	2201      	movs	r2, #1
 8002e6a:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e72:	ee07 3a90 	vmov	s15, r3
 8002e76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e7a:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8002fb4 <ActionsModel_ComputeRoverAction+0x2c8>
 8002e7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e82:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8002fb8 <ActionsModel_ComputeRoverAction+0x2cc>
 8002e86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e8a:	6a3b      	ldr	r3, [r7, #32]
 8002e8c:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8002e90:	6a3b      	ldr	r3, [r7, #32]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	6a3b      	ldr	r3, [r7, #32]
 8002e96:	601a      	str	r2, [r3, #0]
        break;
 8002e98:	e03e      	b.n	8002f18 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_BRAKING_SMOOTH:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8002e9a:	4b43      	ldr	r3, [pc, #268]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002e9c:	2203      	movs	r2, #3
 8002e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea4:	2206      	movs	r2, #6
 8002ea6:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8002ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eaa:	2200      	movs	r2, #0
 8002eac:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002eae:	6a3b      	ldr	r3, [r7, #32]
 8002eb0:	f04f 0200 	mov.w	r2, #0
 8002eb4:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002eb6:	6a3b      	ldr	r3, [r7, #32]
 8002eb8:	f04f 0200 	mov.w	r2, #0
 8002ebc:	601a      	str	r2, [r3, #0]
        break;
 8002ebe:	e02b      	b.n	8002f18 <ActionsModel_ComputeRoverAction+0x22c>

       case UA_BRAKING_HARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8002ec0:	4b39      	ldr	r3, [pc, #228]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 8002ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eca:	2205      	movs	r2, #5
 8002ecc:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8002ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002ed4:	6a3b      	ldr	r3, [r7, #32]
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	f04f 0200 	mov.w	r2, #0
 8002ee2:	601a      	str	r2, [r3, #0]
        break;
 8002ee4:	e018      	b.n	8002f18 <ActionsModel_ComputeRoverAction+0x22c>

       default:
        /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
           [currentUserAction == ENUM_UserAction.UA_NONE] */
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 8002ee6:	4b30      	ldr	r3, [pc, #192]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002ee8:	2205      	movs	r2, #5
 8002eea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_IDLE;
 8002eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8002ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002efa:	6a3b      	ldr	r3, [r7, #32]
 8002efc:	f04f 0200 	mov.w	r2, #0
 8002f00:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002f02:	6a3b      	ldr	r3, [r7, #32]
 8002f04:	f04f 0200 	mov.w	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]

        /*  Led */
        rty_redLeds->left = RED_OFF;
 8002f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	701a      	strb	r2, [r3, #0]
        rty_redLeds->right = RED_OFF;
 8002f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f12:	2200      	movs	r2, #0
 8002f14:	705a      	strb	r2, [r3, #1]
        break;
 8002f16:	bf00      	nop
      }
    }
    break;
 8002f18:	e1ee      	b.n	80032f8 <ActionsModel_ComputeRoverAction+0x60c>

   case ActionsModel_IN_BrakingSmooth:
    /*  [currentUserAction ~= ENUM_UserAction.UA_BRAKING_SMOOTH && currentUserAction ~= ENUM_UserAction.UA_NONE] */
    if (*rtu_currentUserAction != UA_BRAKING_SMOOTH) {
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	2b06      	cmp	r3, #6
 8002f20:	f000 81ec 	beq.w	80032fc <ActionsModel_ComputeRoverAction+0x610>
      switch (*rtu_currentUserAction) {
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	f200 80b6 	bhi.w	800309c <ActionsModel_ComputeRoverAction+0x3b0>
 8002f30:	a201      	add	r2, pc, #4	@ (adr r2, 8002f38 <ActionsModel_ComputeRoverAction+0x24c>)
 8002f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f36:	bf00      	nop
 8002f38:	08002feb 	.word	0x08002feb
 8002f3c:	08002fbd 	.word	0x08002fbd
 8002f40:	08002f7b 	.word	0x08002f7b
 8002f44:	08002f4d 	.word	0x08002f4d
 8002f48:	08003077 	.word	0x08003077
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 8002f4c:	4b16      	ldr	r3, [pc, #88]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8002f54:	4b14      	ldr	r3, [pc, #80]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002f56:	2204      	movs	r2, #4
 8002f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5e:	2206      	movs	r2, #6
 8002f60:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8002f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f64:	2200      	movs	r2, #0
 8002f66:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002f68:	6a3b      	ldr	r3, [r7, #32]
 8002f6a:	f04f 0200 	mov.w	r2, #0
 8002f6e:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002f70:	6a3b      	ldr	r3, [r7, #32]
 8002f72:	f04f 0200 	mov.w	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
        break;
 8002f78:	e0a9      	b.n	80030ce <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 8002f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002f7c:	2207      	movs	r2, #7
 8002f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8002f82:	4b09      	ldr	r3, [pc, #36]	@ (8002fa8 <ActionsModel_ComputeRoverAction+0x2bc>)
 8002f84:	2202      	movs	r2, #2
 8002f86:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8c:	2206      	movs	r2, #6
 8002f8e:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8002f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f92:	2200      	movs	r2, #0
 8002f94:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002f96:	6a3b      	ldr	r3, [r7, #32]
 8002f98:	f04f 0200 	mov.w	r2, #0
 8002f9c:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002f9e:	6a3b      	ldr	r3, [r7, #32]
 8002fa0:	f04f 0200 	mov.w	r2, #0
 8002fa4:	601a      	str	r2, [r3, #0]
        break;
 8002fa6:	e092      	b.n	80030ce <ActionsModel_ComputeRoverAction+0x3e2>
 8002fa8:	2000007c 	.word	0x2000007c
 8002fac:	20000078 	.word	0x20000078
 8002fb0:	200000c4 	.word	0x200000c4
 8002fb4:	44000000 	.word	0x44000000
 8002fb8:	42c80000 	.word	0x42c80000

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8002fbc:	4baa      	ldr	r3, [pc, #680]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 8002fbe:	2206      	movs	r2, #6
 8002fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8002fc4:	4ba8      	ldr	r3, [pc, #672]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8002fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fce:	2206      	movs	r2, #6
 8002fd0:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8002fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8002fd8:	6a3b      	ldr	r3, [r7, #32]
 8002fda:	f04f 0200 	mov.w	r2, #0
 8002fde:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8002fe0:	6a3b      	ldr	r3, [r7, #32]
 8002fe2:	f04f 0200 	mov.w	r2, #0
 8002fe6:	601a      	str	r2, [r3, #0]
        break;
 8002fe8:	e071      	b.n	80030ce <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 8002fea:	4b9f      	ldr	r3, [pc, #636]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 8002fec:	2204      	movs	r2, #4
 8002fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff4:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	4610      	mov	r0, r2
 8002ffe:	f7fd fd4a 	bl	8000a96 <ActionsM_checkSafetyFromForward>
 8003002:	4603      	mov	r3, r0
 8003004:	461a      	mov	r2, r3
 8003006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003008:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 800300a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00a      	beq.n	8003028 <ActionsModel_ComputeRoverAction+0x33c>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 8003012:	4b95      	ldr	r3, [pc, #596]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 8003014:	2202      	movs	r2, #2
 8003016:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 800301a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800301c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800301e:	6a39      	ldr	r1, [r7, #32]
 8003020:	69b8      	ldr	r0, [r7, #24]
 8003022:	f7fe fa2d 	bl	8001480 <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 8003026:	e052      	b.n	80030ce <ActionsModel_ComputeRoverAction+0x3e2>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 8003028:	4b8f      	ldr	r3, [pc, #572]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 800302a:	2203      	movs	r2, #3
 800302c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 8003030:	4b8e      	ldr	r3, [pc, #568]	@ (800326c <ActionsModel_ComputeRoverAction+0x580>)
 8003032:	2201      	movs	r2, #1
 8003034:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8003036:	4b8e      	ldr	r3, [pc, #568]	@ (8003270 <ActionsModel_ComputeRoverAction+0x584>)
 8003038:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800303a:	69f9      	ldr	r1, [r7, #28]
 800303c:	2001      	movs	r0, #1
 800303e:	f7fd fc29 	bl	8000894 <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 8003042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003044:	2201      	movs	r2, #1
 8003046:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800304e:	ee07 3a90 	vmov	s15, r3
 8003052:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003056:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8003274 <ActionsModel_ComputeRoverAction+0x588>
 800305a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800305e:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8003278 <ActionsModel_ComputeRoverAction+0x58c>
 8003062:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003066:	6a3b      	ldr	r3, [r7, #32]
 8003068:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 800306c:	6a3b      	ldr	r3, [r7, #32]
 800306e:	685a      	ldr	r2, [r3, #4]
 8003070:	6a3b      	ldr	r3, [r7, #32]
 8003072:	601a      	str	r2, [r3, #0]
        break;
 8003074:	e02b      	b.n	80030ce <ActionsModel_ComputeRoverAction+0x3e2>

       case UA_BRAKING_HARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 8003076:	4b7c      	ldr	r3, [pc, #496]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 8003078:	2202      	movs	r2, #2
 800307a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 800307e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003080:	2205      	movs	r2, #5
 8003082:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003086:	2200      	movs	r2, #0
 8003088:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 800308a:	6a3b      	ldr	r3, [r7, #32]
 800308c:	f04f 0200 	mov.w	r2, #0
 8003090:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003092:	6a3b      	ldr	r3, [r7, #32]
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	601a      	str	r2, [r3, #0]
        break;
 800309a:	e018      	b.n	80030ce <ActionsModel_ComputeRoverAction+0x3e2>

       default:
        /*  Transizione incondizionata siccome le exit junction hanno bisogno di uno stato garantito in cui entrare
           [currentUserAction == ENUM_UserAction.UA_NONE] */
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_None;
 800309c:	4b72      	ldr	r3, [pc, #456]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 800309e:	2205      	movs	r2, #5
 80030a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_IDLE;
 80030a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a6:	2200      	movs	r2, #0
 80030a8:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 80030aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80030b0:	6a3b      	ldr	r3, [r7, #32]
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80030b8:	6a3b      	ldr	r3, [r7, #32]
 80030ba:	f04f 0200 	mov.w	r2, #0
 80030be:	601a      	str	r2, [r3, #0]

        /*  Led */
        rty_redLeds->left = RED_OFF;
 80030c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030c2:	2200      	movs	r2, #0
 80030c4:	701a      	strb	r2, [r3, #0]
        rty_redLeds->right = RED_OFF;
 80030c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030c8:	2200      	movs	r2, #0
 80030ca:	705a      	strb	r2, [r3, #1]
        break;
 80030cc:	bf00      	nop
      }
    }
    break;
 80030ce:	e115      	b.n	80032fc <ActionsModel_ComputeRoverAction+0x610>

   case ActionsModel_IN_Forward:
    ActionsModel_Forward(rtu_currentUserAction, rtu_speed, rtu_y_lever,
 80030d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030d2:	9305      	str	r3, [sp, #20]
 80030d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030d6:	9304      	str	r3, [sp, #16]
 80030d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030da:	9303      	str	r3, [sp, #12]
 80030dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030de:	9302      	str	r3, [sp, #8]
 80030e0:	6a3b      	ldr	r3, [r7, #32]
 80030e2:	9301      	str	r3, [sp, #4]
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	9300      	str	r3, [sp, #0]
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	683a      	ldr	r2, [r7, #0]
 80030ec:	68b9      	ldr	r1, [r7, #8]
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f7fe fdec 	bl	8001ccc <ActionsModel_Forward>
                         rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
                         rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 80030f4:	e105      	b.n	8003302 <ActionsModel_ComputeRoverAction+0x616>

   case ActionsModel_IN_None:
    if (*rtu_currentUserAction != UA_NONE) {
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f000 8100 	beq.w	8003300 <ActionsModel_ComputeRoverAction+0x614>
      switch (*rtu_currentUserAction) {
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	3b01      	subs	r3, #1
 8003106:	2b05      	cmp	r3, #5
 8003108:	f200 80b8 	bhi.w	800327c <ActionsModel_ComputeRoverAction+0x590>
 800310c:	a201      	add	r2, pc, #4	@ (adr r2, 8003114 <ActionsModel_ComputeRoverAction+0x428>)
 800310e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003112:	bf00      	nop
 8003114:	080031b7 	.word	0x080031b7
 8003118:	08003189 	.word	0x08003189
 800311c:	0800315b 	.word	0x0800315b
 8003120:	0800312d 	.word	0x0800312d
 8003124:	0800327d 	.word	0x0800327d
 8003128:	08003243 	.word	0x08003243
       case UA_BACKWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Backward;
 800312c:	4b4e      	ldr	r3, [pc, #312]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 800312e:	2201      	movs	r2, #1
 8003130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_Backward = ActionsModel_IN_BW_StopMotors1;
 8003134:	4b4c      	ldr	r3, [pc, #304]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 8003136:	2204      	movs	r2, #4
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 800313c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313e:	2206      	movs	r2, #6
 8003140:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003144:	2200      	movs	r2, #0
 8003146:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003148:	6a3b      	ldr	r3, [r7, #32]
 800314a:	f04f 0200 	mov.w	r2, #0
 800314e:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003150:	6a3b      	ldr	r3, [r7, #32]
 8003152:	f04f 0200 	mov.w	r2, #0
 8003156:	601a      	str	r2, [r3, #0]
        break;
 8003158:	e0a3      	b.n	80032a2 <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_ROTATE_RIGHT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateRight;
 800315a:	4b43      	ldr	r3, [pc, #268]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 800315c:	2207      	movs	r2, #7
 800315e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateRight = ActionsModel_IN_RR_StopMotors;
 8003162:	4b41      	ldr	r3, [pc, #260]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 8003164:	2202      	movs	r2, #2
 8003166:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 800316a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316c:	2206      	movs	r2, #6
 800316e:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003172:	2200      	movs	r2, #0
 8003174:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	f04f 0200 	mov.w	r2, #0
 800317c:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800317e:	6a3b      	ldr	r3, [r7, #32]
 8003180:	f04f 0200 	mov.w	r2, #0
 8003184:	601a      	str	r2, [r3, #0]
        break;
 8003186:	e08c      	b.n	80032a2 <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_ROTATE_LEFT:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_RotateLeft;
 8003188:	4b37      	ldr	r3, [pc, #220]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 800318a:	2206      	movs	r2, #6
 800318c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ActionsModel_DW.is_RotateLeft = ActionsModel_IN_RL_StopMotors;
 8003190:	4b35      	ldr	r3, [pc, #212]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 8003192:	2202      	movs	r2, #2
 8003194:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 8003198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319a:	2206      	movs	r2, #6
 800319c:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 800319e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a0:	2200      	movs	r2, #0
 80031a2:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 80031a4:	6a3b      	ldr	r3, [r7, #32]
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 80031ac:	6a3b      	ldr	r3, [r7, #32]
 80031ae:	f04f 0200 	mov.w	r2, #0
 80031b2:	601a      	str	r2, [r3, #0]
        break;
 80031b4:	e075      	b.n	80032a2 <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_FORWARD:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_Forward;
 80031b6:	4b2c      	ldr	r3, [pc, #176]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 80031b8:	2204      	movs	r2, #4
 80031ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80031be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031c0:	781a      	ldrb	r2, [r3, #0]
          rtu_sonar->front);
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	885b      	ldrh	r3, [r3, #2]
        *rty_safeAction = ActionsM_checkSafetyFromForward(*rty_statusObstacles,
 80031c6:	4619      	mov	r1, r3
 80031c8:	4610      	mov	r0, r2
 80031ca:	f7fd fc64 	bl	8000a96 <ActionsM_checkSafetyFromForward>
 80031ce:	4603      	mov	r3, r0
 80031d0:	461a      	mov	r2, r3
 80031d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d4:	701a      	strb	r2, [r3, #0]
        if (*rty_safeAction != SA_NONE) {
 80031d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00a      	beq.n	80031f4 <ActionsModel_ComputeRoverAction+0x508>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_SafeAction;
 80031de:	4b22      	ldr	r3, [pc, #136]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 80031e0:	2202      	movs	r2, #2
 80031e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          Ac_enter_internal_FW_SafeAction(rtu_gyroscope, rty_setPoint,
 80031e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031ea:	6a39      	ldr	r1, [r7, #32]
 80031ec:	69b8      	ldr	r0, [r7, #24]
 80031ee:	f7fe f947 	bl	8001480 <Ac_enter_internal_FW_SafeAction>
          /*  Set point */
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
            ActionsModel_MAX_SPEED_Y;
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
        }
        break;
 80031f2:	e056      	b.n	80032a2 <ActionsModel_ComputeRoverAction+0x5b6>
          ActionsModel_DW.is_Forward = ActionsModel_IN_FW_UserAction;
 80031f4:	4b1c      	ldr	r3, [pc, #112]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 80031f6:	2203      	movs	r2, #3
 80031f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          ActionsModel_B.set = 1U;
 80031fc:	4b1b      	ldr	r3, [pc, #108]	@ (800326c <ActionsModel_ComputeRoverAction+0x580>)
 80031fe:	2201      	movs	r2, #1
 8003200:	701a      	strb	r2, [r3, #0]
          ActionsModel_MovingObstacles(1, rtu_sonar, rty_statusObstacles,
 8003202:	4b1b      	ldr	r3, [pc, #108]	@ (8003270 <ActionsModel_ComputeRoverAction+0x584>)
 8003204:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003206:	69f9      	ldr	r1, [r7, #28]
 8003208:	2001      	movs	r0, #1
 800320a:	f7fd fb43 	bl	8000894 <ActionsModel_MovingObstacles>
          *rty_roverAction = RA_FORWARD;
 800320e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003210:	2201      	movs	r2, #1
 8003212:	701a      	strb	r2, [r3, #0]
          rty_setPoint->rightAxis = (real32_T)*rtu_y_lever / 512.0F *
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	f9b3 3000 	ldrsh.w	r3, [r3]
 800321a:	ee07 3a90 	vmov	s15, r3
 800321e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003222:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8003274 <ActionsModel_ComputeRoverAction+0x588>
 8003226:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800322a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003278 <ActionsModel_ComputeRoverAction+0x58c>
 800322e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003232:	6a3b      	ldr	r3, [r7, #32]
 8003234:	edc3 7a01 	vstr	s15, [r3, #4]
          rty_setPoint->leftAxis = rty_setPoint->rightAxis;
 8003238:	6a3b      	ldr	r3, [r7, #32]
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	6a3b      	ldr	r3, [r7, #32]
 800323e:	601a      	str	r2, [r3, #0]
        break;
 8003240:	e02f      	b.n	80032a2 <ActionsModel_ComputeRoverAction+0x5b6>

       case UA_BRAKING_SMOOTH:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingSmooth;
 8003242:	4b09      	ldr	r3, [pc, #36]	@ (8003268 <ActionsModel_ComputeRoverAction+0x57c>)
 8003244:	2203      	movs	r2, #3
 8003246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_SMOOTH;
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	2206      	movs	r2, #6
 800324e:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 8003250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003252:	2200      	movs	r2, #0
 8003254:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003256:	6a3b      	ldr	r3, [r7, #32]
 8003258:	f04f 0200 	mov.w	r2, #0
 800325c:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	f04f 0200 	mov.w	r2, #0
 8003264:	601a      	str	r2, [r3, #0]
        break;
 8003266:	e01c      	b.n	80032a2 <ActionsModel_ComputeRoverAction+0x5b6>
 8003268:	2000007c 	.word	0x2000007c
 800326c:	20000078 	.word	0x20000078
 8003270:	200000c4 	.word	0x200000c4
 8003274:	44000000 	.word	0x44000000
 8003278:	42c80000 	.word	0x42c80000

       default:
        ActionsModel_DW.is_CurrentRoverAction = ActionsModel_IN_BrakingHard;
 800327c:	4b23      	ldr	r3, [pc, #140]	@ (800330c <ActionsModel_ComputeRoverAction+0x620>)
 800327e:	2202      	movs	r2, #2
 8003280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /*  Actions */
        *rty_roverAction = RA_BRAKING_HARD;
 8003284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003286:	2205      	movs	r2, #5
 8003288:	701a      	strb	r2, [r3, #0]
        *rty_safeAction = SA_NONE;
 800328a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800328c:	2200      	movs	r2, #0
 800328e:	701a      	strb	r2, [r3, #0]

        /*  Set point */
        rty_setPoint->rightAxis = 0.0F;
 8003290:	6a3b      	ldr	r3, [r7, #32]
 8003292:	f04f 0200 	mov.w	r2, #0
 8003296:	605a      	str	r2, [r3, #4]
        rty_setPoint->leftAxis = 0.0F;
 8003298:	6a3b      	ldr	r3, [r7, #32]
 800329a:	f04f 0200 	mov.w	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
        break;
 80032a0:	bf00      	nop
      }
    }
    break;
 80032a2:	e02d      	b.n	8003300 <ActionsModel_ComputeRoverAction+0x614>

   case ActionsModel_IN_RotateLeft:
    ActionsModel_RotateLeft(rtu_currentUserAction, rtu_speed, rtu_x_lever,
 80032a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032a6:	9306      	str	r3, [sp, #24]
 80032a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032aa:	9305      	str	r3, [sp, #20]
 80032ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ae:	9304      	str	r3, [sp, #16]
 80032b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b2:	9303      	str	r3, [sp, #12]
 80032b4:	6a3b      	ldr	r3, [r7, #32]
 80032b6:	9302      	str	r3, [sp, #8]
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	9301      	str	r3, [sp, #4]
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	9300      	str	r3, [sp, #0]
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	68b9      	ldr	r1, [r7, #8]
 80032c6:	68f8      	ldr	r0, [r7, #12]
 80032c8:	f7ff f814 	bl	80022f4 <ActionsModel_RotateLeft>
      rtu_y_lever, rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
      rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 80032cc:	e019      	b.n	8003302 <ActionsModel_ComputeRoverAction+0x616>

   default:
    /* case IN_RotateRight: */
    ActionsModel_RotateRight(rtu_currentUserAction, rtu_speed, rtu_x_lever,
 80032ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032d0:	9306      	str	r3, [sp, #24]
 80032d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032d4:	9305      	str	r3, [sp, #20]
 80032d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d8:	9304      	str	r3, [sp, #16]
 80032da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032dc:	9303      	str	r3, [sp, #12]
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	9302      	str	r3, [sp, #8]
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	9301      	str	r3, [sp, #4]
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	9300      	str	r3, [sp, #0]
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	68b9      	ldr	r1, [r7, #8]
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f7ff fa6b 	bl	80027cc <ActionsModel_RotateRight>
      rtu_y_lever, rtu_gyroscope, rtu_sonar, rty_setPoint, rty_roverAction,
      rty_safeAction, rty_statusObstacles, rty_redLeds);
    break;
 80032f6:	e004      	b.n	8003302 <ActionsModel_ComputeRoverAction+0x616>
    break;
 80032f8:	bf00      	nop
 80032fa:	e002      	b.n	8003302 <ActionsModel_ComputeRoverAction+0x616>
    break;
 80032fc:	bf00      	nop
 80032fe:	e000      	b.n	8003302 <ActionsModel_ComputeRoverAction+0x616>
    break;
 8003300:	bf00      	nop
  }

  /* End of Chart: '<Root>/RoverAction' */
  /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/ComputeRoverAction' */
}
 8003302:	bf00      	nop
 8003304:	3710      	adds	r7, #16
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	2000007c 	.word	0x2000007c

08003310 <ActionsModel_initialize>:

/* Model initialize function */
void ActionsModel_initialize(const char_T **rt_errorStatus)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  RT_MODEL_ActionsModel_T *const ActionsModel_M = &(ActionsModel_MdlrefDW.rtm);
 8003318:	4b05      	ldr	r3, [pc, #20]	@ (8003330 <ActionsModel_initialize+0x20>)
 800331a:	60fb      	str	r3, [r7, #12]

  /* Registration code */

  /* initialize error status */
  rtmSetErrorStatusPointer(ActionsModel_M, rt_errorStatus);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	601a      	str	r2, [r3, #0]
}
 8003322:	bf00      	nop
 8003324:	3714      	adds	r7, #20
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	20000074 	.word	0x20000074

08003334 <Board1_ExchangeLocalState>:
  lastButtons, ENUM_StatusWhiteLed previousLedStatus, uint16_T button_mask);
static void Board1_ExchangeGlobalState(void);

/* Function for Chart: '<Root>/SupervisorB1' */
static void Board1_ExchangeLocalState(void)
{
 8003334:	b5b0      	push	{r4, r5, r7, lr}
 8003336:	af00      	add	r7, sp, #0
  if (Board1_DW.is_ExchangeLocalState == Board1_IN_LS_Receive) {
 8003338:	4bba      	ldr	r3, [pc, #744]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800333a:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 800333e:	2b01      	cmp	r3, #1
 8003340:	f040 80a8 	bne.w	8003494 <Board1_ExchangeLocalState+0x160>
    switch (Board1_DW.is_LS_Receive) {
 8003344:	4bb7      	ldr	r3, [pc, #732]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003346:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 800334a:	3b01      	subs	r3, #1
 800334c:	2b04      	cmp	r3, #4
 800334e:	d863      	bhi.n	8003418 <Board1_ExchangeLocalState+0xe4>
 8003350:	a201      	add	r2, pc, #4	@ (adr r2, 8003358 <Board1_ExchangeLocalState+0x24>)
 8003352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003356:	bf00      	nop
 8003358:	0800336d 	.word	0x0800336d
 800335c:	08003399 	.word	0x08003399
 8003360:	080033b1 	.word	0x080033b1
 8003364:	080033e9 	.word	0x080033e9
 8003368:	080033fb 	.word	0x080033fb
     case Board1_IN_CheckCRC:
      switch (Board1_DW.flagCRC) {
 800336c:	4bad      	ldr	r3, [pc, #692]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800336e:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003372:	2b00      	cmp	r3, #0
 8003374:	d008      	beq.n	8003388 <Board1_ExchangeLocalState+0x54>
 8003376:	2b01      	cmp	r3, #1
 8003378:	d16a      	bne.n	8003450 <Board1_ExchangeLocalState+0x11c>
       case 1:
        Board1_DW.is_LS_Receive = Board1_IN_SendAck;
 800337a:	4baa      	ldr	r3, [pc, #680]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800337c:	2204      	movs	r2, #4
 800337e:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendAck();
 8003382:	f002 ff79 	bl	8006278 <UART_SendAck>
        break;
 8003386:	e006      	b.n	8003396 <Board1_ExchangeLocalState+0x62>

       case 0:
        Board1_DW.is_LS_Receive = Board1_IN_SendNack;
 8003388:	4ba6      	ldr	r3, [pc, #664]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800338a:	2205      	movs	r2, #5
 800338c:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendNack();
 8003390:	f002 ff7c 	bl	800628c <UART_SendNack>
        break;
 8003394:	bf00      	nop
      }
      break;
 8003396:	e05b      	b.n	8003450 <Board1_ExchangeLocalState+0x11c>

     case Board1_IN_R_CheckCRC:
      if (Board1_DW.flagCRC == 1) {
 8003398:	4ba2      	ldr	r3, [pc, #648]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800339a:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d158      	bne.n	8003454 <Board1_ExchangeLocalState+0x120>
        Board1_DW.is_LS_Receive = Board1_IN_SendAck;
 80033a2:	4ba0      	ldr	r3, [pc, #640]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80033a4:	2204      	movs	r2, #4
 80033a6:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        UART_SendAck();
 80033aa:	f002 ff65 	bl	8006278 <UART_SendAck>
      }
      break;
 80033ae:	e051      	b.n	8003454 <Board1_ExchangeLocalState+0x120>

     case Board1_IN_R_WaitingData:
      if (hasReceived() == 1) {
 80033b0:	f002 ff3c 	bl	800622c <hasReceived>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d14e      	bne.n	8003458 <Board1_ExchangeLocalState+0x124>
        Board1_DW.flagCRC = 0U;
 80033ba:	4b9a      	ldr	r3, [pc, #616]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 80033c2:	f002 ff05 	bl	80061d0 <resetRTR>
        Board1_DW.is_LS_Receive = Board1_IN_R_CheckCRC;
 80033c6:	4b97      	ldr	r3, [pc, #604]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80033c8:	2202      	movs	r2, #2
 80033ca:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

        /* Inport: '<Root>/rx_buffer' */
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
          Board1_DW.rxPayload);
 80033ce:	4b95      	ldr	r3, [pc, #596]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80033d0:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 80033d4:	4619      	mov	r1, r3
 80033d6:	4894      	ldr	r0, [pc, #592]	@ (8003628 <Board1_ExchangeLocalState+0x2f4>)
 80033d8:	f002 fea0 	bl	800611c <compareCRC>
 80033dc:	4603      	mov	r3, r0
 80033de:	461a      	mov	r2, r3
 80033e0:	4b90      	ldr	r3, [pc, #576]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80033e2:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 80033e6:	e037      	b.n	8003458 <Board1_ExchangeLocalState+0x124>

     case Board1_IN_SendAck:
      Board1_DW.is_LS_Receive = Board1_IN_NO_ACTIVE_CHILD;
 80033e8:	4b8e      	ldr	r3, [pc, #568]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
      Board1_DW.exit_port_index_LS_Receive = 2U;
 80033f0:	4b8c      	ldr	r3, [pc, #560]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80033f2:	2202      	movs	r2, #2
 80033f4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
      break;
 80033f8:	e031      	b.n	800345e <Board1_ExchangeLocalState+0x12a>

     case Board1_IN_SendNack:
      Board1_DW.is_LS_Receive = Board1_IN_R_WaitingData;
 80033fa:	4b8a      	ldr	r3, [pc, #552]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80033fc:	2203      	movs	r2, #3
 80033fe:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload +
 8003402:	4b88      	ldr	r3, [pc, #544]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003404:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003408:	3304      	adds	r3, #4
 800340a:	4619      	mov	r1, r3
 800340c:	4886      	ldr	r0, [pc, #536]	@ (8003628 <Board1_ExchangeLocalState+0x2f4>)
 800340e:	f002 feeb 	bl	80061e8 <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 8003412:	f002 fed1 	bl	80061b8 <setRTR>
      break;
 8003416:	e022      	b.n	800345e <Board1_ExchangeLocalState+0x12a>

     default:
      /* case IN_WaitingData: */
      if (hasReceived() == 1) {
 8003418:	f002 ff08 	bl	800622c <hasReceived>
 800341c:	4603      	mov	r3, r0
 800341e:	2b01      	cmp	r3, #1
 8003420:	d11c      	bne.n	800345c <Board1_ExchangeLocalState+0x128>
        Board1_DW.flagCRC = 0U;
 8003422:	4b80      	ldr	r3, [pc, #512]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003424:	2200      	movs	r2, #0
 8003426:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 800342a:	f002 fed1 	bl	80061d0 <resetRTR>
        Board1_DW.is_LS_Receive = Board1_IN_CheckCRC;
 800342e:	4b7d      	ldr	r3, [pc, #500]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003430:	2201      	movs	r2, #1
 8003432:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

        /* Inport: '<Root>/rx_buffer' */
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
          Board1_DW.rxPayload);
 8003436:	4b7b      	ldr	r3, [pc, #492]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003438:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 800343c:	4619      	mov	r1, r3
 800343e:	487a      	ldr	r0, [pc, #488]	@ (8003628 <Board1_ExchangeLocalState+0x2f4>)
 8003440:	f002 fe6c 	bl	800611c <compareCRC>
 8003444:	4603      	mov	r3, r0
 8003446:	461a      	mov	r2, r3
 8003448:	4b76      	ldr	r3, [pc, #472]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800344a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 800344e:	e005      	b.n	800345c <Board1_ExchangeLocalState+0x128>
      break;
 8003450:	bf00      	nop
 8003452:	e004      	b.n	800345e <Board1_ExchangeLocalState+0x12a>
      break;
 8003454:	bf00      	nop
 8003456:	e002      	b.n	800345e <Board1_ExchangeLocalState+0x12a>
      break;
 8003458:	bf00      	nop
 800345a:	e000      	b.n	800345e <Board1_ExchangeLocalState+0x12a>
      break;
 800345c:	bf00      	nop
    }

    if (Board1_DW.exit_port_index_LS_Receive == 2U) {
 800345e:	4b71      	ldr	r3, [pc, #452]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003460:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003464:	2b02      	cmp	r3, #2
 8003466:	f040 80ad 	bne.w	80035c4 <Board1_ExchangeLocalState+0x290>
      Board1_DW.exit_port_index_LS_Receive = 0U;
 800346a:	4b6e      	ldr	r3, [pc, #440]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800346c:	2200      	movs	r2, #0
 800346e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

      /* Inport: '<Root>/rx_buffer' */
      deserializeLocalStateB2(&Board1_U.rx_buffer[0], Board1_DW.rxPayload,
 8003472:	4b6c      	ldr	r3, [pc, #432]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003474:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003478:	4a6c      	ldr	r2, [pc, #432]	@ (800362c <Board1_ExchangeLocalState+0x2f8>)
 800347a:	4619      	mov	r1, r3
 800347c:	486a      	ldr	r0, [pc, #424]	@ (8003628 <Board1_ExchangeLocalState+0x2f4>)
 800347e:	f000 fe98 	bl	80041b2 <deserializeLocalStateB2>
        &Board1_DW.board2LocalState);
      Board1_DW.is_ExchangeLocalState = Board1_IN_NO_ACTIVE_CHILD;
 8003482:	4b68      	ldr	r3, [pc, #416]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003484:	2200      	movs	r2, #0
 8003486:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
      Board1_DW.exit_port_index_ExchangeLocalSt = 2U;
 800348a:	4b66      	ldr	r3, [pc, #408]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800348c:	2202      	movs	r2, #2
 800348e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8003492:	e097      	b.n	80035c4 <Board1_ExchangeLocalState+0x290>
    }
  } else {
    /* case IN_LS_Transmit: */
    switch (Board1_DW.is_LS_Transmit) {
 8003494:	4b63      	ldr	r3, [pc, #396]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003496:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800349a:	3b01      	subs	r3, #1
 800349c:	2b04      	cmp	r3, #4
 800349e:	d852      	bhi.n	8003546 <Board1_ExchangeLocalState+0x212>
 80034a0:	a201      	add	r2, pc, #4	@ (adr r2, 80034a8 <Board1_ExchangeLocalState+0x174>)
 80034a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a6:	bf00      	nop
 80034a8:	080034bd 	.word	0x080034bd
 80034ac:	080034e5 	.word	0x080034e5
 80034b0:	080034ef 	.word	0x080034ef
 80034b4:	08003515 	.word	0x08003515
 80034b8:	0800353d 	.word	0x0800353d
     case Board1_IN_R_ReceivingRTR:
      if (checkRTR() != 0) {
 80034bc:	f002 fe5c 	bl	8006178 <checkRTR>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d05c      	beq.n	8003580 <Board1_ExchangeLocalState+0x24c>
        Board1_DW.is_LS_Transmit = Board1_IN_R_Trasmit;
 80034c6:	4b57      	ldr	r3, [pc, #348]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80034c8:	2202      	movs	r2, #2
 80034ca:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        UART_ReceiveAck();
 80034ce:	f002 feb9 	bl	8006244 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)(Board1_DW.txPayload +
 80034d2:	4b54      	ldr	r3, [pc, #336]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80034d4:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80034d8:	3304      	adds	r3, #4
 80034da:	4619      	mov	r1, r3
 80034dc:	4854      	ldr	r0, [pc, #336]	@ (8003630 <Board1_ExchangeLocalState+0x2fc>)
 80034de:	f002 fe57 	bl	8006190 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 80034e2:	e04d      	b.n	8003580 <Board1_ExchangeLocalState+0x24c>

     case Board1_IN_R_Trasmit:
      Board1_DW.is_LS_Transmit = Board1_IN_R_WaitAck;
 80034e4:	4b4f      	ldr	r3, [pc, #316]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80034e6:	2203      	movs	r2, #3
 80034e8:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 80034ec:	e04f      	b.n	800358e <Board1_ExchangeLocalState+0x25a>

     case Board1_IN_R_WaitAck:
      if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 80034ee:	f002 fe9d 	bl	800622c <hasReceived>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d145      	bne.n	8003584 <Board1_ExchangeLocalState+0x250>
 80034f8:	f002 feb2 	bl	8006260 <UART_CheckAck>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d140      	bne.n	8003584 <Board1_ExchangeLocalState+0x250>
        Board1_DW.is_LS_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 8003502:	4b48      	ldr	r3, [pc, #288]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003504:	2200      	movs	r2, #0
 8003506:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        Board1_DW.exit_port_index_LS_Transmit = 2U;
 800350a:	4b46      	ldr	r3, [pc, #280]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800350c:	2202      	movs	r2, #2
 800350e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
      }
      break;
 8003512:	e037      	b.n	8003584 <Board1_ExchangeLocalState+0x250>

     case Board1_IN_ReceivingRTR:
      if (checkRTR() != 0) {
 8003514:	f002 fe30 	bl	8006178 <checkRTR>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d034      	beq.n	8003588 <Board1_ExchangeLocalState+0x254>
        Board1_DW.is_LS_Transmit = Board1_IN_Trasmit;
 800351e:	4b41      	ldr	r3, [pc, #260]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003520:	2205      	movs	r2, #5
 8003522:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        UART_ReceiveAck();
 8003526:	f002 fe8d 	bl	8006244 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)(Board1_DW.txPayload +
 800352a:	4b3e      	ldr	r3, [pc, #248]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800352c:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003530:	3304      	adds	r3, #4
 8003532:	4619      	mov	r1, r3
 8003534:	483e      	ldr	r0, [pc, #248]	@ (8003630 <Board1_ExchangeLocalState+0x2fc>)
 8003536:	f002 fe2b 	bl	8006190 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 800353a:	e025      	b.n	8003588 <Board1_ExchangeLocalState+0x254>

     case Board1_IN_Trasmit:
      Board1_DW.is_LS_Transmit = Board1_IN_WaitAck;
 800353c:	4b39      	ldr	r3, [pc, #228]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800353e:	2206      	movs	r2, #6
 8003540:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 8003544:	e023      	b.n	800358e <Board1_ExchangeLocalState+0x25a>

     default:
      /* case IN_WaitAck: */
      if (hasReceived() == 1) {
 8003546:	f002 fe71 	bl	800622c <hasReceived>
 800354a:	4603      	mov	r3, r0
 800354c:	2b01      	cmp	r3, #1
 800354e:	d11d      	bne.n	800358c <Board1_ExchangeLocalState+0x258>
        if (UART_CheckAck() == 1) {
 8003550:	f002 fe86 	bl	8006260 <UART_CheckAck>
 8003554:	4603      	mov	r3, r0
 8003556:	2b01      	cmp	r3, #1
 8003558:	d108      	bne.n	800356c <Board1_ExchangeLocalState+0x238>
          Board1_DW.is_LS_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 800355a:	4b32      	ldr	r3, [pc, #200]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800355c:	2200      	movs	r2, #0
 800355e:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
          Board1_DW.exit_port_index_LS_Transmit = 2U;
 8003562:	4b30      	ldr	r3, [pc, #192]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003564:	2202      	movs	r2, #2
 8003566:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        } else if (UART_CheckAck() == 0) {
          Board1_DW.is_LS_Transmit = Board1_IN_R_ReceivingRTR;
        }
      }
      break;
 800356a:	e00f      	b.n	800358c <Board1_ExchangeLocalState+0x258>
        } else if (UART_CheckAck() == 0) {
 800356c:	f002 fe78 	bl	8006260 <UART_CheckAck>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10a      	bne.n	800358c <Board1_ExchangeLocalState+0x258>
          Board1_DW.is_LS_Transmit = Board1_IN_R_ReceivingRTR;
 8003576:	4b2b      	ldr	r3, [pc, #172]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003578:	2201      	movs	r2, #1
 800357a:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
      break;
 800357e:	e005      	b.n	800358c <Board1_ExchangeLocalState+0x258>
      break;
 8003580:	bf00      	nop
 8003582:	e004      	b.n	800358e <Board1_ExchangeLocalState+0x25a>
      break;
 8003584:	bf00      	nop
 8003586:	e002      	b.n	800358e <Board1_ExchangeLocalState+0x25a>
      break;
 8003588:	bf00      	nop
 800358a:	e000      	b.n	800358e <Board1_ExchangeLocalState+0x25a>
      break;
 800358c:	bf00      	nop
    }

    if (Board1_DW.exit_port_index_LS_Transmit == 2U) {
 800358e:	4b25      	ldr	r3, [pc, #148]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003590:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003594:	2b02      	cmp	r3, #2
 8003596:	d115      	bne.n	80035c4 <Board1_ExchangeLocalState+0x290>
      Board1_DW.exit_port_index_LS_Transmit = 0U;
 8003598:	4b22      	ldr	r3, [pc, #136]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 800359a:	2200      	movs	r2, #0
 800359c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
      Board1_DW.is_ExchangeLocalState = Board1_IN_LS_Receive;
 80035a0:	4b20      	ldr	r3, [pc, #128]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
      Board1_DW.is_LS_Receive = Board1_IN_WaitingData;
 80035a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80035aa:	2206      	movs	r2, #6
 80035ac:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload +
 80035b0:	4b1c      	ldr	r3, [pc, #112]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80035b2:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 80035b6:	3304      	adds	r3, #4
 80035b8:	4619      	mov	r1, r3
 80035ba:	481b      	ldr	r0, [pc, #108]	@ (8003628 <Board1_ExchangeLocalState+0x2f4>)
 80035bc:	f002 fe14 	bl	80061e8 <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 80035c0:	f002 fdfa 	bl	80061b8 <setRTR>
    }
  }

  if (Board1_DW.exit_port_index_ExchangeLocalSt == 2U) {
 80035c4:	4b17      	ldr	r3, [pc, #92]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80035c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d128      	bne.n	8003620 <Board1_ExchangeLocalState+0x2ec>
    Board1_DW.exit_port_index_ExchangeLocalSt = 0U;
 80035ce:	4b15      	ldr	r3, [pc, #84]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    Board1_DW.is_CommunicationPhase = Board1_IN_ExchangeGlobalState;
 80035d6:	4b13      	ldr	r3, [pc, #76]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80035d8:	2203      	movs	r2, #3
 80035da:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf

    /*  Entry exchange global state */
    Board1_DW.txPayload = ((uint8_T)GLOBAL_STATE_FRAME_SIZE);
 80035de:	4b11      	ldr	r3, [pc, #68]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80035e0:	2228      	movs	r2, #40	@ 0x28
 80035e2:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    Board1_DW.rxPayload = ((uint8_T)GLOBAL_STATE_FRAME_SIZE);
 80035e6:	4b0f      	ldr	r3, [pc, #60]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80035e8:	2228      	movs	r2, #40	@ 0x28
 80035ea:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
    Board1_DW.is_ExchangeGlobalState = Boar_IN_ComputingOwnGlobalState;
 80035ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    Board1_B.board1GlobalState.localStateB1 = Board1_DW.board1LocalState;
 80035f6:	4a0f      	ldr	r2, [pc, #60]	@ (8003634 <Board1_ExchangeLocalState+0x300>)
 80035f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 80035fa:	4615      	mov	r5, r2
 80035fc:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 8003600:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003602:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003604:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003608:	e885 0003 	stmia.w	r5, {r0, r1}
    Board1_B.board1GlobalState.localStateB2 = Board1_DW.board2LocalState;
 800360c:	4a09      	ldr	r2, [pc, #36]	@ (8003634 <Board1_ExchangeLocalState+0x300>)
 800360e:	4b05      	ldr	r3, [pc, #20]	@ (8003624 <Board1_ExchangeLocalState+0x2f0>)
 8003610:	f102 0418 	add.w	r4, r2, #24
 8003614:	f103 0564 	add.w	r5, r3, #100	@ 0x64
 8003618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800361a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800361c:	682b      	ldr	r3, [r5, #0]
 800361e:	6023      	str	r3, [r4, #0]
  }
}
 8003620:	bf00      	nop
 8003622:	bdb0      	pop	{r4, r5, r7, pc}
 8003624:	200000f8 	.word	0x200000f8
 8003628:	200001e8 	.word	0x200001e8
 800362c:	2000015c 	.word	0x2000015c
 8003630:	20000228 	.word	0x20000228
 8003634:	200000c8 	.word	0x200000c8

08003638 <Board1_computeUserAction>:

/* Function for Chart: '<Root>/SupervisorB1' */
static ENUM_UserAction Board1_computeUserAction(int16_T x_lever, int16_T y_lever,
  uint16_T buttons, uint16_T braking_hard_mask, uint16_T braking_smooth_mask)
{
 8003638:	b490      	push	{r4, r7}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	4604      	mov	r4, r0
 8003640:	4608      	mov	r0, r1
 8003642:	4611      	mov	r1, r2
 8003644:	461a      	mov	r2, r3
 8003646:	4623      	mov	r3, r4
 8003648:	80fb      	strh	r3, [r7, #6]
 800364a:	4603      	mov	r3, r0
 800364c:	80bb      	strh	r3, [r7, #4]
 800364e:	460b      	mov	r3, r1
 8003650:	807b      	strh	r3, [r7, #2]
 8003652:	4613      	mov	r3, r2
 8003654:	803b      	strh	r3, [r7, #0]
  ENUM_UserAction userAction;
  userAction = UA_NONE;
 8003656:	2300      	movs	r3, #0
 8003658:	73fb      	strb	r3, [r7, #15]
  if ((buttons & braking_hard_mask) == braking_hard_mask) {
 800365a:	887a      	ldrh	r2, [r7, #2]
 800365c:	883b      	ldrh	r3, [r7, #0]
 800365e:	4013      	ands	r3, r2
 8003660:	b29b      	uxth	r3, r3
 8003662:	883a      	ldrh	r2, [r7, #0]
 8003664:	429a      	cmp	r2, r3
 8003666:	d102      	bne.n	800366e <Board1_computeUserAction+0x36>
    userAction = UA_BRAKING_HARD;
 8003668:	2305      	movs	r3, #5
 800366a:	73fb      	strb	r3, [r7, #15]
 800366c:	e024      	b.n	80036b8 <Board1_computeUserAction+0x80>
  } else if ((buttons & braking_smooth_mask) == braking_smooth_mask) {
 800366e:	887a      	ldrh	r2, [r7, #2]
 8003670:	8b3b      	ldrh	r3, [r7, #24]
 8003672:	4013      	ands	r3, r2
 8003674:	b29b      	uxth	r3, r3
 8003676:	8b3a      	ldrh	r2, [r7, #24]
 8003678:	429a      	cmp	r2, r3
 800367a:	d102      	bne.n	8003682 <Board1_computeUserAction+0x4a>
    userAction = UA_BRAKING_SMOOTH;
 800367c:	2306      	movs	r3, #6
 800367e:	73fb      	strb	r3, [r7, #15]
 8003680:	e01a      	b.n	80036b8 <Board1_computeUserAction+0x80>
  } else if (x_lever < 0) {
 8003682:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003686:	2b00      	cmp	r3, #0
 8003688:	da02      	bge.n	8003690 <Board1_computeUserAction+0x58>
    userAction = UA_ROTATE_LEFT;
 800368a:	2302      	movs	r3, #2
 800368c:	73fb      	strb	r3, [r7, #15]
 800368e:	e013      	b.n	80036b8 <Board1_computeUserAction+0x80>
  } else if (x_lever > 0) {
 8003690:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003694:	2b00      	cmp	r3, #0
 8003696:	dd02      	ble.n	800369e <Board1_computeUserAction+0x66>
    userAction = UA_ROTATE_RIGHT;
 8003698:	2303      	movs	r3, #3
 800369a:	73fb      	strb	r3, [r7, #15]
 800369c:	e00c      	b.n	80036b8 <Board1_computeUserAction+0x80>
  } else if (y_lever > 0) {
 800369e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	dd02      	ble.n	80036ac <Board1_computeUserAction+0x74>
    userAction = UA_FORWARD;
 80036a6:	2301      	movs	r3, #1
 80036a8:	73fb      	strb	r3, [r7, #15]
 80036aa:	e005      	b.n	80036b8 <Board1_computeUserAction+0x80>
  } else if (y_lever < 0) {
 80036ac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	da01      	bge.n	80036b8 <Board1_computeUserAction+0x80>
    userAction = UA_BACKWARD;
 80036b4:	2304      	movs	r3, #4
 80036b6:	73fb      	strb	r3, [r7, #15]
  }

  return userAction;
 80036b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc90      	pop	{r4, r7}
 80036c2:	4770      	bx	lr

080036c4 <Board1_continueBraking>:

/* Function for Chart: '<Root>/SupervisorB1' */
static ENUM_UserAction Board1_continueBraking(ENUM_UserAction currentUserAction,
  ENUM_UserAction lastUserAction)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	4603      	mov	r3, r0
 80036cc:	460a      	mov	r2, r1
 80036ce:	71fb      	strb	r3, [r7, #7]
 80036d0:	4613      	mov	r3, r2
 80036d2:	71bb      	strb	r3, [r7, #6]
  ENUM_UserAction userAction;
  userAction = currentUserAction;
 80036d4:	79fb      	ldrb	r3, [r7, #7]
 80036d6:	73fb      	strb	r3, [r7, #15]
  if (currentUserAction == UA_NONE) {
 80036d8:	79fb      	ldrb	r3, [r7, #7]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10a      	bne.n	80036f4 <Board1_continueBraking+0x30>
    switch (lastUserAction) {
 80036de:	79bb      	ldrb	r3, [r7, #6]
 80036e0:	2b05      	cmp	r3, #5
 80036e2:	d004      	beq.n	80036ee <Board1_continueBraking+0x2a>
 80036e4:	2b06      	cmp	r3, #6
 80036e6:	d105      	bne.n	80036f4 <Board1_continueBraking+0x30>
     case UA_BRAKING_SMOOTH:
      userAction = UA_BRAKING_SMOOTH;
 80036e8:	2306      	movs	r3, #6
 80036ea:	73fb      	strb	r3, [r7, #15]
      break;
 80036ec:	e002      	b.n	80036f4 <Board1_continueBraking+0x30>

     case UA_BRAKING_HARD:
      userAction = UA_BRAKING_HARD;
 80036ee:	2305      	movs	r3, #5
 80036f0:	73fb      	strb	r3, [r7, #15]
      break;
 80036f2:	bf00      	nop
    }
  }

  return userAction;
 80036f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3714      	adds	r7, #20
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr

08003702 <Board1_actuatorSelection>:

/* Function for Chart: '<Root>/SupervisorB1' */
static void Board1_actuatorSelection(ENUM_Actuator lastActuator, uint32_T
  lastCounter, uint32_T treshold, ENUM_Actuator *nextActuator, uint32_T
  *nextCounter)
{
 8003702:	b480      	push	{r7}
 8003704:	b085      	sub	sp, #20
 8003706:	af00      	add	r7, sp, #0
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
 800370c:	603b      	str	r3, [r7, #0]
 800370e:	4603      	mov	r3, r0
 8003710:	73fb      	strb	r3, [r7, #15]
  *nextActuator = lastActuator;
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	7bfa      	ldrb	r2, [r7, #15]
 8003716:	701a      	strb	r2, [r3, #0]
  *nextCounter = lastCounter + 1U;
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	1c5a      	adds	r2, r3, #1
 800371c:	69bb      	ldr	r3, [r7, #24]
 800371e:	601a      	str	r2, [r3, #0]
  if (lastCounter + 1U == treshold) {
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	3301      	adds	r3, #1
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	429a      	cmp	r2, r3
 8003728:	d10c      	bne.n	8003744 <Board1_actuatorSelection+0x42>
    *nextCounter = 0U;
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	2200      	movs	r2, #0
 800372e:	601a      	str	r2, [r3, #0]
    if (lastActuator == BOARD1) {
 8003730:	7bfb      	ldrb	r3, [r7, #15]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d103      	bne.n	800373e <Board1_actuatorSelection+0x3c>
      *nextActuator = BOARD2;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	2201      	movs	r2, #1
 800373a:	701a      	strb	r2, [r3, #0]
    } else {
      *nextActuator = BOARD1;
    }
  }
}
 800373c:	e002      	b.n	8003744 <Board1_actuatorSelection+0x42>
      *nextActuator = BOARD1;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	2200      	movs	r2, #0
 8003742:	701a      	strb	r2, [r3, #0]
}
 8003744:	bf00      	nop
 8003746:	3714      	adds	r7, #20
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <Board1_evaluateLed>:

/* Function for Chart: '<Root>/SupervisorB1' */
static ENUM_StatusWhiteLed Board1_evaluateLed(uint16_T buttons, uint16_T
  lastButtons, ENUM_StatusWhiteLed previousLedStatus, uint16_T button_mask)
{
 8003750:	b490      	push	{r4, r7}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	4604      	mov	r4, r0
 8003758:	4608      	mov	r0, r1
 800375a:	4611      	mov	r1, r2
 800375c:	461a      	mov	r2, r3
 800375e:	4623      	mov	r3, r4
 8003760:	80fb      	strh	r3, [r7, #6]
 8003762:	4603      	mov	r3, r0
 8003764:	80bb      	strh	r3, [r7, #4]
 8003766:	460b      	mov	r3, r1
 8003768:	70fb      	strb	r3, [r7, #3]
 800376a:	4613      	mov	r3, r2
 800376c:	803b      	strh	r3, [r7, #0]
  ENUM_StatusWhiteLed nextLedStatus;

  /*  Carico il vecchio stato di default */
  nextLedStatus = previousLedStatus;
 800376e:	78fb      	ldrb	r3, [r7, #3]
 8003770:	73fb      	strb	r3, [r7, #15]

  /*  se è premuto */
  if (((buttons & button_mask) == button_mask) && ((lastButtons & button_mask)
 8003772:	88fa      	ldrh	r2, [r7, #6]
 8003774:	883b      	ldrh	r3, [r7, #0]
 8003776:	4013      	ands	r3, r2
 8003778:	b29b      	uxth	r3, r3
 800377a:	883a      	ldrh	r2, [r7, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d10e      	bne.n	800379e <Board1_evaluateLed+0x4e>
       != button_mask)) {
 8003780:	88ba      	ldrh	r2, [r7, #4]
 8003782:	883b      	ldrh	r3, [r7, #0]
 8003784:	4013      	ands	r3, r2
 8003786:	b29b      	uxth	r3, r3
  if (((buttons & button_mask) == button_mask) && ((lastButtons & button_mask)
 8003788:	883a      	ldrh	r2, [r7, #0]
 800378a:	429a      	cmp	r2, r3
 800378c:	d007      	beq.n	800379e <Board1_evaluateLed+0x4e>
    /*  prima non era stato premuto (rising edge) */
    if (previousLedStatus == WHITE_OFF) {
 800378e:	78fb      	ldrb	r3, [r7, #3]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d102      	bne.n	800379a <Board1_evaluateLed+0x4a>
      nextLedStatus = WHITE_ON;
 8003794:	2301      	movs	r3, #1
 8003796:	73fb      	strb	r3, [r7, #15]
 8003798:	e001      	b.n	800379e <Board1_evaluateLed+0x4e>
    } else {
      nextLedStatus = WHITE_OFF;
 800379a:	2300      	movs	r3, #0
 800379c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return nextLedStatus;
 800379e:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bc90      	pop	{r4, r7}
 80037a8:	4770      	bx	lr
	...

080037ac <Board1_ExchangeGlobalState>:

/* Function for Chart: '<Root>/SupervisorB1' */
static void Board1_ExchangeGlobalState(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  switch (Board1_DW.is_ExchangeGlobalState) {
 80037b0:	4bb9      	ldr	r3, [pc, #740]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80037b2:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d002      	beq.n	80037c0 <Board1_ExchangeGlobalState+0x14>
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d014      	beq.n	80037e8 <Board1_ExchangeGlobalState+0x3c>
 80037be:	e0bb      	b.n	8003938 <Board1_ExchangeGlobalState+0x18c>
   case Boar_IN_ComputingOwnGlobalState:
    /* Outport: '<Root>/tx_buffer' */
    serializeGlobalState(&Board1_Y.tx_buffer[0], &Board1_B.board1GlobalState);
 80037c0:	49b6      	ldr	r1, [pc, #728]	@ (8003a9c <Board1_ExchangeGlobalState+0x2f0>)
 80037c2:	48b7      	ldr	r0, [pc, #732]	@ (8003aa0 <Board1_ExchangeGlobalState+0x2f4>)
 80037c4:	f000 fe6f 	bl	80044a6 <serializeGlobalState>
    computeCRC(&Board1_Y.tx_buffer[0], Board1_DW.txPayload);
 80037c8:	4bb3      	ldr	r3, [pc, #716]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80037ca:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80037ce:	4619      	mov	r1, r3
 80037d0:	48b3      	ldr	r0, [pc, #716]	@ (8003aa0 <Board1_ExchangeGlobalState+0x2f4>)
 80037d2:	f002 fc8b 	bl	80060ec <computeCRC>
    Board1_DW.is_ExchangeGlobalState = Board1_IN_GL_Transmit;
 80037d6:	4bb0      	ldr	r3, [pc, #704]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80037d8:	2203      	movs	r2, #3
 80037da:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    Board1_DW.is_GL_Transmit = Board1_IN_ReceivingRTR;
 80037de:	4bae      	ldr	r3, [pc, #696]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80037e0:	2204      	movs	r2, #4
 80037e2:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
    break;
 80037e6:	e143      	b.n	8003a70 <Board1_ExchangeGlobalState+0x2c4>

   case Board1_IN_GL_Receive:
    switch (Board1_DW.is_GL_Receive) {
 80037e8:	4bab      	ldr	r3, [pc, #684]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80037ea:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 80037ee:	3b01      	subs	r3, #1
 80037f0:	2b04      	cmp	r3, #4
 80037f2:	d863      	bhi.n	80038bc <Board1_ExchangeGlobalState+0x110>
 80037f4:	a201      	add	r2, pc, #4	@ (adr r2, 80037fc <Board1_ExchangeGlobalState+0x50>)
 80037f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037fa:	bf00      	nop
 80037fc:	08003811 	.word	0x08003811
 8003800:	0800383d 	.word	0x0800383d
 8003804:	08003855 	.word	0x08003855
 8003808:	0800388d 	.word	0x0800388d
 800380c:	0800389f 	.word	0x0800389f
     case Board1_IN_CheckCRC:
      switch (Board1_DW.flagCRC) {
 8003810:	4ba1      	ldr	r3, [pc, #644]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003812:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003816:	2b00      	cmp	r3, #0
 8003818:	d008      	beq.n	800382c <Board1_ExchangeGlobalState+0x80>
 800381a:	2b01      	cmp	r3, #1
 800381c:	d16a      	bne.n	80038f4 <Board1_ExchangeGlobalState+0x148>
       case 1:
        Board1_DW.is_GL_Receive = Board1_IN_SendAck;
 800381e:	4b9e      	ldr	r3, [pc, #632]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003820:	2204      	movs	r2, #4
 8003822:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendAck();
 8003826:	f002 fd27 	bl	8006278 <UART_SendAck>
        break;
 800382a:	e006      	b.n	800383a <Board1_ExchangeGlobalState+0x8e>

       case 0:
        Board1_DW.is_GL_Receive = Board1_IN_SendNack;
 800382c:	4b9a      	ldr	r3, [pc, #616]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 800382e:	2205      	movs	r2, #5
 8003830:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendNack();
 8003834:	f002 fd2a 	bl	800628c <UART_SendNack>
        break;
 8003838:	bf00      	nop
      }
      break;
 800383a:	e05b      	b.n	80038f4 <Board1_ExchangeGlobalState+0x148>

     case Board1_IN_R_CheckCRC:
      if (Board1_DW.flagCRC == 1) {
 800383c:	4b96      	ldr	r3, [pc, #600]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 800383e:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003842:	2b01      	cmp	r3, #1
 8003844:	d158      	bne.n	80038f8 <Board1_ExchangeGlobalState+0x14c>
        Board1_DW.is_GL_Receive = Board1_IN_SendAck;
 8003846:	4b94      	ldr	r3, [pc, #592]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003848:	2204      	movs	r2, #4
 800384a:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
        UART_SendAck();
 800384e:	f002 fd13 	bl	8006278 <UART_SendAck>
      }
      break;
 8003852:	e051      	b.n	80038f8 <Board1_ExchangeGlobalState+0x14c>

     case Board1_IN_R_WaitingData:
      if (hasReceived() == 1) {
 8003854:	f002 fcea 	bl	800622c <hasReceived>
 8003858:	4603      	mov	r3, r0
 800385a:	2b01      	cmp	r3, #1
 800385c:	d14e      	bne.n	80038fc <Board1_ExchangeGlobalState+0x150>
        Board1_DW.flagCRC = 0U;
 800385e:	4b8e      	ldr	r3, [pc, #568]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003860:	2200      	movs	r2, #0
 8003862:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 8003866:	f002 fcb3 	bl	80061d0 <resetRTR>
        Board1_DW.is_GL_Receive = Board1_IN_R_CheckCRC;
 800386a:	4b8b      	ldr	r3, [pc, #556]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 800386c:	2202      	movs	r2, #2
 800386e:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

        /* Inport: '<Root>/rx_buffer' */
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
          Board1_DW.rxPayload);
 8003872:	4b89      	ldr	r3, [pc, #548]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003874:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 8003878:	4619      	mov	r1, r3
 800387a:	488a      	ldr	r0, [pc, #552]	@ (8003aa4 <Board1_ExchangeGlobalState+0x2f8>)
 800387c:	f002 fc4e 	bl	800611c <compareCRC>
 8003880:	4603      	mov	r3, r0
 8003882:	461a      	mov	r2, r3
 8003884:	4b84      	ldr	r3, [pc, #528]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003886:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 800388a:	e037      	b.n	80038fc <Board1_ExchangeGlobalState+0x150>

     case Board1_IN_SendAck:
      Board1_DW.is_GL_Receive = Board1_IN_NO_ACTIVE_CHILD;
 800388c:	4b82      	ldr	r3, [pc, #520]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 800388e:	2200      	movs	r2, #0
 8003890:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
      Board1_DW.exit_port_index_GL_Receive = 2U;
 8003894:	4b80      	ldr	r3, [pc, #512]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003896:	2202      	movs	r2, #2
 8003898:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      break;
 800389c:	e031      	b.n	8003902 <Board1_ExchangeGlobalState+0x156>

     case Board1_IN_SendNack:
      Board1_DW.is_GL_Receive = Board1_IN_R_WaitingData;
 800389e:	4b7e      	ldr	r3, [pc, #504]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80038a0:	2203      	movs	r2, #3
 80038a2:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload +
 80038a6:	4b7c      	ldr	r3, [pc, #496]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80038a8:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 80038ac:	3304      	adds	r3, #4
 80038ae:	4619      	mov	r1, r3
 80038b0:	487c      	ldr	r0, [pc, #496]	@ (8003aa4 <Board1_ExchangeGlobalState+0x2f8>)
 80038b2:	f002 fc99 	bl	80061e8 <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 80038b6:	f002 fc7f 	bl	80061b8 <setRTR>
      break;
 80038ba:	e022      	b.n	8003902 <Board1_ExchangeGlobalState+0x156>

     default:
      /* case IN_WaitingData: */
      if (hasReceived() == 1) {
 80038bc:	f002 fcb6 	bl	800622c <hasReceived>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d11c      	bne.n	8003900 <Board1_ExchangeGlobalState+0x154>
        Board1_DW.flagCRC = 0U;
 80038c6:	4b74      	ldr	r3, [pc, #464]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        resetRTR();
 80038ce:	f002 fc7f 	bl	80061d0 <resetRTR>
        Board1_DW.is_GL_Receive = Board1_IN_CheckCRC;
 80038d2:	4b71      	ldr	r3, [pc, #452]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

        /* Inport: '<Root>/rx_buffer' */
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
          Board1_DW.rxPayload);
 80038da:	4b6f      	ldr	r3, [pc, #444]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80038dc:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
        Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 80038e0:	4619      	mov	r1, r3
 80038e2:	4870      	ldr	r0, [pc, #448]	@ (8003aa4 <Board1_ExchangeGlobalState+0x2f8>)
 80038e4:	f002 fc1a 	bl	800611c <compareCRC>
 80038e8:	4603      	mov	r3, r0
 80038ea:	461a      	mov	r2, r3
 80038ec:	4b6a      	ldr	r3, [pc, #424]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80038ee:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
      }
      break;
 80038f2:	e005      	b.n	8003900 <Board1_ExchangeGlobalState+0x154>
      break;
 80038f4:	bf00      	nop
 80038f6:	e004      	b.n	8003902 <Board1_ExchangeGlobalState+0x156>
      break;
 80038f8:	bf00      	nop
 80038fa:	e002      	b.n	8003902 <Board1_ExchangeGlobalState+0x156>
      break;
 80038fc:	bf00      	nop
 80038fe:	e000      	b.n	8003902 <Board1_ExchangeGlobalState+0x156>
      break;
 8003900:	bf00      	nop
    }

    if (Board1_DW.exit_port_index_GL_Receive == 2U) {
 8003902:	4b65      	ldr	r3, [pc, #404]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003904:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003908:	2b02      	cmp	r3, #2
 800390a:	f040 80ae 	bne.w	8003a6a <Board1_ExchangeGlobalState+0x2be>
      Board1_DW.exit_port_index_GL_Receive = 0U;
 800390e:	4b62      	ldr	r3, [pc, #392]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003910:	2200      	movs	r2, #0
 8003912:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Inport: '<Root>/rx_buffer' */
      deserializeGlobalState(&Board1_U.rx_buffer[0], Board1_DW.rxPayload,
 8003916:	4b60      	ldr	r3, [pc, #384]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003918:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 800391c:	4a5e      	ldr	r2, [pc, #376]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 800391e:	4619      	mov	r1, r3
 8003920:	4860      	ldr	r0, [pc, #384]	@ (8003aa4 <Board1_ExchangeGlobalState+0x2f8>)
 8003922:	f000 fc84 	bl	800422e <deserializeGlobalState>
        &Board1_DW.board2GlobalState);
      Board1_DW.is_ExchangeGlobalState = Board1_IN_NO_ACTIVE_CHILD;
 8003926:	4b5c      	ldr	r3, [pc, #368]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003928:	2200      	movs	r2, #0
 800392a:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
      Board1_DW.exit_port_index_ExchangeGlobalS = 2U;
 800392e:	4b5a      	ldr	r3, [pc, #360]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003930:	2202      	movs	r2, #2
 8003932:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
    break;
 8003936:	e098      	b.n	8003a6a <Board1_ExchangeGlobalState+0x2be>

   default:
    /* case IN_GL_Transmit: */
    switch (Board1_DW.is_GL_Transmit) {
 8003938:	4b57      	ldr	r3, [pc, #348]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 800393a:	f893 30c6 	ldrb.w	r3, [r3, #198]	@ 0xc6
 800393e:	3b01      	subs	r3, #1
 8003940:	2b04      	cmp	r3, #4
 8003942:	d852      	bhi.n	80039ea <Board1_ExchangeGlobalState+0x23e>
 8003944:	a201      	add	r2, pc, #4	@ (adr r2, 800394c <Board1_ExchangeGlobalState+0x1a0>)
 8003946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394a:	bf00      	nop
 800394c:	08003961 	.word	0x08003961
 8003950:	08003989 	.word	0x08003989
 8003954:	08003993 	.word	0x08003993
 8003958:	080039b9 	.word	0x080039b9
 800395c:	080039e1 	.word	0x080039e1
     case Board1_IN_R_ReceivingRTR:
      if (checkRTR() != 0) {
 8003960:	f002 fc0a 	bl	8006178 <checkRTR>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d05c      	beq.n	8003a24 <Board1_ExchangeGlobalState+0x278>
        Board1_DW.is_GL_Transmit = Board1_IN_R_Trasmit;
 800396a:	4b4b      	ldr	r3, [pc, #300]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 800396c:	2202      	movs	r2, #2
 800396e:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        UART_ReceiveAck();
 8003972:	f002 fc67 	bl	8006244 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)(Board1_DW.txPayload +
 8003976:	4b48      	ldr	r3, [pc, #288]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003978:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 800397c:	3304      	adds	r3, #4
 800397e:	4619      	mov	r1, r3
 8003980:	4847      	ldr	r0, [pc, #284]	@ (8003aa0 <Board1_ExchangeGlobalState+0x2f4>)
 8003982:	f002 fc05 	bl	8006190 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 8003986:	e04d      	b.n	8003a24 <Board1_ExchangeGlobalState+0x278>

     case Board1_IN_R_Trasmit:
      Board1_DW.is_GL_Transmit = Board1_IN_R_WaitAck;
 8003988:	4b43      	ldr	r3, [pc, #268]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 800398a:	2203      	movs	r2, #3
 800398c:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 8003990:	e04f      	b.n	8003a32 <Board1_ExchangeGlobalState+0x286>

     case Board1_IN_R_WaitAck:
      if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 8003992:	f002 fc4b 	bl	800622c <hasReceived>
 8003996:	4603      	mov	r3, r0
 8003998:	2b01      	cmp	r3, #1
 800399a:	d145      	bne.n	8003a28 <Board1_ExchangeGlobalState+0x27c>
 800399c:	f002 fc60 	bl	8006260 <UART_CheckAck>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d140      	bne.n	8003a28 <Board1_ExchangeGlobalState+0x27c>
        Board1_DW.is_GL_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 80039a6:	4b3c      	ldr	r3, [pc, #240]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        Board1_DW.exit_port_index_GL_Transmit = 2U;
 80039ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80039b0:	2202      	movs	r2, #2
 80039b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      }
      break;
 80039b6:	e037      	b.n	8003a28 <Board1_ExchangeGlobalState+0x27c>

     case Board1_IN_ReceivingRTR:
      if (checkRTR() != 0) {
 80039b8:	f002 fbde 	bl	8006178 <checkRTR>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d034      	beq.n	8003a2c <Board1_ExchangeGlobalState+0x280>
        Board1_DW.is_GL_Transmit = Board1_IN_Trasmit;
 80039c2:	4b35      	ldr	r3, [pc, #212]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80039c4:	2205      	movs	r2, #5
 80039c6:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        UART_ReceiveAck();
 80039ca:	f002 fc3b 	bl	8006244 <UART_ReceiveAck>

        /* Outport: '<Root>/tx_buffer' */
        UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)(Board1_DW.txPayload +
 80039ce:	4b32      	ldr	r3, [pc, #200]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80039d0:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80039d4:	3304      	adds	r3, #4
 80039d6:	4619      	mov	r1, r3
 80039d8:	4831      	ldr	r0, [pc, #196]	@ (8003aa0 <Board1_ExchangeGlobalState+0x2f4>)
 80039da:	f002 fbd9 	bl	8006190 <UART_TransmitIT>
          ((uint8_T)CRC_SIZE)));
      }
      break;
 80039de:	e025      	b.n	8003a2c <Board1_ExchangeGlobalState+0x280>

     case Board1_IN_Trasmit:
      Board1_DW.is_GL_Transmit = Board1_IN_WaitAck;
 80039e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 80039e2:	2206      	movs	r2, #6
 80039e4:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 80039e8:	e023      	b.n	8003a32 <Board1_ExchangeGlobalState+0x286>

     default:
      /* case IN_WaitAck: */
      if (hasReceived() == 1) {
 80039ea:	f002 fc1f 	bl	800622c <hasReceived>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d11d      	bne.n	8003a30 <Board1_ExchangeGlobalState+0x284>
        if (UART_CheckAck() == 1) {
 80039f4:	f002 fc34 	bl	8006260 <UART_CheckAck>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d108      	bne.n	8003a10 <Board1_ExchangeGlobalState+0x264>
          Board1_DW.is_GL_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 80039fe:	4b26      	ldr	r3, [pc, #152]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
          Board1_DW.exit_port_index_GL_Transmit = 2U;
 8003a06:	4b24      	ldr	r3, [pc, #144]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a08:	2202      	movs	r2, #2
 8003a0a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        } else if (UART_CheckAck() == 0) {
          Board1_DW.is_GL_Transmit = Board1_IN_R_ReceivingRTR;
        }
      }
      break;
 8003a0e:	e00f      	b.n	8003a30 <Board1_ExchangeGlobalState+0x284>
        } else if (UART_CheckAck() == 0) {
 8003a10:	f002 fc26 	bl	8006260 <UART_CheckAck>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10a      	bne.n	8003a30 <Board1_ExchangeGlobalState+0x284>
          Board1_DW.is_GL_Transmit = Board1_IN_R_ReceivingRTR;
 8003a1a:	4b1f      	ldr	r3, [pc, #124]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
      break;
 8003a22:	e005      	b.n	8003a30 <Board1_ExchangeGlobalState+0x284>
      break;
 8003a24:	bf00      	nop
 8003a26:	e004      	b.n	8003a32 <Board1_ExchangeGlobalState+0x286>
      break;
 8003a28:	bf00      	nop
 8003a2a:	e002      	b.n	8003a32 <Board1_ExchangeGlobalState+0x286>
      break;
 8003a2c:	bf00      	nop
 8003a2e:	e000      	b.n	8003a32 <Board1_ExchangeGlobalState+0x286>
      break;
 8003a30:	bf00      	nop
    }

    if (Board1_DW.exit_port_index_GL_Transmit == 2U) {
 8003a32:	4b19      	ldr	r3, [pc, #100]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a34:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d118      	bne.n	8003a6e <Board1_ExchangeGlobalState+0x2c2>
      Board1_DW.exit_port_index_GL_Transmit = 0U;
 8003a3c:	4b16      	ldr	r3, [pc, #88]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      Board1_DW.is_ExchangeGlobalState = Board1_IN_GL_Receive;
 8003a44:	4b14      	ldr	r3, [pc, #80]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a46:	2202      	movs	r2, #2
 8003a48:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
      Board1_DW.is_GL_Receive = Board1_IN_WaitingData;
 8003a4c:	4b12      	ldr	r3, [pc, #72]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a4e:	2206      	movs	r2, #6
 8003a50:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

      /* Inport: '<Root>/rx_buffer' */
      UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload +
 8003a54:	4b10      	ldr	r3, [pc, #64]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a56:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003a5a:	3304      	adds	r3, #4
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	4811      	ldr	r0, [pc, #68]	@ (8003aa4 <Board1_ExchangeGlobalState+0x2f8>)
 8003a60:	f002 fbc2 	bl	80061e8 <UART_ReceiveIT>
        ((uint8_T)CRC_SIZE)));
      setRTR();
 8003a64:	f002 fba8 	bl	80061b8 <setRTR>
    }
    break;
 8003a68:	e001      	b.n	8003a6e <Board1_ExchangeGlobalState+0x2c2>
    break;
 8003a6a:	bf00      	nop
 8003a6c:	e000      	b.n	8003a70 <Board1_ExchangeGlobalState+0x2c4>
    break;
 8003a6e:	bf00      	nop
  }

  if (Board1_DW.exit_port_index_ExchangeGlobalS == 2U) {
 8003a70:	4b09      	ldr	r3, [pc, #36]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d10b      	bne.n	8003a92 <Board1_ExchangeGlobalState+0x2e6>
    Board1_DW.exit_port_index_ExchangeGlobalS = 0U;
 8003a7a:	4b07      	ldr	r3, [pc, #28]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    Board1_DW.is_CommunicationPhase = Board1_IN_ComputeDecision;
 8003a82:	4b05      	ldr	r3, [pc, #20]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a84:	2201      	movs	r2, #1
 8003a86:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf

    /*  Entry compute decision */
    Board1_DW.is_ComputeDecision = B_IN_StateCoherenceVerification;
 8003a8a:	4b03      	ldr	r3, [pc, #12]	@ (8003a98 <Board1_ExchangeGlobalState+0x2ec>)
 8003a8c:	2205      	movs	r2, #5
 8003a8e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
  }
}
 8003a92:	bf00      	nop
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	200000f8 	.word	0x200000f8
 8003a9c:	200000c8 	.word	0x200000c8
 8003aa0:	20000228 	.word	0x20000228
 8003aa4:	200001e8 	.word	0x200001e8

08003aa8 <Board1_step>:

/* Model step function */
void Board1_step(void)
{
 8003aa8:	b590      	push	{r4, r7, lr}
 8003aaa:	b08d      	sub	sp, #52	@ 0x34
 8003aac:	af08      	add	r7, sp, #32
   *  Outport: '<Root>/roverAction'
   *  Outport: '<Root>/safeAction'
   *  Outport: '<Root>/setPoint'
   *  Outport: '<Root>/tx_buffer'
   */
  continua_prev = Board1_DW.continua_start;
 8003aae:	4bb7      	ldr	r3, [pc, #732]	@ (8003d8c <Board1_step+0x2e4>)
 8003ab0:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 8003ab4:	e9c7 2302 	strd	r2, r3, [r7, #8]
  Board1_DW.continua_start = Board1_U.continua;
 8003ab8:	4bb5      	ldr	r3, [pc, #724]	@ (8003d90 <Board1_step+0x2e8>)
 8003aba:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003abe:	49b3      	ldr	r1, [pc, #716]	@ (8003d8c <Board1_step+0x2e4>)
 8003ac0:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
  if (Board1_DW.is_active_c15_Board1 == 0U) {
 8003ac4:	4bb1      	ldr	r3, [pc, #708]	@ (8003d8c <Board1_step+0x2e4>)
 8003ac6:	f893 30bd 	ldrb.w	r3, [r3, #189]	@ 0xbd
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d120      	bne.n	8003b10 <Board1_step+0x68>
    Board1_DW.is_active_c15_Board1 = 1U;
 8003ace:	4baf      	ldr	r3, [pc, #700]	@ (8003d8c <Board1_step+0x2e4>)
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 20bd 	strb.w	r2, [r3, #189]	@ 0xbd
    Board1_DW.board1Decision.actuator = BOARD1;
 8003ad6:	4bad      	ldr	r3, [pc, #692]	@ (8003d8c <Board1_step+0x2e4>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Outport: '<Root>/currentUserAction' */
    Board1_Y.currentUserAction = UA_NONE;
 8003ade:	4bad      	ldr	r3, [pc, #692]	@ (8003d94 <Board1_step+0x2ec>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    Board1_DW.actuatorCounter = 0U;
 8003ae6:	4ba9      	ldr	r3, [pc, #676]	@ (8003d8c <Board1_step+0x2e4>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    Board1_DW.previousButtons = 0U;
 8003aee:	4ba7      	ldr	r3, [pc, #668]	@ (8003d8c <Board1_step+0x2e4>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
    Board1_DW.previousWhiteLeftLed = WHITE_OFF;
 8003af6:	4ba5      	ldr	r3, [pc, #660]	@ (8003d8c <Board1_step+0x2e4>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Board1_DW.previousWhiteRightLed = WHITE_OFF;
 8003afe:	4ba3      	ldr	r3, [pc, #652]	@ (8003d8c <Board1_step+0x2e4>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
    Board1_DW.is_RoverState = Board1_IN_NotCommunicating;
 8003b06:	4ba1      	ldr	r3, [pc, #644]	@ (8003d8c <Board1_step+0x2e4>)
 8003b08:	2202      	movs	r2, #2
 8003b0a:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
    Board1_DW.is_ExchangeLocalState = Board1_IN_LS_Transmit;
    Board1_DW.is_LS_Transmit = Board1_IN_ReceivingRTR;
  }

  /* End of Chart: '<Root>/SupervisorB1' */
}
 8003b0e:	e2f2      	b.n	80040f6 <Board1_step+0x64e>
  } else if (Board1_DW.is_RoverState == Board1_IN_CommunicationPhase) {
 8003b10:	4b9e      	ldr	r3, [pc, #632]	@ (8003d8c <Board1_step+0x2e4>)
 8003b12:	f893 30be 	ldrb.w	r3, [r3, #190]	@ 0xbe
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	f040 82ba 	bne.w	8004090 <Board1_step+0x5e8>
    switch (Board1_DW.is_CommunicationPhase) {
 8003b1c:	4b9b      	ldr	r3, [pc, #620]	@ (8003d8c <Board1_step+0x2e4>)
 8003b1e:	f893 30bf 	ldrb.w	r3, [r3, #191]	@ 0xbf
 8003b22:	2b03      	cmp	r3, #3
 8003b24:	f000 8294 	beq.w	8004050 <Board1_step+0x5a8>
 8003b28:	2b03      	cmp	r3, #3
 8003b2a:	f300 8294 	bgt.w	8004056 <Board1_step+0x5ae>
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d003      	beq.n	8003b3a <Board1_step+0x92>
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	f000 80fd 	beq.w	8003d32 <Board1_step+0x28a>
 8003b38:	e28d      	b.n	8004056 <Board1_step+0x5ae>
      switch (Board1_DW.is_ComputeDecision) {
 8003b3a:	4b94      	ldr	r3, [pc, #592]	@ (8003d8c <Board1_step+0x2e4>)
 8003b3c:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003b40:	3b01      	subs	r3, #1
 8003b42:	2b04      	cmp	r3, #4
 8003b44:	f200 8099 	bhi.w	8003c7a <Board1_step+0x1d2>
 8003b48:	a201      	add	r2, pc, #4	@ (adr r2, 8003b50 <Board1_step+0xa8>)
 8003b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4e:	bf00      	nop
 8003b50:	08003b65 	.word	0x08003b65
 8003b54:	08003b77 	.word	0x08003b77
 8003b58:	08003bcf 	.word	0x08003bcf
 8003b5c:	08003c05 	.word	0x08003c05
 8003b60:	08003c71 	.word	0x08003c71
        Board1_DW.is_ComputeDecision = Board1_IN_NO_ACTIVE_CHILD;
 8003b64:	4b89      	ldr	r3, [pc, #548]	@ (8003d8c <Board1_step+0x2e4>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board1_DW.exit_port_index_ComputeDecision = 2U;
 8003b6c:	4b87      	ldr	r3, [pc, #540]	@ (8003d8c <Board1_step+0x2e4>)
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8003b74:	e0b3      	b.n	8003cde <Board1_step+0x236>
        Board1_DW.is_ComputeDecision = Board1_IN_UserActionComputation;
 8003b76:	4b85      	ldr	r3, [pc, #532]	@ (8003d8c <Board1_step+0x2e4>)
 8003b78:	2206      	movs	r2, #6
 8003b7a:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board1_DW.board1Decision.userAction = Board1_computeUserAction
 8003b7e:	4b86      	ldr	r3, [pc, #536]	@ (8003d98 <Board1_step+0x2f0>)
 8003b80:	f9b3 0024 	ldrsh.w	r0, [r3, #36]	@ 0x24
 8003b84:	4b84      	ldr	r3, [pc, #528]	@ (8003d98 <Board1_step+0x2f0>)
 8003b86:	f9b3 1026 	ldrsh.w	r1, [r3, #38]	@ 0x26
 8003b8a:	4b83      	ldr	r3, [pc, #524]	@ (8003d98 <Board1_step+0x2f0>)
 8003b8c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8003b8e:	2310      	movs	r3, #16
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	2320      	movs	r3, #32
 8003b94:	f7ff fd50 	bl	8003638 <Board1_computeUserAction>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	4b7b      	ldr	r3, [pc, #492]	@ (8003d8c <Board1_step+0x2e4>)
 8003b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        Board1_DW.board1Decision.userAction = Board1_continueBraking
 8003ba2:	4b7a      	ldr	r3, [pc, #488]	@ (8003d8c <Board1_step+0x2e4>)
 8003ba4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ba8:	4a7a      	ldr	r2, [pc, #488]	@ (8003d94 <Board1_step+0x2ec>)
 8003baa:	f892 204b 	ldrb.w	r2, [r2, #75]	@ 0x4b
 8003bae:	4611      	mov	r1, r2
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f7ff fd87 	bl	80036c4 <Board1_continueBraking>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	461a      	mov	r2, r3
 8003bba:	4b74      	ldr	r3, [pc, #464]	@ (8003d8c <Board1_step+0x2e4>)
 8003bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        Board1_Y.currentUserAction = Board1_DW.board1Decision.userAction;
 8003bc0:	4b72      	ldr	r3, [pc, #456]	@ (8003d8c <Board1_step+0x2e4>)
 8003bc2:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 8003bc6:	4b73      	ldr	r3, [pc, #460]	@ (8003d94 <Board1_step+0x2ec>)
 8003bc8:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
        break;
 8003bcc:	e087      	b.n	8003cde <Board1_step+0x236>
        Board1_DW.is_ComputeDecision = Board1_IN_ActuatorSelection;
 8003bce:	4b6f      	ldr	r3, [pc, #444]	@ (8003d8c <Board1_step+0x2e4>)
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board1_actuatorSelection(Board1_DW.board1Decision.actuator,
 8003bd6:	4b6d      	ldr	r3, [pc, #436]	@ (8003d8c <Board1_step+0x2e4>)
 8003bd8:	f893 003c 	ldrb.w	r0, [r3, #60]	@ 0x3c
 8003bdc:	4b6b      	ldr	r3, [pc, #428]	@ (8003d8c <Board1_step+0x2e4>)
 8003bde:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 8003be2:	1cfa      	adds	r2, r7, #3
 8003be4:	1d3b      	adds	r3, r7, #4
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	4613      	mov	r3, r2
 8003bea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003bee:	f7ff fd88 	bl	8003702 <Board1_actuatorSelection>
        Board1_DW.actuatorCounter = tmp;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a65      	ldr	r2, [pc, #404]	@ (8003d8c <Board1_step+0x2e4>)
 8003bf6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
        Board1_DW.board1Decision.actuator = nextActuator;
 8003bfa:	78fa      	ldrb	r2, [r7, #3]
 8003bfc:	4b63      	ldr	r3, [pc, #396]	@ (8003d8c <Board1_step+0x2e4>)
 8003bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        break;
 8003c02:	e06c      	b.n	8003cde <Board1_step+0x236>
        Board1_DW.is_ComputeDecision = Board1_IN_LightEvaluation;
 8003c04:	4b61      	ldr	r3, [pc, #388]	@ (8003d8c <Board1_step+0x2e4>)
 8003c06:	2203      	movs	r2, #3
 8003c08:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        Board1_DW.board1Decision.leds.white.left = Board1_evaluateLed
 8003c0c:	4b62      	ldr	r3, [pc, #392]	@ (8003d98 <Board1_step+0x2f0>)
 8003c0e:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
 8003c10:	4b5e      	ldr	r3, [pc, #376]	@ (8003d8c <Board1_step+0x2e4>)
 8003c12:	f8b3 10b2 	ldrh.w	r1, [r3, #178]	@ 0xb2
 8003c16:	4b5d      	ldr	r3, [pc, #372]	@ (8003d8c <Board1_step+0x2e4>)
 8003c18:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 8003c1c:	2340      	movs	r3, #64	@ 0x40
 8003c1e:	f7ff fd97 	bl	8003750 <Board1_evaluateLed>
 8003c22:	4603      	mov	r3, r0
 8003c24:	461a      	mov	r2, r3
 8003c26:	4b59      	ldr	r3, [pc, #356]	@ (8003d8c <Board1_step+0x2e4>)
 8003c28:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        Board1_DW.board1Decision.leds.white.right = Board1_evaluateLed
 8003c2c:	4b5a      	ldr	r3, [pc, #360]	@ (8003d98 <Board1_step+0x2f0>)
 8003c2e:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
 8003c30:	4b56      	ldr	r3, [pc, #344]	@ (8003d8c <Board1_step+0x2e4>)
 8003c32:	f8b3 10b2 	ldrh.w	r1, [r3, #178]	@ 0xb2
 8003c36:	4b55      	ldr	r3, [pc, #340]	@ (8003d8c <Board1_step+0x2e4>)
 8003c38:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 8003c3c:	2380      	movs	r3, #128	@ 0x80
 8003c3e:	f7ff fd87 	bl	8003750 <Board1_evaluateLed>
 8003c42:	4603      	mov	r3, r0
 8003c44:	461a      	mov	r2, r3
 8003c46:	4b51      	ldr	r3, [pc, #324]	@ (8003d8c <Board1_step+0x2e4>)
 8003c48:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
          Board1_B.board1GlobalState.localStateB2.remoteController.buttons;
 8003c4c:	4b52      	ldr	r3, [pc, #328]	@ (8003d98 <Board1_step+0x2f0>)
 8003c4e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
        Board1_DW.previousButtons =
 8003c50:	4b4e      	ldr	r3, [pc, #312]	@ (8003d8c <Board1_step+0x2e4>)
 8003c52:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
          Board1_DW.board1Decision.leds.white.left;
 8003c56:	4b4d      	ldr	r3, [pc, #308]	@ (8003d8c <Board1_step+0x2e4>)
 8003c58:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
        Board1_DW.previousWhiteLeftLed =
 8003c5c:	4b4b      	ldr	r3, [pc, #300]	@ (8003d8c <Board1_step+0x2e4>)
 8003c5e:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
          Board1_DW.board1Decision.leds.white.right;
 8003c62:	4b4a      	ldr	r3, [pc, #296]	@ (8003d8c <Board1_step+0x2e4>)
 8003c64:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
        Board1_DW.previousWhiteRightLed =
 8003c68:	4b48      	ldr	r3, [pc, #288]	@ (8003d8c <Board1_step+0x2e4>)
 8003c6a:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
        break;
 8003c6e:	e036      	b.n	8003cde <Board1_step+0x236>
        Board1_DW.is_ComputeDecision = Board_IN_EmergencyStateAnalysis;
 8003c70:	4b46      	ldr	r3, [pc, #280]	@ (8003d8c <Board1_step+0x2e4>)
 8003c72:	2202      	movs	r2, #2
 8003c74:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        break;
 8003c78:	e031      	b.n	8003cde <Board1_step+0x236>
        Board1_DW.is_ComputeDecision = Board_IN_RoverActionComputation;
 8003c7a:	4b44      	ldr	r3, [pc, #272]	@ (8003d8c <Board1_step+0x2e4>)
 8003c7c:	2204      	movs	r2, #4
 8003c7e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        ActionsModel_ComputeRoverAction(&Board1_Y.currentUserAction,
 8003c82:	4b46      	ldr	r3, [pc, #280]	@ (8003d9c <Board1_step+0x2f4>)
 8003c84:	9306      	str	r3, [sp, #24]
 8003c86:	4b46      	ldr	r3, [pc, #280]	@ (8003da0 <Board1_step+0x2f8>)
 8003c88:	9305      	str	r3, [sp, #20]
 8003c8a:	4b46      	ldr	r3, [pc, #280]	@ (8003da4 <Board1_step+0x2fc>)
 8003c8c:	9304      	str	r3, [sp, #16]
 8003c8e:	4b46      	ldr	r3, [pc, #280]	@ (8003da8 <Board1_step+0x300>)
 8003c90:	9303      	str	r3, [sp, #12]
 8003c92:	4b46      	ldr	r3, [pc, #280]	@ (8003dac <Board1_step+0x304>)
 8003c94:	9302      	str	r3, [sp, #8]
 8003c96:	4b46      	ldr	r3, [pc, #280]	@ (8003db0 <Board1_step+0x308>)
 8003c98:	9301      	str	r3, [sp, #4]
 8003c9a:	4b46      	ldr	r3, [pc, #280]	@ (8003db4 <Board1_step+0x30c>)
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	4b46      	ldr	r3, [pc, #280]	@ (8003db8 <Board1_step+0x310>)
 8003ca0:	4a46      	ldr	r2, [pc, #280]	@ (8003dbc <Board1_step+0x314>)
 8003ca2:	493d      	ldr	r1, [pc, #244]	@ (8003d98 <Board1_step+0x2f0>)
 8003ca4:	4846      	ldr	r0, [pc, #280]	@ (8003dc0 <Board1_step+0x318>)
 8003ca6:	f7ff f821 	bl	8002cec <ActionsModel_ComputeRoverAction>
        Board1_DW.board1Decision.roverAction = Board1_Y.roverAction;
 8003caa:	4b3a      	ldr	r3, [pc, #232]	@ (8003d94 <Board1_step+0x2ec>)
 8003cac:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8003cb0:	4b36      	ldr	r3, [pc, #216]	@ (8003d8c <Board1_step+0x2e4>)
 8003cb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        Board1_DW.board1Decision.safeAction = Board1_Y.safeAction;
 8003cb6:	4b37      	ldr	r3, [pc, #220]	@ (8003d94 <Board1_step+0x2ec>)
 8003cb8:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 8003cbc:	4b33      	ldr	r3, [pc, #204]	@ (8003d8c <Board1_step+0x2e4>)
 8003cbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        Board1_DW.board1Decision.setPoint = Board1_Y.setPoint;
 8003cc2:	4b32      	ldr	r3, [pc, #200]	@ (8003d8c <Board1_step+0x2e4>)
 8003cc4:	4a33      	ldr	r2, [pc, #204]	@ (8003d94 <Board1_step+0x2ec>)
 8003cc6:	3340      	adds	r3, #64	@ 0x40
 8003cc8:	3240      	adds	r2, #64	@ 0x40
 8003cca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003cce:	e883 0003 	stmia.w	r3, {r0, r1}
        Board1_DW.board1Decision.leds.red = Board1_B.redLeds;
 8003cd2:	4a2e      	ldr	r2, [pc, #184]	@ (8003d8c <Board1_step+0x2e4>)
 8003cd4:	4b30      	ldr	r3, [pc, #192]	@ (8003d98 <Board1_step+0x2f0>)
 8003cd6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003cd8:	f8a2 304a 	strh.w	r3, [r2, #74]	@ 0x4a
        break;
 8003cdc:	bf00      	nop
      if (Board1_DW.exit_port_index_ComputeDecision == 2U) {
 8003cde:	4b2b      	ldr	r3, [pc, #172]	@ (8003d8c <Board1_step+0x2e4>)
 8003ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	f040 81b9 	bne.w	800405c <Board1_step+0x5b4>
        Board1_DW.exit_port_index_ComputeDecision = 0U;
 8003cea:	4b28      	ldr	r3, [pc, #160]	@ (8003d8c <Board1_step+0x2e4>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        Board1_DW.is_CommunicationPhase = Board1_IN_ExchangeDecision;
 8003cf2:	4b26      	ldr	r3, [pc, #152]	@ (8003d8c <Board1_step+0x2e4>)
 8003cf4:	2202      	movs	r2, #2
 8003cf6:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
        Board1_DW.txPayload = ((uint8_T)DECISION_FRAME_SIZE);
 8003cfa:	4b24      	ldr	r3, [pc, #144]	@ (8003d8c <Board1_step+0x2e4>)
 8003cfc:	220d      	movs	r2, #13
 8003cfe:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
        Board1_DW.rxPayload = ((uint8_T)DECISION_FRAME_SIZE);
 8003d02:	4b22      	ldr	r3, [pc, #136]	@ (8003d8c <Board1_step+0x2e4>)
 8003d04:	220d      	movs	r2, #13
 8003d06:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
        serializeDecision(&Board1_Y.tx_buffer[0], &Board1_DW.board1Decision);
 8003d0a:	492e      	ldr	r1, [pc, #184]	@ (8003dc4 <Board1_step+0x31c>)
 8003d0c:	4821      	ldr	r0, [pc, #132]	@ (8003d94 <Board1_step+0x2ec>)
 8003d0e:	f000 fc36 	bl	800457e <serializeDecision>
        computeCRC(&Board1_Y.tx_buffer[0], Board1_DW.txPayload);
 8003d12:	4b1e      	ldr	r3, [pc, #120]	@ (8003d8c <Board1_step+0x2e4>)
 8003d14:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003d18:	4619      	mov	r1, r3
 8003d1a:	481e      	ldr	r0, [pc, #120]	@ (8003d94 <Board1_step+0x2ec>)
 8003d1c:	f002 f9e6 	bl	80060ec <computeCRC>
        Board1_DW.is_ExchangeDecision = Board1_IN_D_Transmit;
 8003d20:	4b1a      	ldr	r3, [pc, #104]	@ (8003d8c <Board1_step+0x2e4>)
 8003d22:	2202      	movs	r2, #2
 8003d24:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        Board1_DW.is_D_Transmit = Board1_IN_ReceivingRTR;
 8003d28:	4b18      	ldr	r3, [pc, #96]	@ (8003d8c <Board1_step+0x2e4>)
 8003d2a:	2204      	movs	r2, #4
 8003d2c:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
      break;
 8003d30:	e194      	b.n	800405c <Board1_step+0x5b4>
      switch (Board1_DW.is_ExchangeDecision) {
 8003d32:	4b16      	ldr	r3, [pc, #88]	@ (8003d8c <Board1_step+0x2e4>)
 8003d34:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d003      	beq.n	8003d44 <Board1_step+0x29c>
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	f000 80c5 	beq.w	8003ecc <Board1_step+0x424>
 8003d42:	e15c      	b.n	8003ffe <Board1_step+0x556>
        switch (Board1_DW.is_D_Receive) {
 8003d44:	4b11      	ldr	r3, [pc, #68]	@ (8003d8c <Board1_step+0x2e4>)
 8003d46:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	2b04      	cmp	r3, #4
 8003d4e:	f200 8083 	bhi.w	8003e58 <Board1_step+0x3b0>
 8003d52:	a201      	add	r2, pc, #4	@ (adr r2, 8003d58 <Board1_step+0x2b0>)
 8003d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d58:	08003d6d 	.word	0x08003d6d
 8003d5c:	08003dd9 	.word	0x08003dd9
 8003d60:	08003df1 	.word	0x08003df1
 8003d64:	08003e29 	.word	0x08003e29
 8003d68:	08003e3b 	.word	0x08003e3b
          switch (Board1_DW.flagCRC) {
 8003d6c:	4b07      	ldr	r3, [pc, #28]	@ (8003d8c <Board1_step+0x2e4>)
 8003d6e:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d028      	beq.n	8003dc8 <Board1_step+0x320>
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	f040 808a 	bne.w	8003e90 <Board1_step+0x3e8>
            Board1_DW.is_D_Receive = Board1_IN_SendAck;
 8003d7c:	4b03      	ldr	r3, [pc, #12]	@ (8003d8c <Board1_step+0x2e4>)
 8003d7e:	2204      	movs	r2, #4
 8003d80:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendAck();
 8003d84:	f002 fa78 	bl	8006278 <UART_SendAck>
            break;
 8003d88:	e025      	b.n	8003dd6 <Board1_step+0x32e>
 8003d8a:	bf00      	nop
 8003d8c:	200000f8 	.word	0x200000f8
 8003d90:	200001c8 	.word	0x200001c8
 8003d94:	20000228 	.word	0x20000228
 8003d98:	200000c8 	.word	0x200000c8
 8003d9c:	200000f4 	.word	0x200000f4
 8003da0:	20000272 	.word	0x20000272
 8003da4:	20000271 	.word	0x20000271
 8003da8:	20000270 	.word	0x20000270
 8003dac:	20000268 	.word	0x20000268
 8003db0:	200000e0 	.word	0x200000e0
 8003db4:	200000e8 	.word	0x200000e8
 8003db8:	200000ee 	.word	0x200000ee
 8003dbc:	200000ec 	.word	0x200000ec
 8003dc0:	20000273 	.word	0x20000273
 8003dc4:	20000134 	.word	0x20000134
            Board1_DW.is_D_Receive = Board1_IN_SendNack;
 8003dc8:	4bad      	ldr	r3, [pc, #692]	@ (8004080 <Board1_step+0x5d8>)
 8003dca:	2205      	movs	r2, #5
 8003dcc:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendNack();
 8003dd0:	f002 fa5c 	bl	800628c <UART_SendNack>
            break;
 8003dd4:	bf00      	nop
          break;
 8003dd6:	e05b      	b.n	8003e90 <Board1_step+0x3e8>
          if (Board1_DW.flagCRC == 1) {
 8003dd8:	4ba9      	ldr	r3, [pc, #676]	@ (8004080 <Board1_step+0x5d8>)
 8003dda:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d158      	bne.n	8003e94 <Board1_step+0x3ec>
            Board1_DW.is_D_Receive = Board1_IN_SendAck;
 8003de2:	4ba7      	ldr	r3, [pc, #668]	@ (8004080 <Board1_step+0x5d8>)
 8003de4:	2204      	movs	r2, #4
 8003de6:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
            UART_SendAck();
 8003dea:	f002 fa45 	bl	8006278 <UART_SendAck>
          break;
 8003dee:	e051      	b.n	8003e94 <Board1_step+0x3ec>
          if (hasReceived() == 1) {
 8003df0:	f002 fa1c 	bl	800622c <hasReceived>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d14e      	bne.n	8003e98 <Board1_step+0x3f0>
            Board1_DW.flagCRC = 0U;
 8003dfa:	4ba1      	ldr	r3, [pc, #644]	@ (8004080 <Board1_step+0x5d8>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
            resetRTR();
 8003e02:	f002 f9e5 	bl	80061d0 <resetRTR>
            Board1_DW.is_D_Receive = Board1_IN_R_CheckCRC;
 8003e06:	4b9e      	ldr	r3, [pc, #632]	@ (8004080 <Board1_step+0x5d8>)
 8003e08:	2202      	movs	r2, #2
 8003e0a:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
              Board1_DW.rxPayload);
 8003e0e:	4b9c      	ldr	r3, [pc, #624]	@ (8004080 <Board1_step+0x5d8>)
 8003e10:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 8003e14:	4619      	mov	r1, r3
 8003e16:	489b      	ldr	r0, [pc, #620]	@ (8004084 <Board1_step+0x5dc>)
 8003e18:	f002 f980 	bl	800611c <compareCRC>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	461a      	mov	r2, r3
 8003e20:	4b97      	ldr	r3, [pc, #604]	@ (8004080 <Board1_step+0x5d8>)
 8003e22:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
          break;
 8003e26:	e037      	b.n	8003e98 <Board1_step+0x3f0>
          Board1_DW.is_D_Receive = Board1_IN_NO_ACTIVE_CHILD;
 8003e28:	4b95      	ldr	r3, [pc, #596]	@ (8004080 <Board1_step+0x5d8>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          Board1_DW.exit_port_index_D_Receive = 2U;
 8003e30:	4b93      	ldr	r3, [pc, #588]	@ (8004080 <Board1_step+0x5d8>)
 8003e32:	2202      	movs	r2, #2
 8003e34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
          break;
 8003e38:	e031      	b.n	8003e9e <Board1_step+0x3f6>
          Board1_DW.is_D_Receive = Board1_IN_R_WaitingData;
 8003e3a:	4b91      	ldr	r3, [pc, #580]	@ (8004080 <Board1_step+0x5d8>)
 8003e3c:	2203      	movs	r2, #3
 8003e3e:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload
 8003e42:	4b8f      	ldr	r3, [pc, #572]	@ (8004080 <Board1_step+0x5d8>)
 8003e44:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            + ((uint8_T)CRC_SIZE)));
 8003e48:	3304      	adds	r3, #4
          UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	488d      	ldr	r0, [pc, #564]	@ (8004084 <Board1_step+0x5dc>)
 8003e4e:	f002 f9cb 	bl	80061e8 <UART_ReceiveIT>
          setRTR();
 8003e52:	f002 f9b1 	bl	80061b8 <setRTR>
          break;
 8003e56:	e022      	b.n	8003e9e <Board1_step+0x3f6>
          if (hasReceived() == 1) {
 8003e58:	f002 f9e8 	bl	800622c <hasReceived>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d11c      	bne.n	8003e9c <Board1_step+0x3f4>
            Board1_DW.flagCRC = 0U;
 8003e62:	4b87      	ldr	r3, [pc, #540]	@ (8004080 <Board1_step+0x5d8>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
            resetRTR();
 8003e6a:	f002 f9b1 	bl	80061d0 <resetRTR>
            Board1_DW.is_D_Receive = Board1_IN_CheckCRC;
 8003e6e:	4b84      	ldr	r3, [pc, #528]	@ (8004080 <Board1_step+0x5d8>)
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
              Board1_DW.rxPayload);
 8003e76:	4b82      	ldr	r3, [pc, #520]	@ (8004080 <Board1_step+0x5d8>)
 8003e78:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            Board1_DW.flagCRC = compareCRC(&Board1_U.rx_buffer[0],
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	4881      	ldr	r0, [pc, #516]	@ (8004084 <Board1_step+0x5dc>)
 8003e80:	f002 f94c 	bl	800611c <compareCRC>
 8003e84:	4603      	mov	r3, r0
 8003e86:	461a      	mov	r2, r3
 8003e88:	4b7d      	ldr	r3, [pc, #500]	@ (8004080 <Board1_step+0x5d8>)
 8003e8a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
          break;
 8003e8e:	e005      	b.n	8003e9c <Board1_step+0x3f4>
          break;
 8003e90:	bf00      	nop
 8003e92:	e004      	b.n	8003e9e <Board1_step+0x3f6>
          break;
 8003e94:	bf00      	nop
 8003e96:	e002      	b.n	8003e9e <Board1_step+0x3f6>
          break;
 8003e98:	bf00      	nop
 8003e9a:	e000      	b.n	8003e9e <Board1_step+0x3f6>
          break;
 8003e9c:	bf00      	nop
        if (Board1_DW.exit_port_index_D_Receive == 2U) {
 8003e9e:	4b78      	ldr	r3, [pc, #480]	@ (8004080 <Board1_step+0x5d8>)
 8003ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	f040 80be 	bne.w	8004026 <Board1_step+0x57e>
          Board1_DW.exit_port_index_D_Receive = 0U;
 8003eaa:	4b75      	ldr	r3, [pc, #468]	@ (8004080 <Board1_step+0x5d8>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
          deserializeDecision(&Board1_U.rx_buffer[0], Board1_DW.rxPayload,
 8003eb2:	4b73      	ldr	r3, [pc, #460]	@ (8004080 <Board1_step+0x5d8>)
 8003eb4:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003eb8:	4a73      	ldr	r2, [pc, #460]	@ (8004088 <Board1_step+0x5e0>)
 8003eba:	4619      	mov	r1, r3
 8003ebc:	4871      	ldr	r0, [pc, #452]	@ (8004084 <Board1_step+0x5dc>)
 8003ebe:	f000 fa2a 	bl	8004316 <deserializeDecision>
          Board1_DW.is_ExchangeDecision = Board1_IN_Execution;
 8003ec2:	4b6f      	ldr	r3, [pc, #444]	@ (8004080 <Board1_step+0x5d8>)
 8003ec4:	2203      	movs	r2, #3
 8003ec6:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        break;
 8003eca:	e0ac      	b.n	8004026 <Board1_step+0x57e>
        switch (Board1_DW.is_D_Transmit) {
 8003ecc:	4b6c      	ldr	r3, [pc, #432]	@ (8004080 <Board1_step+0x5d8>)
 8003ece:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	2b04      	cmp	r3, #4
 8003ed6:	d852      	bhi.n	8003f7e <Board1_step+0x4d6>
 8003ed8:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee0 <Board1_step+0x438>)
 8003eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ede:	bf00      	nop
 8003ee0:	08003ef5 	.word	0x08003ef5
 8003ee4:	08003f1d 	.word	0x08003f1d
 8003ee8:	08003f27 	.word	0x08003f27
 8003eec:	08003f4d 	.word	0x08003f4d
 8003ef0:	08003f75 	.word	0x08003f75
          if (checkRTR() != 0) {
 8003ef4:	f002 f940 	bl	8006178 <checkRTR>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d05c      	beq.n	8003fb8 <Board1_step+0x510>
            Board1_DW.is_D_Transmit = Board1_IN_R_Trasmit;
 8003efe:	4b60      	ldr	r3, [pc, #384]	@ (8004080 <Board1_step+0x5d8>)
 8003f00:	2202      	movs	r2, #2
 8003f02:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            UART_ReceiveAck();
 8003f06:	f002 f99d 	bl	8006244 <UART_ReceiveAck>
                            (Board1_DW.txPayload + ((uint8_T)CRC_SIZE)));
 8003f0a:	4b5d      	ldr	r3, [pc, #372]	@ (8004080 <Board1_step+0x5d8>)
 8003f0c:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003f10:	3304      	adds	r3, #4
            UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)
 8003f12:	4619      	mov	r1, r3
 8003f14:	485d      	ldr	r0, [pc, #372]	@ (800408c <Board1_step+0x5e4>)
 8003f16:	f002 f93b 	bl	8006190 <UART_TransmitIT>
          break;
 8003f1a:	e04d      	b.n	8003fb8 <Board1_step+0x510>
          Board1_DW.is_D_Transmit = Board1_IN_R_WaitAck;
 8003f1c:	4b58      	ldr	r3, [pc, #352]	@ (8004080 <Board1_step+0x5d8>)
 8003f1e:	2203      	movs	r2, #3
 8003f20:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 8003f24:	e04f      	b.n	8003fc6 <Board1_step+0x51e>
          if ((hasReceived() == 1) && (UART_CheckAck() == 1)) {
 8003f26:	f002 f981 	bl	800622c <hasReceived>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d145      	bne.n	8003fbc <Board1_step+0x514>
 8003f30:	f002 f996 	bl	8006260 <UART_CheckAck>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d140      	bne.n	8003fbc <Board1_step+0x514>
            Board1_DW.is_D_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 8003f3a:	4b51      	ldr	r3, [pc, #324]	@ (8004080 <Board1_step+0x5d8>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            Board1_DW.exit_port_index_D_Transmit = 2U;
 8003f42:	4b4f      	ldr	r3, [pc, #316]	@ (8004080 <Board1_step+0x5d8>)
 8003f44:	2202      	movs	r2, #2
 8003f46:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          break;
 8003f4a:	e037      	b.n	8003fbc <Board1_step+0x514>
          if (checkRTR() != 0) {
 8003f4c:	f002 f914 	bl	8006178 <checkRTR>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d034      	beq.n	8003fc0 <Board1_step+0x518>
            Board1_DW.is_D_Transmit = Board1_IN_Trasmit;
 8003f56:	4b4a      	ldr	r3, [pc, #296]	@ (8004080 <Board1_step+0x5d8>)
 8003f58:	2205      	movs	r2, #5
 8003f5a:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
            UART_ReceiveAck();
 8003f5e:	f002 f971 	bl	8006244 <UART_ReceiveAck>
                            (Board1_DW.txPayload + ((uint8_T)CRC_SIZE)));
 8003f62:	4b47      	ldr	r3, [pc, #284]	@ (8004080 <Board1_step+0x5d8>)
 8003f64:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003f68:	3304      	adds	r3, #4
            UART_TransmitIT(&Board1_Y.tx_buffer[0], (uint64_T)
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	4847      	ldr	r0, [pc, #284]	@ (800408c <Board1_step+0x5e4>)
 8003f6e:	f002 f90f 	bl	8006190 <UART_TransmitIT>
          break;
 8003f72:	e025      	b.n	8003fc0 <Board1_step+0x518>
          Board1_DW.is_D_Transmit = Board1_IN_WaitAck;
 8003f74:	4b42      	ldr	r3, [pc, #264]	@ (8004080 <Board1_step+0x5d8>)
 8003f76:	2206      	movs	r2, #6
 8003f78:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 8003f7c:	e023      	b.n	8003fc6 <Board1_step+0x51e>
          if (hasReceived() == 1) {
 8003f7e:	f002 f955 	bl	800622c <hasReceived>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d11d      	bne.n	8003fc4 <Board1_step+0x51c>
            if (UART_CheckAck() == 1) {
 8003f88:	f002 f96a 	bl	8006260 <UART_CheckAck>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d108      	bne.n	8003fa4 <Board1_step+0x4fc>
              Board1_DW.is_D_Transmit = Board1_IN_NO_ACTIVE_CHILD;
 8003f92:	4b3b      	ldr	r3, [pc, #236]	@ (8004080 <Board1_step+0x5d8>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
              Board1_DW.exit_port_index_D_Transmit = 2U;
 8003f9a:	4b39      	ldr	r3, [pc, #228]	@ (8004080 <Board1_step+0x5d8>)
 8003f9c:	2202      	movs	r2, #2
 8003f9e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          break;
 8003fa2:	e00f      	b.n	8003fc4 <Board1_step+0x51c>
            } else if (UART_CheckAck() == 0) {
 8003fa4:	f002 f95c 	bl	8006260 <UART_CheckAck>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d10a      	bne.n	8003fc4 <Board1_step+0x51c>
              Board1_DW.is_D_Transmit = Board1_IN_R_ReceivingRTR;
 8003fae:	4b34      	ldr	r3, [pc, #208]	@ (8004080 <Board1_step+0x5d8>)
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          break;
 8003fb6:	e005      	b.n	8003fc4 <Board1_step+0x51c>
          break;
 8003fb8:	bf00      	nop
 8003fba:	e004      	b.n	8003fc6 <Board1_step+0x51e>
          break;
 8003fbc:	bf00      	nop
 8003fbe:	e002      	b.n	8003fc6 <Board1_step+0x51e>
          break;
 8003fc0:	bf00      	nop
 8003fc2:	e000      	b.n	8003fc6 <Board1_step+0x51e>
          break;
 8003fc4:	bf00      	nop
        if (Board1_DW.exit_port_index_D_Transmit == 2U) {
 8003fc6:	4b2e      	ldr	r3, [pc, #184]	@ (8004080 <Board1_step+0x5d8>)
 8003fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d12c      	bne.n	800402a <Board1_step+0x582>
          Board1_DW.exit_port_index_D_Transmit = 0U;
 8003fd0:	4b2b      	ldr	r3, [pc, #172]	@ (8004080 <Board1_step+0x5d8>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          Board1_DW.is_ExchangeDecision = Board1_IN_D_Receive;
 8003fd8:	4b29      	ldr	r3, [pc, #164]	@ (8004080 <Board1_step+0x5d8>)
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
          Board1_DW.is_D_Receive = Board1_IN_WaitingData;
 8003fe0:	4b27      	ldr	r3, [pc, #156]	@ (8004080 <Board1_step+0x5d8>)
 8003fe2:	2206      	movs	r2, #6
 8003fe4:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
          UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload
 8003fe8:	4b25      	ldr	r3, [pc, #148]	@ (8004080 <Board1_step+0x5d8>)
 8003fea:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
            + ((uint8_T)CRC_SIZE)));
 8003fee:	3304      	adds	r3, #4
          UART_ReceiveIT(&Board1_U.rx_buffer[0], (uint64_T)(Board1_DW.rxPayload
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	4824      	ldr	r0, [pc, #144]	@ (8004084 <Board1_step+0x5dc>)
 8003ff4:	f002 f8f8 	bl	80061e8 <UART_ReceiveIT>
          setRTR();
 8003ff8:	f002 f8de 	bl	80061b8 <setRTR>
        break;
 8003ffc:	e015      	b.n	800402a <Board1_step+0x582>
        if (continua_prev != Board1_DW.continua_start) {
 8003ffe:	4b20      	ldr	r3, [pc, #128]	@ (8004080 <Board1_step+0x5d8>)
 8004000:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 8004004:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004008:	f7fc f95c 	bl	80002c4 <__aeabi_dcmpeq>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d000      	beq.n	8004014 <Board1_step+0x56c>
        break;
 8004012:	e00b      	b.n	800402c <Board1_step+0x584>
          Board1_DW.is_ExchangeDecision = Board1_IN_NO_ACTIVE_CHILD;
 8004014:	4b1a      	ldr	r3, [pc, #104]	@ (8004080 <Board1_step+0x5d8>)
 8004016:	2200      	movs	r2, #0
 8004018:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
          Board1_DW.exit_port_index_ExchangeDecisio = 2U;
 800401c:	4b18      	ldr	r3, [pc, #96]	@ (8004080 <Board1_step+0x5d8>)
 800401e:	2202      	movs	r2, #2
 8004020:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8004024:	e002      	b.n	800402c <Board1_step+0x584>
        break;
 8004026:	bf00      	nop
 8004028:	e000      	b.n	800402c <Board1_step+0x584>
        break;
 800402a:	bf00      	nop
      if (Board1_DW.exit_port_index_ExchangeDecisio == 2U) {
 800402c:	4b14      	ldr	r3, [pc, #80]	@ (8004080 <Board1_step+0x5d8>)
 800402e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004032:	2b02      	cmp	r3, #2
 8004034:	d114      	bne.n	8004060 <Board1_step+0x5b8>
        Board1_DW.exit_port_index_ExchangeDecisio = 0U;
 8004036:	4b12      	ldr	r3, [pc, #72]	@ (8004080 <Board1_step+0x5d8>)
 8004038:	2200      	movs	r2, #0
 800403a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        Board1_DW.is_CommunicationPhase = Board1_IN_NO_ACTIVE_CHILD;
 800403e:	4b10      	ldr	r3, [pc, #64]	@ (8004080 <Board1_step+0x5d8>)
 8004040:	2200      	movs	r2, #0
 8004042:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
        Board1_DW.exit_port_index_CommunicationPh = 2U;
 8004046:	4b0e      	ldr	r3, [pc, #56]	@ (8004080 <Board1_step+0x5d8>)
 8004048:	2202      	movs	r2, #2
 800404a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      break;
 800404e:	e007      	b.n	8004060 <Board1_step+0x5b8>
      Board1_ExchangeGlobalState();
 8004050:	f7ff fbac 	bl	80037ac <Board1_ExchangeGlobalState>
      break;
 8004054:	e005      	b.n	8004062 <Board1_step+0x5ba>
      Board1_ExchangeLocalState();
 8004056:	f7ff f96d 	bl	8003334 <Board1_ExchangeLocalState>
      break;
 800405a:	e002      	b.n	8004062 <Board1_step+0x5ba>
      break;
 800405c:	bf00      	nop
 800405e:	e000      	b.n	8004062 <Board1_step+0x5ba>
      break;
 8004060:	bf00      	nop
    if (Board1_DW.exit_port_index_CommunicationPh == 2U) {
 8004062:	4b07      	ldr	r3, [pc, #28]	@ (8004080 <Board1_step+0x5d8>)
 8004064:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004068:	2b02      	cmp	r3, #2
 800406a:	d144      	bne.n	80040f6 <Board1_step+0x64e>
      Board1_DW.exit_port_index_CommunicationPh = 0U;
 800406c:	4b04      	ldr	r3, [pc, #16]	@ (8004080 <Board1_step+0x5d8>)
 800406e:	2200      	movs	r2, #0
 8004070:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      Board1_DW.is_RoverState = Board1_IN_NotCommunicating;
 8004074:	4b02      	ldr	r3, [pc, #8]	@ (8004080 <Board1_step+0x5d8>)
 8004076:	2202      	movs	r2, #2
 8004078:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
}
 800407c:	e03b      	b.n	80040f6 <Board1_step+0x64e>
 800407e:	bf00      	nop
 8004080:	200000f8 	.word	0x200000f8
 8004084:	200001e8 	.word	0x200001e8
 8004088:	20000124 	.word	0x20000124
 800408c:	20000228 	.word	0x20000228
    Board1_DW.board1LocalState.speed = Board1_U.speed;
 8004090:	4b1b      	ldr	r3, [pc, #108]	@ (8004100 <Board1_step+0x658>)
 8004092:	4a1c      	ldr	r2, [pc, #112]	@ (8004104 <Board1_step+0x65c>)
 8004094:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 8004098:	4613      	mov	r3, r2
 800409a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800409c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    Board1_DW.board1LocalState.temperature = Board1_U.temperature;
 80040a0:	4b18      	ldr	r3, [pc, #96]	@ (8004104 <Board1_step+0x65c>)
 80040a2:	691b      	ldr	r3, [r3, #16]
 80040a4:	4a16      	ldr	r2, [pc, #88]	@ (8004100 <Board1_step+0x658>)
 80040a6:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Board1_DW.board1LocalState.batteryLevel = Board1_U.batteryLevel;
 80040a8:	4b16      	ldr	r3, [pc, #88]	@ (8004104 <Board1_step+0x65c>)
 80040aa:	695b      	ldr	r3, [r3, #20]
 80040ac:	4a14      	ldr	r2, [pc, #80]	@ (8004100 <Board1_step+0x658>)
 80040ae:	6613      	str	r3, [r2, #96]	@ 0x60
    Board1_DW.is_RoverState = Board1_IN_CommunicationPhase;
 80040b0:	4b13      	ldr	r3, [pc, #76]	@ (8004100 <Board1_step+0x658>)
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
    Board1_DW.is_CommunicationPhase = Board1_IN_ExchangeLocalState;
 80040b8:	4b11      	ldr	r3, [pc, #68]	@ (8004100 <Board1_step+0x658>)
 80040ba:	2204      	movs	r2, #4
 80040bc:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
    Board1_DW.txPayload = ((uint8_T)LOCAL_STATE_B1_FRAME_SIZE);
 80040c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004100 <Board1_step+0x658>)
 80040c2:	2218      	movs	r2, #24
 80040c4:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    Board1_DW.rxPayload = ((uint8_T)LOCAL_STATE_B2_FRAME_SIZE);
 80040c8:	4b0d      	ldr	r3, [pc, #52]	@ (8004100 <Board1_step+0x658>)
 80040ca:	2210      	movs	r2, #16
 80040cc:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
    serializeLocalStateB1(&Board1_Y.tx_buffer[0], &Board1_DW.board1LocalState);
 80040d0:	490d      	ldr	r1, [pc, #52]	@ (8004108 <Board1_step+0x660>)
 80040d2:	480e      	ldr	r0, [pc, #56]	@ (800410c <Board1_step+0x664>)
 80040d4:	f000 f97f 	bl	80043d6 <serializeLocalStateB1>
    computeCRC(&Board1_Y.tx_buffer[0], Board1_DW.txPayload);
 80040d8:	4b09      	ldr	r3, [pc, #36]	@ (8004100 <Board1_step+0x658>)
 80040da:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 80040de:	4619      	mov	r1, r3
 80040e0:	480a      	ldr	r0, [pc, #40]	@ (800410c <Board1_step+0x664>)
 80040e2:	f002 f803 	bl	80060ec <computeCRC>
    Board1_DW.is_ExchangeLocalState = Board1_IN_LS_Transmit;
 80040e6:	4b06      	ldr	r3, [pc, #24]	@ (8004100 <Board1_step+0x658>)
 80040e8:	2202      	movs	r2, #2
 80040ea:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
    Board1_DW.is_LS_Transmit = Board1_IN_ReceivingRTR;
 80040ee:	4b04      	ldr	r3, [pc, #16]	@ (8004100 <Board1_step+0x658>)
 80040f0:	2204      	movs	r2, #4
 80040f2:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
}
 80040f6:	bf00      	nop
 80040f8:	3714      	adds	r7, #20
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd90      	pop	{r4, r7, pc}
 80040fe:	bf00      	nop
 8004100:	200000f8 	.word	0x200000f8
 8004104:	200001c8 	.word	0x200001c8
 8004108:	20000144 	.word	0x20000144
 800410c:	20000228 	.word	0x20000228

08004110 <Board1_initialize>:

/* Model initialize function */
void Board1_initialize(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  /* Model Initialize function for ModelReference Block: '<Root>/ActionsModel' */
  ActionsModel_initialize(rtmGetErrorStatusPointer(Board1_M));
 8004114:	4b05      	ldr	r3, [pc, #20]	@ (800412c <Board1_initialize+0x1c>)
 8004116:	4618      	mov	r0, r3
 8004118:	f7ff f8fa 	bl	8003310 <ActionsModel_initialize>
   *  Outport: '<Root>/roverAction'
   *  Outport: '<Root>/safeAction'
   *  Outport: '<Root>/setPoint'
   *  Outport: '<Root>/statusObstacles'
   */
  ActionsModel_Init(&Board1_Y.setPoint, &Board1_Y.statusObstacles,
 800411c:	4a04      	ldr	r2, [pc, #16]	@ (8004130 <Board1_initialize+0x20>)
 800411e:	4905      	ldr	r1, [pc, #20]	@ (8004134 <Board1_initialize+0x24>)
 8004120:	4805      	ldr	r0, [pc, #20]	@ (8004138 <Board1_initialize+0x28>)
 8004122:	f7fe fdbf 	bl	8002ca4 <ActionsModel_Init>
                    &Board1_B.redLeds);
}
 8004126:	bf00      	nop
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	20000274 	.word	0x20000274
 8004130:	200000f4 	.word	0x200000f4
 8004134:	20000272 	.word	0x20000272
 8004138:	20000268 	.word	0x20000268

0800413c <deserializeLocalStateB1>:

#include <string.h>     /* memcpy */


int deserializeLocalStateB1(const uint8_t *buf, size_t len, BUS_LocalStateB1 *state)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d002      	beq.n	8004154 <deserializeLocalStateB1+0x18>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d102      	bne.n	800415a <deserializeLocalStateB1+0x1e>
 8004154:	f04f 33ff 	mov.w	r3, #4294967295
 8004158:	e027      	b.n	80041aa <deserializeLocalStateB1+0x6e>
    if (len < LOCAL_STATE_B1_FRAME_SIZE) return -1;
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	2b17      	cmp	r3, #23
 800415e:	d802      	bhi.n	8004166 <deserializeLocalStateB1+0x2a>
 8004160:	f04f 33ff 	mov.w	r3, #4294967295
 8004164:	e021      	b.n	80041aa <deserializeLocalStateB1+0x6e>

    size_t i = 0;
 8004166:	2300      	movs	r3, #0
 8004168:	617b      	str	r3, [r7, #20]

    /* speed */
    memcpy(&state->speed, &buf[i], BUS_SPEED_FRAME_SIZE);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	4413      	add	r3, r2
 8004172:	2210      	movs	r2, #16
 8004174:	4619      	mov	r1, r3
 8004176:	f007 fdb5 	bl	800bce4 <memcpy>
    i += BUS_SPEED_FRAME_SIZE;
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	3310      	adds	r3, #16
 800417e:	617b      	str	r3, [r7, #20]

    /* temperature */
    memcpy(&state->temperature, &buf[i], TEMPERATURE_FRAME_SIZE);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	3310      	adds	r3, #16
 8004184:	68f9      	ldr	r1, [r7, #12]
 8004186:	697a      	ldr	r2, [r7, #20]
 8004188:	440a      	add	r2, r1
 800418a:	6812      	ldr	r2, [r2, #0]
 800418c:	601a      	str	r2, [r3, #0]
    i += TEMPERATURE_FRAME_SIZE;
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	3304      	adds	r3, #4
 8004192:	617b      	str	r3, [r7, #20]

    /* batteryLevel */
    memcpy(&state->batteryLevel, &buf[i], BATTERY_LEVEL_FRAME_SIZE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	3314      	adds	r3, #20
 8004198:	68f9      	ldr	r1, [r7, #12]
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	440a      	add	r2, r1
 800419e:	6812      	ldr	r2, [r2, #0]
 80041a0:	601a      	str	r2, [r3, #0]
    i += BATTERY_LEVEL_FRAME_SIZE;
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	3304      	adds	r3, #4
 80041a6:	617b      	str	r3, [r7, #20]

    return 0;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3718      	adds	r7, #24
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <deserializeLocalStateB2>:

int deserializeLocalStateB2(const uint8_t *buf, size_t len, BUS_LocalStateB2 *state)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b086      	sub	sp, #24
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	60f8      	str	r0, [r7, #12]
 80041ba:	60b9      	str	r1, [r7, #8]
 80041bc:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d002      	beq.n	80041ca <deserializeLocalStateB2+0x18>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d102      	bne.n	80041d0 <deserializeLocalStateB2+0x1e>
 80041ca:	f04f 33ff 	mov.w	r3, #4294967295
 80041ce:	e02a      	b.n	8004226 <deserializeLocalStateB2+0x74>
    if (len < LOCAL_STATE_B2_FRAME_SIZE) return -1;
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2b0f      	cmp	r3, #15
 80041d4:	d802      	bhi.n	80041dc <deserializeLocalStateB2+0x2a>
 80041d6:	f04f 33ff 	mov.w	r3, #4294967295
 80041da:	e024      	b.n	8004226 <deserializeLocalStateB2+0x74>

    size_t i = 0;
 80041dc:	2300      	movs	r3, #0
 80041de:	617b      	str	r3, [r7, #20]

    /* sonar */
    memcpy(&state->sonar, &buf[i], BUS_SONAR_FRAME_SIZE);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	4413      	add	r3, r2
 80041e8:	2206      	movs	r2, #6
 80041ea:	4619      	mov	r1, r3
 80041ec:	f007 fd7a 	bl	800bce4 <memcpy>
    i += BUS_SONAR_FRAME_SIZE;
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	3306      	adds	r3, #6
 80041f4:	617b      	str	r3, [r7, #20]

    /* gyroscope */
    memcpy(&state->gyroscope, &buf[i], GYROSCOPE_FRAME_SIZE);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	3308      	adds	r3, #8
 80041fa:	68f9      	ldr	r1, [r7, #12]
 80041fc:	697a      	ldr	r2, [r7, #20]
 80041fe:	440a      	add	r2, r1
 8004200:	6812      	ldr	r2, [r2, #0]
 8004202:	601a      	str	r2, [r3, #0]
    i += GYROSCOPE_FRAME_SIZE;
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	3304      	adds	r3, #4
 8004208:	617b      	str	r3, [r7, #20]

    /* remoteController */
    memcpy(&state->remoteController, &buf[i], REMOTE_CONTROLLER_FRAME_SIZE);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f103 000c 	add.w	r0, r3, #12
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	4413      	add	r3, r2
 8004216:	2206      	movs	r2, #6
 8004218:	4619      	mov	r1, r3
 800421a:	f007 fd63 	bl	800bce4 <memcpy>
    i += REMOTE_CONTROLLER_FRAME_SIZE;
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	3306      	adds	r3, #6
 8004222:	617b      	str	r3, [r7, #20]

    return 0;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3718      	adds	r7, #24
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}

0800422e <deserializeGlobalState>:

int deserializeGlobalState(const uint8_t *buf, size_t len, BUS_GlobalState *state)
{
 800422e:	b580      	push	{r7, lr}
 8004230:	b086      	sub	sp, #24
 8004232:	af00      	add	r7, sp, #0
 8004234:	60f8      	str	r0, [r7, #12]
 8004236:	60b9      	str	r1, [r7, #8]
 8004238:	607a      	str	r2, [r7, #4]
    if (!buf || !state) return -1;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d002      	beq.n	8004246 <deserializeGlobalState+0x18>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d102      	bne.n	800424c <deserializeGlobalState+0x1e>
 8004246:	f04f 33ff 	mov.w	r3, #4294967295
 800424a:	e028      	b.n	800429e <deserializeGlobalState+0x70>
    if (len < GLOBAL_STATE_FRAME_SIZE) return -1;
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b27      	cmp	r3, #39	@ 0x27
 8004250:	d802      	bhi.n	8004258 <deserializeGlobalState+0x2a>
 8004252:	f04f 33ff 	mov.w	r3, #4294967295
 8004256:	e022      	b.n	800429e <deserializeGlobalState+0x70>

    size_t i = 0;
 8004258:	2300      	movs	r3, #0
 800425a:	617b      	str	r3, [r7, #20]

    if (deserializeLocalStateB1(&buf[i], LOCAL_STATE_B1_FRAME_SIZE, &state->localStateB1) != 0)
 800425c:	68fa      	ldr	r2, [r7, #12]
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	4413      	add	r3, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	2118      	movs	r1, #24
 8004266:	4618      	mov	r0, r3
 8004268:	f7ff ff68 	bl	800413c <deserializeLocalStateB1>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d002      	beq.n	8004278 <deserializeGlobalState+0x4a>
        return -1;
 8004272:	f04f 33ff 	mov.w	r3, #4294967295
 8004276:	e012      	b.n	800429e <deserializeGlobalState+0x70>
    i += LOCAL_STATE_B1_FRAME_SIZE;
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	3318      	adds	r3, #24
 800427c:	617b      	str	r3, [r7, #20]

    if (deserializeLocalStateB2(&buf[i], LOCAL_STATE_B2_FRAME_SIZE, &state->localStateB2) != 0)
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	18d0      	adds	r0, r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	3318      	adds	r3, #24
 8004288:	461a      	mov	r2, r3
 800428a:	2110      	movs	r1, #16
 800428c:	f7ff ff91 	bl	80041b2 <deserializeLocalStateB2>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d002      	beq.n	800429c <deserializeGlobalState+0x6e>
        return -1;
 8004296:	f04f 33ff 	mov.w	r3, #4294967295
 800429a:	e000      	b.n	800429e <deserializeGlobalState+0x70>

    return 0;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3718      	adds	r7, #24
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <unpackLedsByte>:

static inline void unpackLedsByte(uint8_t b, BUS_Leds *l)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b083      	sub	sp, #12
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	4603      	mov	r3, r0
 80042ae:	6039      	str	r1, [r7, #0]
 80042b0:	71fb      	strb	r3, [r7, #7]
    l->white.left  = (ENUM_StatusWhiteLed)((b >> 0) & 0x01u);
 80042b2:	79fb      	ldrb	r3, [r7, #7]
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	b2da      	uxtb	r2, r3
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	701a      	strb	r2, [r3, #0]
    l->white.right = (ENUM_StatusWhiteLed)((b >> 1) & 0x01u);
 80042be:	79fb      	ldrb	r3, [r7, #7]
 80042c0:	085b      	lsrs	r3, r3, #1
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	b2da      	uxtb	r2, r3
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	705a      	strb	r2, [r3, #1]

    l->red.left    = (ENUM_StatusRedLed)((b >> 2) & 0x03u);
 80042ce:	79fb      	ldrb	r3, [r7, #7]
 80042d0:	089b      	lsrs	r3, r3, #2
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	f003 0303 	and.w	r3, r3, #3
 80042d8:	b2da      	uxtb	r2, r3
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	709a      	strb	r2, [r3, #2]
    l->red.right   = (ENUM_StatusRedLed)((b >> 4) & 0x03u);
 80042de:	79fb      	ldrb	r3, [r7, #7]
 80042e0:	091b      	lsrs	r3, r3, #4
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	f003 0303 	and.w	r3, r3, #3
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	70da      	strb	r2, [r3, #3]

    /* sanifica se arrivano valori non validi */
    if (l->red.left  > RED_ON) l->red.left  = RED_OFF;
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	789b      	ldrb	r3, [r3, #2]
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d902      	bls.n	80042fc <unpackLedsByte+0x56>
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	2200      	movs	r2, #0
 80042fa:	709a      	strb	r2, [r3, #2]
    if (l->red.right > RED_ON) l->red.right = RED_OFF;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	78db      	ldrb	r3, [r3, #3]
 8004300:	2b02      	cmp	r3, #2
 8004302:	d902      	bls.n	800430a <unpackLedsByte+0x64>
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	2200      	movs	r2, #0
 8004308:	70da      	strb	r2, [r3, #3]
}
 800430a:	bf00      	nop
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr

08004316 <deserializeDecision>:

int deserializeDecision(const uint8_t *buf, size_t len, BUS_Decision *decision)
{
 8004316:	b580      	push	{r7, lr}
 8004318:	b086      	sub	sp, #24
 800431a:	af00      	add	r7, sp, #0
 800431c:	60f8      	str	r0, [r7, #12]
 800431e:	60b9      	str	r1, [r7, #8]
 8004320:	607a      	str	r2, [r7, #4]
    if (!buf || !decision) return -1;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d002      	beq.n	800432e <deserializeDecision+0x18>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d102      	bne.n	8004334 <deserializeDecision+0x1e>
 800432e:	f04f 33ff 	mov.w	r3, #4294967295
 8004332:	e04c      	b.n	80043ce <deserializeDecision+0xb8>
    if (len < DECISION_FRAME_SIZE) return -1;
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	2b0c      	cmp	r3, #12
 8004338:	d802      	bhi.n	8004340 <deserializeDecision+0x2a>
 800433a:	f04f 33ff 	mov.w	r3, #4294967295
 800433e:	e046      	b.n	80043ce <deserializeDecision+0xb8>

    size_t i = 0;
 8004340:	2300      	movs	r3, #0
 8004342:	617b      	str	r3, [r7, #20]

    /* Enum: 1 byte ciascuno (ENUM_FRAME_SIZE) */
    uint8_t tmp;

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	4413      	add	r3, r2
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	74fb      	strb	r3, [r7, #19]
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	3301      	adds	r3, #1
 8004352:	617b      	str	r3, [r7, #20]
    decision->actuator = (ENUM_Actuator)tmp;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	7cfa      	ldrb	r2, [r7, #19]
 8004358:	701a      	strb	r2, [r3, #0]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	4413      	add	r3, r2
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	74fb      	strb	r3, [r7, #19]
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	3301      	adds	r3, #1
 8004368:	617b      	str	r3, [r7, #20]
    decision->userAction = (ENUM_UserAction)tmp;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	7cfa      	ldrb	r2, [r7, #19]
 800436e:	705a      	strb	r2, [r3, #1]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004370:	68fa      	ldr	r2, [r7, #12]
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	4413      	add	r3, r2
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	74fb      	strb	r3, [r7, #19]
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	3301      	adds	r3, #1
 800437e:	617b      	str	r3, [r7, #20]
    decision->roverAction = (ENUM_RoverAction)tmp;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	7cfa      	ldrb	r2, [r7, #19]
 8004384:	709a      	strb	r2, [r3, #2]

    tmp = buf[i]; i += ENUM_FRAME_SIZE;
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	4413      	add	r3, r2
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	74fb      	strb	r3, [r7, #19]
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	3301      	adds	r3, #1
 8004394:	617b      	str	r3, [r7, #20]
    decision->safeAction = (ENUM_SafeAction)tmp;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	7cfa      	ldrb	r2, [r7, #19]
 800439a:	70da      	strb	r2, [r3, #3]

    /* SetPoint: 2 float => BUS_SETPOINT_FRAME_SIZE */
    memcpy(&decision->setPoint, &buf[i], BUS_SET_POINT_FRAME_SIZE);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	1d18      	adds	r0, r3, #4
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	4413      	add	r3, r2
 80043a6:	2208      	movs	r2, #8
 80043a8:	4619      	mov	r1, r3
 80043aa:	f007 fc9b 	bl	800bce4 <memcpy>
    i += BUS_SET_POINT_FRAME_SIZE;
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	3308      	adds	r3, #8
 80043b2:	617b      	str	r3, [r7, #20]

    /* LED: 1 byte compattato */
    unpackLedsByte(buf[i++], &decision->leds);
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	1c5a      	adds	r2, r3, #1
 80043b8:	617a      	str	r2, [r7, #20]
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	4413      	add	r3, r2
 80043be:	781a      	ldrb	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	330c      	adds	r3, #12
 80043c4:	4619      	mov	r1, r3
 80043c6:	4610      	mov	r0, r2
 80043c8:	f7ff ff6d 	bl	80042a6 <unpackLedsByte>

    return 0;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3718      	adds	r7, #24
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <serializeLocalStateB1>:
#include "serialize.h"

#include <string.h>      /* memcpy */

size_t serializeLocalStateB1(uint8_t *buf, const BUS_LocalStateB1 *state)
{
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b084      	sub	sp, #16
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
 80043de:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d002      	beq.n	80043ec <serializeLocalStateB1+0x16>
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d101      	bne.n	80043f0 <serializeLocalStateB1+0x1a>
 80043ec:	2300      	movs	r3, #0
 80043ee:	e021      	b.n	8004434 <serializeLocalStateB1+0x5e>

    size_t i = 0;
 80043f0:	2300      	movs	r3, #0
 80043f2:	60fb      	str	r3, [r7, #12]

    /* speed */
    memcpy(&buf[i], &state->speed, BUS_SPEED_FRAME_SIZE);
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	4413      	add	r3, r2
 80043fa:	6839      	ldr	r1, [r7, #0]
 80043fc:	2210      	movs	r2, #16
 80043fe:	4618      	mov	r0, r3
 8004400:	f007 fc70 	bl	800bce4 <memcpy>
    i += BUS_SPEED_FRAME_SIZE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	3310      	adds	r3, #16
 8004408:	60fb      	str	r3, [r7, #12]

    /* temperature */
    memcpy(&buf[i], &state->temperature, TEMPERATURE_FRAME_SIZE);
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	4413      	add	r3, r2
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	3210      	adds	r2, #16
 8004414:	6812      	ldr	r2, [r2, #0]
 8004416:	601a      	str	r2, [r3, #0]
    i += TEMPERATURE_FRAME_SIZE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	3304      	adds	r3, #4
 800441c:	60fb      	str	r3, [r7, #12]

    /* batteryLevel */
    memcpy(&buf[i], &state->batteryLevel, BATTERY_LEVEL_FRAME_SIZE);
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	4413      	add	r3, r2
 8004424:	683a      	ldr	r2, [r7, #0]
 8004426:	3214      	adds	r2, #20
 8004428:	6812      	ldr	r2, [r2, #0]
 800442a:	601a      	str	r2, [r3, #0]
    i += BATTERY_LEVEL_FRAME_SIZE;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	3304      	adds	r3, #4
 8004430:	60fb      	str	r3, [r7, #12]

    return i; /* = LOCAL_STATE_B1_FRAME_SIZE */
 8004432:	68fb      	ldr	r3, [r7, #12]
}
 8004434:	4618      	mov	r0, r3
 8004436:	3710      	adds	r7, #16
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <serializeLocalStateB2>:

size_t serializeLocalStateB2(uint8_t *buf, const BUS_LocalStateB2 *state)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d002      	beq.n	8004452 <serializeLocalStateB2+0x16>
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d101      	bne.n	8004456 <serializeLocalStateB2+0x1a>
 8004452:	2300      	movs	r3, #0
 8004454:	e023      	b.n	800449e <serializeLocalStateB2+0x62>

    size_t i = 0;
 8004456:	2300      	movs	r3, #0
 8004458:	60fb      	str	r3, [r7, #12]

    /* sonar */
    memcpy(&buf[i], &state->sonar, BUS_SONAR_FRAME_SIZE);
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4413      	add	r3, r2
 8004460:	6839      	ldr	r1, [r7, #0]
 8004462:	2206      	movs	r2, #6
 8004464:	4618      	mov	r0, r3
 8004466:	f007 fc3d 	bl	800bce4 <memcpy>
    i += BUS_SONAR_FRAME_SIZE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	3306      	adds	r3, #6
 800446e:	60fb      	str	r3, [r7, #12]

    /* gyroscope */
    memcpy(&buf[i], &state->gyroscope, GYROSCOPE_FRAME_SIZE);
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	4413      	add	r3, r2
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	3208      	adds	r2, #8
 800447a:	6812      	ldr	r2, [r2, #0]
 800447c:	601a      	str	r2, [r3, #0]
    i += GYROSCOPE_FRAME_SIZE;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	3304      	adds	r3, #4
 8004482:	60fb      	str	r3, [r7, #12]

    /* remoteController */
    memcpy(&buf[i], &state->remoteController, REMOTE_CONTROLLER_FRAME_SIZE);
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	18d0      	adds	r0, r2, r3
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	330c      	adds	r3, #12
 800448e:	2206      	movs	r2, #6
 8004490:	4619      	mov	r1, r3
 8004492:	f007 fc27 	bl	800bce4 <memcpy>
    i += REMOTE_CONTROLLER_FRAME_SIZE;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	3306      	adds	r3, #6
 800449a:	60fb      	str	r3, [r7, #12]

    return i; /* = LOCAL_STATE_B2_FRAME_SIZE */
 800449c:	68fb      	ldr	r3, [r7, #12]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <serializeGlobalState>:

size_t serializeGlobalState(uint8_t *buf, const BUS_GlobalState *state)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b084      	sub	sp, #16
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
 80044ae:	6039      	str	r1, [r7, #0]
    if (!buf || !state) return 0;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d002      	beq.n	80044bc <serializeGlobalState+0x16>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d101      	bne.n	80044c0 <serializeGlobalState+0x1a>
 80044bc:	2300      	movs	r3, #0
 80044be:	e01b      	b.n	80044f8 <serializeGlobalState+0x52>

    size_t i = 0;
 80044c0:	2300      	movs	r3, #0
 80044c2:	60fb      	str	r3, [r7, #12]

    i += serializeLocalStateB1(&buf[i], &state->localStateB1);
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	4413      	add	r3, r2
 80044ca:	683a      	ldr	r2, [r7, #0]
 80044cc:	4611      	mov	r1, r2
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7ff ff81 	bl	80043d6 <serializeLocalStateB1>
 80044d4:	4602      	mov	r2, r0
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	4413      	add	r3, r2
 80044da:	60fb      	str	r3, [r7, #12]
    i += serializeLocalStateB2(&buf[i], &state->localStateB2);
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	441a      	add	r2, r3
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	3318      	adds	r3, #24
 80044e6:	4619      	mov	r1, r3
 80044e8:	4610      	mov	r0, r2
 80044ea:	f7ff ffa7 	bl	800443c <serializeLocalStateB2>
 80044ee:	4602      	mov	r2, r0
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	4413      	add	r3, r2
 80044f4:	60fb      	str	r3, [r7, #12]

    return i; /* = GLOBAL_STATE_FRAME_SIZE */
 80044f6:	68fb      	ldr	r3, [r7, #12]
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3710      	adds	r7, #16
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <packLedsByte>:

static inline uint8_t packLedsByte(const BUS_Leds *l)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
    uint8_t b = 0;
 8004508:	2300      	movs	r3, #0
 800450a:	73fb      	strb	r3, [r7, #15]

    /* white: 1 bit */
    b |= ((uint8_t)(l->white.left  & 0x01u)) << 0;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	b25b      	sxtb	r3, r3
 8004512:	f003 0301 	and.w	r3, r3, #1
 8004516:	b25a      	sxtb	r2, r3
 8004518:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800451c:	4313      	orrs	r3, r2
 800451e:	b25b      	sxtb	r3, r3
 8004520:	73fb      	strb	r3, [r7, #15]
    b |= ((uint8_t)(l->white.right & 0x01u)) << 1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	785b      	ldrb	r3, [r3, #1]
 8004526:	b25b      	sxtb	r3, r3
 8004528:	005b      	lsls	r3, r3, #1
 800452a:	b25b      	sxtb	r3, r3
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	b25a      	sxtb	r2, r3
 8004532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004536:	4313      	orrs	r3, r2
 8004538:	b25b      	sxtb	r3, r3
 800453a:	73fb      	strb	r3, [r7, #15]

    /* red: 2 bit */
    b |= ((uint8_t)(l->red.left  & 0x03u)) << 2;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	789b      	ldrb	r3, [r3, #2]
 8004540:	b25b      	sxtb	r3, r3
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	b25b      	sxtb	r3, r3
 8004546:	f003 030c 	and.w	r3, r3, #12
 800454a:	b25a      	sxtb	r2, r3
 800454c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004550:	4313      	orrs	r3, r2
 8004552:	b25b      	sxtb	r3, r3
 8004554:	73fb      	strb	r3, [r7, #15]
    b |= ((uint8_t)(l->red.right & 0x03u)) << 4;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	78db      	ldrb	r3, [r3, #3]
 800455a:	b25b      	sxtb	r3, r3
 800455c:	011b      	lsls	r3, r3, #4
 800455e:	b25b      	sxtb	r3, r3
 8004560:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004564:	b25a      	sxtb	r2, r3
 8004566:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800456a:	4313      	orrs	r3, r2
 800456c:	b25b      	sxtb	r3, r3
 800456e:	73fb      	strb	r3, [r7, #15]

    return b; /* bit6..7 liberi */
 8004570:	7bfb      	ldrb	r3, [r7, #15]
}
 8004572:	4618      	mov	r0, r3
 8004574:	3714      	adds	r7, #20
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr

0800457e <serializeDecision>:


size_t serializeDecision(uint8_t *buf, const BUS_Decision *decision)
{
 800457e:	b590      	push	{r4, r7, lr}
 8004580:	b085      	sub	sp, #20
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
 8004586:	6039      	str	r1, [r7, #0]
    if (!buf || !decision) return 0;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d002      	beq.n	8004594 <serializeDecision+0x16>
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d101      	bne.n	8004598 <serializeDecision+0x1a>
 8004594:	2300      	movs	r3, #0
 8004596:	e03f      	b.n	8004618 <serializeDecision+0x9a>

    size_t i = 0;
 8004598:	2300      	movs	r3, #0
 800459a:	60fb      	str	r3, [r7, #12]

    /* Enum: 1 byte ciascuno (ENUM_FRAME_SIZE) */
    buf[i] = (uint8_t)decision->actuator;    i += ENUM_FRAME_SIZE;
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	4413      	add	r3, r2
 80045a2:	683a      	ldr	r2, [r7, #0]
 80045a4:	7812      	ldrb	r2, [r2, #0]
 80045a6:	701a      	strb	r2, [r3, #0]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	3301      	adds	r3, #1
 80045ac:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->userAction;  i += ENUM_FRAME_SIZE;
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	4413      	add	r3, r2
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	7852      	ldrb	r2, [r2, #1]
 80045b8:	701a      	strb	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	3301      	adds	r3, #1
 80045be:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->roverAction; i += ENUM_FRAME_SIZE;
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	4413      	add	r3, r2
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	7892      	ldrb	r2, [r2, #2]
 80045ca:	701a      	strb	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	3301      	adds	r3, #1
 80045d0:	60fb      	str	r3, [r7, #12]
    buf[i] = (uint8_t)decision->safeAction;  i += ENUM_FRAME_SIZE;
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4413      	add	r3, r2
 80045d8:	683a      	ldr	r2, [r7, #0]
 80045da:	78d2      	ldrb	r2, [r2, #3]
 80045dc:	701a      	strb	r2, [r3, #0]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	3301      	adds	r3, #1
 80045e2:	60fb      	str	r3, [r7, #12]

    /* SetPoint: 2 float => BUS_SETPOINT_FRAME_SIZE */
    memcpy(&buf[i], &decision->setPoint, BUS_SET_POINT_FRAME_SIZE);
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	18d0      	adds	r0, r2, r3
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	3304      	adds	r3, #4
 80045ee:	2208      	movs	r2, #8
 80045f0:	4619      	mov	r1, r3
 80045f2:	f007 fb77 	bl	800bce4 <memcpy>
    i += BUS_SET_POINT_FRAME_SIZE;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	3308      	adds	r3, #8
 80045fa:	60fb      	str	r3, [r7, #12]

    /* LED: 1 byte compattato */
    buf[i++] = packLedsByte(&decision->leds);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	f103 010c 	add.w	r1, r3, #12
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	1c5a      	adds	r2, r3, #1
 8004606:	60fa      	str	r2, [r7, #12]
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	18d4      	adds	r4, r2, r3
 800460c:	4608      	mov	r0, r1
 800460e:	f7ff ff77 	bl	8004500 <packLedsByte>
 8004612:	4603      	mov	r3, r0
 8004614:	7023      	strb	r3, [r4, #0]

    return i; /* = DECISION_FRAME_SIZE */
 8004616:	68fb      	ldr	r3, [r7, #12]
}
 8004618:	4618      	mov	r0, r3
 800461a:	3714      	adds	r7, #20
 800461c:	46bd      	mov	sp, r7
 800461e:	bd90      	pop	{r4, r7, pc}

08004620 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004624:	4b0d      	ldr	r3, [pc, #52]	@ (800465c <MX_CRC_Init+0x3c>)
 8004626:	4a0e      	ldr	r2, [pc, #56]	@ (8004660 <MX_CRC_Init+0x40>)
 8004628:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800462a:	4b0c      	ldr	r3, [pc, #48]	@ (800465c <MX_CRC_Init+0x3c>)
 800462c:	2200      	movs	r2, #0
 800462e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8004630:	4b0a      	ldr	r3, [pc, #40]	@ (800465c <MX_CRC_Init+0x3c>)
 8004632:	2200      	movs	r2, #0
 8004634:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8004636:	4b09      	ldr	r3, [pc, #36]	@ (800465c <MX_CRC_Init+0x3c>)
 8004638:	2200      	movs	r2, #0
 800463a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800463c:	4b07      	ldr	r3, [pc, #28]	@ (800465c <MX_CRC_Init+0x3c>)
 800463e:	2200      	movs	r2, #0
 8004640:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8004642:	4b06      	ldr	r3, [pc, #24]	@ (800465c <MX_CRC_Init+0x3c>)
 8004644:	2201      	movs	r2, #1
 8004646:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8004648:	4804      	ldr	r0, [pc, #16]	@ (800465c <MX_CRC_Init+0x3c>)
 800464a:	f001 ffd3 	bl	80065f4 <HAL_CRC_Init>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d001      	beq.n	8004658 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8004654:	f000 fa3c 	bl	8004ad0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8004658:	bf00      	nop
 800465a:	bd80      	pop	{r7, pc}
 800465c:	20000278 	.word	0x20000278
 8004660:	40023000 	.word	0x40023000

08004664 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a0a      	ldr	r2, [pc, #40]	@ (800469c <HAL_CRC_MspInit+0x38>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d10b      	bne.n	800468e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004676:	4b0a      	ldr	r3, [pc, #40]	@ (80046a0 <HAL_CRC_MspInit+0x3c>)
 8004678:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800467a:	4a09      	ldr	r2, [pc, #36]	@ (80046a0 <HAL_CRC_MspInit+0x3c>)
 800467c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004680:	6493      	str	r3, [r2, #72]	@ 0x48
 8004682:	4b07      	ldr	r3, [pc, #28]	@ (80046a0 <HAL_CRC_MspInit+0x3c>)
 8004684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004686:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800468a:	60fb      	str	r3, [r7, #12]
 800468c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800468e:	bf00      	nop
 8004690:	3714      	adds	r7, #20
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	40023000 	.word	0x40023000
 80046a0:	40021000 	.word	0x40021000

080046a4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b088      	sub	sp, #32
 80046a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046aa:	f107 030c 	add.w	r3, r7, #12
 80046ae:	2200      	movs	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
 80046b2:	605a      	str	r2, [r3, #4]
 80046b4:	609a      	str	r2, [r3, #8]
 80046b6:	60da      	str	r2, [r3, #12]
 80046b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80046ba:	4b32      	ldr	r3, [pc, #200]	@ (8004784 <MX_GPIO_Init+0xe0>)
 80046bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046be:	4a31      	ldr	r2, [pc, #196]	@ (8004784 <MX_GPIO_Init+0xe0>)
 80046c0:	f043 0304 	orr.w	r3, r3, #4
 80046c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046c6:	4b2f      	ldr	r3, [pc, #188]	@ (8004784 <MX_GPIO_Init+0xe0>)
 80046c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ca:	f003 0304 	and.w	r3, r3, #4
 80046ce:	60bb      	str	r3, [r7, #8]
 80046d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80046d2:	4b2c      	ldr	r3, [pc, #176]	@ (8004784 <MX_GPIO_Init+0xe0>)
 80046d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046d6:	4a2b      	ldr	r2, [pc, #172]	@ (8004784 <MX_GPIO_Init+0xe0>)
 80046d8:	f043 0301 	orr.w	r3, r3, #1
 80046dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046de:	4b29      	ldr	r3, [pc, #164]	@ (8004784 <MX_GPIO_Init+0xe0>)
 80046e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	607b      	str	r3, [r7, #4]
 80046e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046ea:	4b26      	ldr	r3, [pc, #152]	@ (8004784 <MX_GPIO_Init+0xe0>)
 80046ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ee:	4a25      	ldr	r2, [pc, #148]	@ (8004784 <MX_GPIO_Init+0xe0>)
 80046f0:	f043 0302 	orr.w	r3, r3, #2
 80046f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046f6:	4b23      	ldr	r3, [pc, #140]	@ (8004784 <MX_GPIO_Init+0xe0>)
 80046f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046fa:	f003 0302 	and.w	r3, r3, #2
 80046fe:	603b      	str	r3, [r7, #0]
 8004700:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, WhiteLedRight_Pin|RedLedRight_Pin|WhiteLedLeft_Pin|RedLedLeft_Pin
 8004702:	2200      	movs	r2, #0
 8004704:	f24c 0186 	movw	r1, #49286	@ 0xc086
 8004708:	481f      	ldr	r0, [pc, #124]	@ (8004788 <MX_GPIO_Init+0xe4>)
 800470a:	f002 fbd5 	bl	8006eb8 <HAL_GPIO_WritePin>
                          |LedDebug_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_RESET);
 800470e:	2200      	movs	r2, #0
 8004710:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004714:	481d      	ldr	r0, [pc, #116]	@ (800478c <MX_GPIO_Init+0xe8>)
 8004716:	f002 fbcf 	bl	8006eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Actuator_GPIO_Port, Actuator_Pin, GPIO_PIN_SET);
 800471a:	2201      	movs	r2, #1
 800471c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004720:	481a      	ldr	r0, [pc, #104]	@ (800478c <MX_GPIO_Init+0xe8>)
 8004722:	f002 fbc9 	bl	8006eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WhiteLedRight_Pin RedLedRight_Pin WhiteLedLeft_Pin RedLedLeft_Pin
                           LedDebug_Pin */
  GPIO_InitStruct.Pin = WhiteLedRight_Pin|RedLedRight_Pin|WhiteLedLeft_Pin|RedLedLeft_Pin
 8004726:	f24c 0386 	movw	r3, #49286	@ 0xc086
 800472a:	60fb      	str	r3, [r7, #12]
                          |LedDebug_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800472c:	2301      	movs	r3, #1
 800472e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004730:	2300      	movs	r3, #0
 8004732:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004734:	2300      	movs	r3, #0
 8004736:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004738:	f107 030c 	add.w	r3, r7, #12
 800473c:	4619      	mov	r1, r3
 800473e:	4812      	ldr	r0, [pc, #72]	@ (8004788 <MX_GPIO_Init+0xe4>)
 8004740:	f002 fa20 	bl	8006b84 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTR_IN_Pin */
  GPIO_InitStruct.Pin = RTR_IN_Pin;
 8004744:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004748:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800474a:	2300      	movs	r3, #0
 800474c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800474e:	2302      	movs	r3, #2
 8004750:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RTR_IN_GPIO_Port, &GPIO_InitStruct);
 8004752:	f107 030c 	add.w	r3, r7, #12
 8004756:	4619      	mov	r1, r3
 8004758:	480c      	ldr	r0, [pc, #48]	@ (800478c <MX_GPIO_Init+0xe8>)
 800475a:	f002 fa13 	bl	8006b84 <HAL_GPIO_Init>

  /*Configure GPIO pins : RTR_OUT_Pin Actuator_Pin */
  GPIO_InitStruct.Pin = RTR_OUT_Pin|Actuator_Pin;
 800475e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004762:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004764:	2301      	movs	r3, #1
 8004766:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004768:	2300      	movs	r3, #0
 800476a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800476c:	2300      	movs	r3, #0
 800476e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004770:	f107 030c 	add.w	r3, r7, #12
 8004774:	4619      	mov	r1, r3
 8004776:	4805      	ldr	r0, [pc, #20]	@ (800478c <MX_GPIO_Init+0xe8>)
 8004778:	f002 fa04 	bl	8006b84 <HAL_GPIO_Init>

}
 800477c:	bf00      	nop
 800477e:	3720      	adds	r7, #32
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	40021000 	.word	0x40021000
 8004788:	48000400 	.word	0x48000400
 800478c:	48000800 	.word	0x48000800

08004790 <Encoder_GetSpeedRPM>:
 * Ritorna delta (tick nel periodo Ts), utile per debug.
 */
int64_t Encoder_Update(Encoder *e);

/** Utility: ritorna l'ultima velocitÃ  calcolata */
static inline float Encoder_GetSpeedRPM(const Encoder *e) { return e->speed_rpm; }
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	ee07 3a90 	vmov	s15, r3
 80047a0:	eeb0 0a67 	vmov.f32	s0, s15
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
	...

080047b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80047b0:	b590      	push	{r4, r7, lr}
 80047b2:	b091      	sub	sp, #68	@ 0x44
 80047b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80047b6:	f001 fd9c 	bl	80062f2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80047ba:	f000 f949 	bl	8004a50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80047be:	f7ff ff71 	bl	80046a4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80047c2:	f000 fe65 	bl	8005490 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 80047c6:	f000 fead 	bl	8005524 <MX_USART2_UART_Init>
  MX_CRC_Init();
 80047ca:	f7ff ff29 	bl	8004620 <MX_CRC_Init>
  MX_TIM1_Init();
 80047ce:	f000 fa51 	bl	8004c74 <MX_TIM1_Init>
  MX_TIM2_Init();
 80047d2:	f000 fb07 	bl	8004de4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80047d6:	f000 fb59 	bl	8004e8c <MX_TIM3_Init>
  MX_TIM4_Init();
 80047da:	f000 fbad 	bl	8004f38 <MX_TIM4_Init>
  MX_TIM8_Init();
 80047de:	f000 fc6f 	bl	80050c0 <MX_TIM8_Init>
  MX_TIM6_Init();
 80047e2:	f000 fbff 	bl	8004fe4 <MX_TIM6_Init>
  MX_TIM7_Init();
 80047e6:	f000 fc33 	bl	8005050 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

	// --- 1. CONFIGURAZIONE PERIFERICHE ---
	setComunicationHandler(&hlpuart1);
 80047ea:	4889      	ldr	r0, [pc, #548]	@ (8004a10 <main+0x260>)
 80047ec:	f001 fcb4 	bl	8006158 <setComunicationHandler>

#endif
	PRINT_DBG("BEGIN B1 INIT...\r\n");

	// Init Modello Simulink
	Board1_U.continua = 0;
 80047f0:	4988      	ldr	r1, [pc, #544]	@ (8004a14 <main+0x264>)
 80047f2:	f04f 0200 	mov.w	r2, #0
 80047f6:	f04f 0300 	mov.w	r3, #0
 80047fa:	e9c1 2306 	strd	r2, r3, [r1, #24]
	Board1_initialize();
 80047fe:	f7ff fc87 	bl	8004110 <Board1_initialize>

	led_init();
 8004802:	f001 fb0f 	bl	8005e24 <led_init>

	// Init Encoder
	Encoders_InitAll();
 8004806:	f001 fab5 	bl	8005d74 <Encoders_InitAll>
	Encoders_StartAll();
 800480a:	f001 faeb 	bl	8005de4 <Encoders_StartAll>

	// Init Motori
	Motors_InitAll();
 800480e:	f001 fb27 	bl	8005e60 <Motors_InitAll>
	Motors_StartAllPwm();
 8004812:	f001 fbad 	bl	8005f70 <Motors_StartAllPwm>
	Motors_SetDefaultCcr((uint32_t) 727);
 8004816:	f240 20d7 	movw	r0, #727	@ 0x2d7
 800481a:	f001 fbd1 	bl	8005fc0 <Motors_SetDefaultCcr>

	//HAL_TIM_Base_Start_IT(&htim6);  // Per la control law

	// --- 2. VARIABILI DI CONFIGURAZIONE TEST ---
	uint8_t use_real_sensors = 0;
 800481e:	2300      	movs	r3, #0
 8004820:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	// 0 = Continuo (gestito con Interrupt per Stop), 1 = Step-by-Step (Bloccante)
	uint8_t blocking_step_mode = 0;
 8004824:	2300      	movs	r3, #0
 8004826:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

	// Reset Flag interrupt
	flow_control_flag = 0;
 800482a:	4b7b      	ldr	r3, [pc, #492]	@ (8004a18 <main+0x268>)
 800482c:	2200      	movs	r2, #0
 800482e:	701a      	strb	r2, [r3, #0]
		blocking_step_mode = 1;
		PRINT_DBG("MODE: RESTART (SENSORS)\r\n");
		break;

	case TEST_COMMUNICATION_BYTE_STOP_WITH_SENSORS:
		use_real_sensors = 1;
 8004830:	2301      	movs	r3, #1
 8004832:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		blocking_step_mode = 0;
 8004836:	2300      	movs	r3, #0
 8004838:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

		// AVVIA RICEZIONE INTERRUPT per gestire lo Stop asincrono su UART2 (Printer)
		HAL_UART_Receive_IT(getPrinterHandler(), (uint8_t*) &rx_debug_byte, 1);

#endif
		break;
 800483c:	bf00      	nop
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		// 1. INPUT (Sensori o Dummy)
		if (use_real_sensors) {
 800483e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004842:	2b00      	cmp	r3, #0
 8004844:	d038      	beq.n	80048b8 <main+0x108>
			float current_speed[4];
			for (int i = 0; i < 4; i++) {
 8004846:	2300      	movs	r3, #0
 8004848:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800484a:	e01f      	b.n	800488c <main+0xdc>
				Encoder_Update(&encoders[i]);
 800484c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800484e:	4613      	mov	r3, r2
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	4413      	add	r3, r2
 8004854:	00db      	lsls	r3, r3, #3
 8004856:	4a71      	ldr	r2, [pc, #452]	@ (8004a1c <main+0x26c>)
 8004858:	4413      	add	r3, r2
 800485a:	4618      	mov	r0, r3
 800485c:	f000 ffe0 	bl	8005820 <Encoder_Update>
				current_speed[i] = Encoder_GetSpeedRPM(&encoders[i]);
 8004860:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004862:	4613      	mov	r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	4413      	add	r3, r2
 8004868:	00db      	lsls	r3, r3, #3
 800486a:	4a6c      	ldr	r2, [pc, #432]	@ (8004a1c <main+0x26c>)
 800486c:	4413      	add	r3, r2
 800486e:	4618      	mov	r0, r3
 8004870:	f7ff ff8e 	bl	8004790 <Encoder_GetSpeedRPM>
 8004874:	eef0 7a40 	vmov.f32	s15, s0
 8004878:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	3340      	adds	r3, #64	@ 0x40
 800487e:	443b      	add	r3, r7
 8004880:	3b20      	subs	r3, #32
 8004882:	edc3 7a00 	vstr	s15, [r3]
			for (int i = 0; i < 4; i++) {
 8004886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004888:	3301      	adds	r3, #1
 800488a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800488c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800488e:	2b03      	cmp	r3, #3
 8004890:	dddc      	ble.n	800484c <main+0x9c>
			}
			Board1_U.speed = (BUS_Speed ) { current_speed[0], current_speed[1],
 8004892:	6a38      	ldr	r0, [r7, #32]
 8004894:	6a79      	ldr	r1, [r7, #36]	@ 0x24
							current_speed[2], current_speed[3] };
 8004896:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
			Board1_U.speed = (BUS_Speed ) { current_speed[0], current_speed[1],
 800489a:	4c5e      	ldr	r4, [pc, #376]	@ (8004a14 <main+0x264>)
 800489c:	6020      	str	r0, [r4, #0]
 800489e:	485d      	ldr	r0, [pc, #372]	@ (8004a14 <main+0x264>)
 80048a0:	6041      	str	r1, [r0, #4]
 80048a2:	495c      	ldr	r1, [pc, #368]	@ (8004a14 <main+0x264>)
 80048a4:	608a      	str	r2, [r1, #8]
 80048a6:	4a5b      	ldr	r2, [pc, #364]	@ (8004a14 <main+0x264>)
 80048a8:	60d3      	str	r3, [r2, #12]
			Board1_U.temperature = (Temperature) 35.5f;
 80048aa:	4b5a      	ldr	r3, [pc, #360]	@ (8004a14 <main+0x264>)
 80048ac:	4a5c      	ldr	r2, [pc, #368]	@ (8004a20 <main+0x270>)
 80048ae:	611a      	str	r2, [r3, #16]
			Board1_U.batteryLevel = (BatteryLevel) 12.0f;
 80048b0:	4b58      	ldr	r3, [pc, #352]	@ (8004a14 <main+0x264>)
 80048b2:	4a5c      	ldr	r2, [pc, #368]	@ (8004a24 <main+0x274>)
 80048b4:	615a      	str	r2, [r3, #20]
 80048b6:	e00b      	b.n	80048d0 <main+0x120>
		} else {
			Board1_U.speed = (BUS_Speed ) { 32.3f, 32.3, 32.3, 32.3 };
 80048b8:	4a56      	ldr	r2, [pc, #344]	@ (8004a14 <main+0x264>)
 80048ba:	4b5b      	ldr	r3, [pc, #364]	@ (8004a28 <main+0x278>)
 80048bc:	4614      	mov	r4, r2
 80048be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80048c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			Board1_U.temperature = (Temperature) 32.3;
 80048c4:	4b53      	ldr	r3, [pc, #332]	@ (8004a14 <main+0x264>)
 80048c6:	4a59      	ldr	r2, [pc, #356]	@ (8004a2c <main+0x27c>)
 80048c8:	611a      	str	r2, [r3, #16]
			Board1_U.batteryLevel = (BatteryLevel) 32.3;
 80048ca:	4b52      	ldr	r3, [pc, #328]	@ (8004a14 <main+0x264>)
 80048cc:	4a57      	ldr	r2, [pc, #348]	@ (8004a2c <main+0x27c>)
 80048ce:	615a      	str	r2, [r3, #20]
		}

		// 2. LOGICA DI CONTROLLO FLUSSO
		// Per "Byte Stop", controlliamo se dobbiamo FERMARCI
		if (blocking_step_mode == 0) { //se sono nella mod in cui devo premere per bloccarmi
 80048d0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d110      	bne.n	80048fa <main+0x14a>
			//HAL_Delay(TIME_TO_WAIT_BEFORE_RESTART);
			if (flow_control_flag == 1) { // se ho ricevuto un byte mi metto in pausa
 80048d8:	4b4f      	ldr	r3, [pc, #316]	@ (8004a18 <main+0x268>)
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d10b      	bne.n	80048fa <main+0x14a>
				PRINT_DBG("--- PAUSED (Send Byte to Resume) ---\r\n");

				// Ferma Motori per sicurezza visuale. WTF???
				// for(int i=0; i<4; i++) MotorControl_HardStop(&motors[i]);

				flow_control_flag = 0; // Reset flag
 80048e2:	4b4d      	ldr	r3, [pc, #308]	@ (8004a18 <main+0x268>)
 80048e4:	2200      	movs	r2, #0
 80048e6:	701a      	strb	r2, [r3, #0]

				// Aspetta prossimo byte per ripartire (busy wait sul flag aggiornato dalla ISR)
				while (flow_control_flag == 0) {
 80048e8:	bf00      	nop
 80048ea:	4b4b      	ldr	r3, [pc, #300]	@ (8004a18 <main+0x268>)
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d0fa      	beq.n	80048ea <main+0x13a>
					//HAL_Delay(50); // Piccolo delay per non saturare CPU inutilmente
				}

				PRINT_DBG("--- RESUMED ---\r\n");
				flow_control_flag = 0; // Reset flag per tornare a correre finchÃ© non ne arriva un altro
 80048f4:	4b48      	ldr	r3, [pc, #288]	@ (8004a18 <main+0x268>)
 80048f6:	2200      	movs	r2, #0
 80048f8:	701a      	strb	r2, [r3, #0]

		PRINT_DBG("INIZIO COMUNICAZIONE B1 \r\n");

		// 3. MODEL STEP
		do {
			Board1_step();
 80048fa:	f7ff f8d5 	bl	8003aa8 <Board1_step>
		} while (Board1_DW.is_ExchangeDecision != Board1_IN_Execution);
 80048fe:	4b4c      	ldr	r3, [pc, #304]	@ (8004a30 <main+0x280>)
 8004900:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004904:	2b03      	cmp	r3, #3
 8004906:	d1f8      	bne.n	80048fa <main+0x14a>

		// 4. ATTUAZIONE MOTORI
		for (int i = 0; i < 4; i++) {
 8004908:	2300      	movs	r3, #0
 800490a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800490c:	e030      	b.n	8004970 <main+0x1c0>
			float ref =
					(i == 0 || i == 3) ?
							Board1_Y.setPoint.leftAxis :
 800490e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004910:	2b00      	cmp	r3, #0
 8004912:	d002      	beq.n	800491a <main+0x16a>
					(i == 0 || i == 3) ?
 8004914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004916:	2b03      	cmp	r3, #3
 8004918:	d102      	bne.n	8004920 <main+0x170>
							Board1_Y.setPoint.leftAxis :
 800491a:	4b46      	ldr	r3, [pc, #280]	@ (8004a34 <main+0x284>)
 800491c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491e:	e001      	b.n	8004924 <main+0x174>
 8004920:	4b44      	ldr	r3, [pc, #272]	@ (8004a34 <main+0x284>)
 8004922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
			float ref =
 8004924:	633b      	str	r3, [r7, #48]	@ 0x30
							Board1_Y.setPoint.rightAxis;
			// ref = 30;
			if (ref != 0) {
 8004926:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800492a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800492e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004932:	d016      	beq.n	8004962 <main+0x1b2>
				MotorControl_SetReferenceRPM(&motors[i], ref);
 8004934:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004936:	4613      	mov	r3, r2
 8004938:	00db      	lsls	r3, r3, #3
 800493a:	1a9b      	subs	r3, r3, r2
 800493c:	011b      	lsls	r3, r3, #4
 800493e:	4a3e      	ldr	r2, [pc, #248]	@ (8004a38 <main+0x288>)
 8004940:	4413      	add	r3, r2
 8004942:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8004946:	4618      	mov	r0, r3
 8004948:	f001 f934 	bl	8005bb4 <MotorControl_SetReferenceRPM>
				MotorControl_OpenLoopActuate(&motors[i]);
 800494c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800494e:	4613      	mov	r3, r2
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	4a38      	ldr	r2, [pc, #224]	@ (8004a38 <main+0x288>)
 8004958:	4413      	add	r3, r2
 800495a:	4618      	mov	r0, r3
 800495c:	f001 f9de 	bl	8005d1c <MotorControl_OpenLoopActuate>
 8004960:	e003      	b.n	800496a <main+0x1ba>
			} else {
				Motors_SetDefaultCcr((uint32_t) 708);
 8004962:	f44f 7031 	mov.w	r0, #708	@ 0x2c4
 8004966:	f001 fb2b 	bl	8005fc0 <Motors_SetDefaultCcr>
		for (int i = 0; i < 4; i++) {
 800496a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800496c:	3301      	adds	r3, #1
 800496e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004972:	2b03      	cmp	r3, #3
 8004974:	ddcb      	ble.n	800490e <main+0x15e>
			}

		}

		// 5. LED
		A4WD3_White_Set(&led_left, Board1_DW.board1Decision.leds.white.left);
 8004976:	4b2e      	ldr	r3, [pc, #184]	@ (8004a30 <main+0x280>)
 8004978:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800497c:	4619      	mov	r1, r3
 800497e:	482f      	ldr	r0, [pc, #188]	@ (8004a3c <main+0x28c>)
 8004980:	f000 ff04 	bl	800578c <A4WD3_White_Set>
		A4WD3_White_Set(&led_right, Board1_DW.board1Decision.leds.white.right);
 8004984:	4b2a      	ldr	r3, [pc, #168]	@ (8004a30 <main+0x280>)
 8004986:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800498a:	4619      	mov	r1, r3
 800498c:	482c      	ldr	r0, [pc, #176]	@ (8004a40 <main+0x290>)
 800498e:	f000 fefd 	bl	800578c <A4WD3_White_Set>

		// 6. Gestione LED debug per emergenze

		// Se la SA non Ã¨ NONE sta rilevando qualcosa che impedisce di eseguire l'azione
		if (Board1_DW.board1Decision.safeAction != SA_NONE) {
 8004992:	4b27      	ldr	r3, [pc, #156]	@ (8004a30 <main+0x280>)
 8004994:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004998:	2b00      	cmp	r3, #0
 800499a:	d00d      	beq.n	80049b8 <main+0x208>
			// Subito accendo il led
			HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_SET);
 800499c:	2201      	movs	r2, #1
 800499e:	2180      	movs	r1, #128	@ 0x80
 80049a0:	4828      	ldr	r0, [pc, #160]	@ (8004a44 <main+0x294>)
 80049a2:	f002 fa89 	bl	8006eb8 <HAL_GPIO_WritePin>
			// Avvio il timer che fa il toggle con la ISR
			if (htim7.State == HAL_TIM_STATE_READY) {
 80049a6:	4b28      	ldr	r3, [pc, #160]	@ (8004a48 <main+0x298>)
 80049a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d102      	bne.n	80049b8 <main+0x208>
				HAL_TIM_Base_Start_IT(&htim7);
 80049b2:	4825      	ldr	r0, [pc, #148]	@ (8004a48 <main+0x298>)
 80049b4:	f003 fb20 	bl	8007ff8 <HAL_TIM_Base_Start_IT>
			}
		}

		// Se la SA non Ã¨ NONE non sta rilevando qualcosa che impedisce di eseguire l'azione
		// PerÃ² puÃ² comunque star eseguendo un azione di emergenza iniziata
		if (Board1_DW.board1Decision.safeAction == SA_NONE) {
 80049b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004a30 <main+0x280>)
 80049ba:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10e      	bne.n	80049e0 <main+0x230>
			// Subito spengo il led
			HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_RESET);
 80049c2:	2200      	movs	r2, #0
 80049c4:	2180      	movs	r1, #128	@ 0x80
 80049c6:	481f      	ldr	r0, [pc, #124]	@ (8004a44 <main+0x294>)
 80049c8:	f002 fa76 	bl	8006eb8 <HAL_GPIO_WritePin>
			// Fermo il timer che fa il toggle con la ISR
			if (htim7.Instance->CR1 & TIM_CR1_CEN) {
 80049cc:	4b1e      	ldr	r3, [pc, #120]	@ (8004a48 <main+0x298>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d002      	beq.n	80049e0 <main+0x230>
				HAL_TIM_Base_Stop_IT(&htim7);
 80049da:	481b      	ldr	r0, [pc, #108]	@ (8004a48 <main+0x298>)
 80049dc:	f003 fb84 	bl	80080e8 <HAL_TIM_Base_Stop_IT>
			}
		}

		// 7. Per permettere al modello di ripartire
		Board1_U.continua = (Board1_U.continua == 0) ? 1 : 0;
 80049e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004a14 <main+0x264>)
 80049e2:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80049e6:	f04f 0200 	mov.w	r2, #0
 80049ea:	f04f 0300 	mov.w	r3, #0
 80049ee:	f7fb fc69 	bl	80002c4 <__aeabi_dcmpeq>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d003      	beq.n	8004a00 <main+0x250>
 80049f8:	f04f 0200 	mov.w	r2, #0
 80049fc:	4b13      	ldr	r3, [pc, #76]	@ (8004a4c <main+0x29c>)
 80049fe:	e003      	b.n	8004a08 <main+0x258>
 8004a00:	f04f 0200 	mov.w	r2, #0
 8004a04:	f04f 0300 	mov.w	r3, #0
 8004a08:	4902      	ldr	r1, [pc, #8]	@ (8004a14 <main+0x264>)
 8004a0a:	e9c1 2306 	strd	r2, r3, [r1, #24]
		if (use_real_sensors) {
 8004a0e:	e716      	b.n	800483e <main+0x8e>
 8004a10:	200004b4 	.word	0x200004b4
 8004a14:	200001c8 	.word	0x200001c8
 8004a18:	2000029c 	.word	0x2000029c
 8004a1c:	200005e0 	.word	0x200005e0
 8004a20:	420e0000 	.word	0x420e0000
 8004a24:	41400000 	.word	0x41400000
 8004a28:	0800bd60 	.word	0x0800bd60
 8004a2c:	42013333 	.word	0x42013333
 8004a30:	200000f8 	.word	0x200000f8
 8004a34:	20000228 	.word	0x20000228
 8004a38:	200006a0 	.word	0x200006a0
 8004a3c:	20000680 	.word	0x20000680
 8004a40:	20000690 	.word	0x20000690
 8004a44:	48000400 	.word	0x48000400
 8004a48:	2000041c 	.word	0x2000041c
 8004a4c:	3ff00000 	.word	0x3ff00000

08004a50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b094      	sub	sp, #80	@ 0x50
 8004a54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a56:	f107 0318 	add.w	r3, r7, #24
 8004a5a:	2238      	movs	r2, #56	@ 0x38
 8004a5c:	2100      	movs	r1, #0
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f007 f914 	bl	800bc8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a64:	1d3b      	adds	r3, r7, #4
 8004a66:	2200      	movs	r2, #0
 8004a68:	601a      	str	r2, [r3, #0]
 8004a6a:	605a      	str	r2, [r3, #4]
 8004a6c:	609a      	str	r2, [r3, #8]
 8004a6e:	60da      	str	r2, [r3, #12]
 8004a70:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a72:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004a76:	f002 fa37 	bl	8006ee8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004a7a:	2302      	movs	r3, #2
 8004a7c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004a7e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a82:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004a84:	2340      	movs	r3, #64	@ 0x40
 8004a86:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004a8c:	f107 0318 	add.w	r3, r7, #24
 8004a90:	4618      	mov	r0, r3
 8004a92:	f002 fadd 	bl	8007050 <HAL_RCC_OscConfig>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8004a9c:	f000 f818 	bl	8004ad0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004aa0:	230f      	movs	r3, #15
 8004aa2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004aac:	2300      	movs	r3, #0
 8004aae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004ab4:	1d3b      	adds	r3, r7, #4
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f002 fddb 	bl	8007674 <HAL_RCC_ClockConfig>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d001      	beq.n	8004ac8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8004ac4:	f000 f804 	bl	8004ad0 <Error_Handler>
  }
}
 8004ac8:	bf00      	nop
 8004aca:	3750      	adds	r7, #80	@ 0x50
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004ad4:	b672      	cpsid	i
}
 8004ad6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004ad8:	bf00      	nop
 8004ada:	e7fd      	b.n	8004ad8 <Error_Handler+0x8>

08004adc <rtIsInfF>:
  return (boolean_T)((value==rtInf || value==rtMinusInf) ? 1U : 0U);
}

/* Test if single-precision value is infinite */
boolean_T rtIsInfF(real32_T value)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(((value)==rtInfF || (value)==rtMinusInfF) ? 1U : 0U);
 8004ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8004b20 <rtIsInfF+0x44>)
 8004ae8:	edd3 7a00 	vldr	s15, [r3]
 8004aec:	ed97 7a01 	vldr	s14, [r7, #4]
 8004af0:	eeb4 7a67 	vcmp.f32	s14, s15
 8004af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004af8:	d009      	beq.n	8004b0e <rtIsInfF+0x32>
 8004afa:	4b0a      	ldr	r3, [pc, #40]	@ (8004b24 <rtIsInfF+0x48>)
 8004afc:	edd3 7a00 	vldr	s15, [r3]
 8004b00:	ed97 7a01 	vldr	s14, [r7, #4]
 8004b04:	eeb4 7a67 	vcmp.f32	s14, s15
 8004b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b0c:	d101      	bne.n	8004b12 <rtIsInfF+0x36>
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e000      	b.n	8004b14 <rtIsInfF+0x38>
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	20000000 	.word	0x20000000
 8004b24:	20000004 	.word	0x20000004

08004b28 <rtIsNaNF>:
  return (boolean_T)(isnan(value) != 0);
}

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(isnan(value) != 0);
 8004b32:	ed97 7a01 	vldr	s14, [r7, #4]
 8004b36:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b3a:	eeb4 7a67 	vcmp.f32	s14, s15
 8004b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b42:	d701      	bvc.n	8004b48 <rtIsNaNF+0x20>
 8004b44:	2301      	movs	r3, #1
 8004b46:	e000      	b.n	8004b4a <rtIsNaNF+0x22>
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
	...

08004b58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b9c <HAL_MspInit+0x44>)
 8004b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b62:	4a0e      	ldr	r2, [pc, #56]	@ (8004b9c <HAL_MspInit+0x44>)
 8004b64:	f043 0301 	orr.w	r3, r3, #1
 8004b68:	6613      	str	r3, [r2, #96]	@ 0x60
 8004b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8004b9c <HAL_MspInit+0x44>)
 8004b6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	607b      	str	r3, [r7, #4]
 8004b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b76:	4b09      	ldr	r3, [pc, #36]	@ (8004b9c <HAL_MspInit+0x44>)
 8004b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b7a:	4a08      	ldr	r2, [pc, #32]	@ (8004b9c <HAL_MspInit+0x44>)
 8004b7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b80:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b82:	4b06      	ldr	r3, [pc, #24]	@ (8004b9c <HAL_MspInit+0x44>)
 8004b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b8a:	603b      	str	r3, [r7, #0]
 8004b8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004b8e:	f002 fa4f 	bl	8007030 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b92:	bf00      	nop
 8004b94:	3708      	adds	r7, #8
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	40021000 	.word	0x40021000

08004ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004ba4:	bf00      	nop
 8004ba6:	e7fd      	b.n	8004ba4 <NMI_Handler+0x4>

08004ba8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004bac:	bf00      	nop
 8004bae:	e7fd      	b.n	8004bac <HardFault_Handler+0x4>

08004bb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004bb4:	bf00      	nop
 8004bb6:	e7fd      	b.n	8004bb4 <MemManage_Handler+0x4>

08004bb8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bbc:	bf00      	nop
 8004bbe:	e7fd      	b.n	8004bbc <BusFault_Handler+0x4>

08004bc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bc4:	bf00      	nop
 8004bc6:	e7fd      	b.n	8004bc4 <UsageFault_Handler+0x4>

08004bc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004bcc:	bf00      	nop
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr

08004bd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bda:	bf00      	nop
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr

08004be4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004be4:	b480      	push	{r7}
 8004be6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004be8:	bf00      	nop
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004bf6:	f001 fbcf 	bl	8006398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004bfa:	bf00      	nop
 8004bfc:	bd80      	pop	{r7, pc}
	...

08004c00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004c04:	4802      	ldr	r0, [pc, #8]	@ (8004c10 <USART2_IRQHandler+0x10>)
 8004c06:	f004 fe75 	bl	80098f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004c0a:	bf00      	nop
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	20000548 	.word	0x20000548

08004c14 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004c18:	4802      	ldr	r0, [pc, #8]	@ (8004c24 <TIM6_DAC_IRQHandler+0x10>)
 8004c1a:	f003 fd31 	bl	8008680 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004c1e:	bf00      	nop
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	200003d0 	.word	0x200003d0

08004c28 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004c2c:	4802      	ldr	r0, [pc, #8]	@ (8004c38 <TIM7_DAC_IRQHandler+0x10>)
 8004c2e:	f003 fd27 	bl	8008680 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8004c32:	bf00      	nop
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	2000041c 	.word	0x2000041c

08004c3c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8004c40:	4802      	ldr	r0, [pc, #8]	@ (8004c4c <LPUART1_IRQHandler+0x10>)
 8004c42:	f004 fe57 	bl	80098f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8004c46:	bf00      	nop
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	200004b4 	.word	0x200004b4

08004c50 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004c50:	b480      	push	{r7}
 8004c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004c54:	4b06      	ldr	r3, [pc, #24]	@ (8004c70 <SystemInit+0x20>)
 8004c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c5a:	4a05      	ldr	r2, [pc, #20]	@ (8004c70 <SystemInit+0x20>)
 8004c5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004c60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004c64:	bf00      	nop
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	e000ed00 	.word	0xe000ed00

08004c74 <MX_TIM1_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b098      	sub	sp, #96	@ 0x60
 8004c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c7a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004c7e:	2200      	movs	r2, #0
 8004c80:	601a      	str	r2, [r3, #0]
 8004c82:	605a      	str	r2, [r3, #4]
 8004c84:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c86:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	601a      	str	r2, [r3, #0]
 8004c8e:	605a      	str	r2, [r3, #4]
 8004c90:	609a      	str	r2, [r3, #8]
 8004c92:	60da      	str	r2, [r3, #12]
 8004c94:	611a      	str	r2, [r3, #16]
 8004c96:	615a      	str	r2, [r3, #20]
 8004c98:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004c9a:	1d3b      	adds	r3, r7, #4
 8004c9c:	2234      	movs	r2, #52	@ 0x34
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f006 fff3 	bl	800bc8c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004ca6:	4b4d      	ldr	r3, [pc, #308]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004ca8:	4a4d      	ldr	r2, [pc, #308]	@ (8004de0 <MX_TIM1_Init+0x16c>)
 8004caa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004cac:	4b4b      	ldr	r3, [pc, #300]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cb2:	4b4a      	ldr	r3, [pc, #296]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8004cb8:	4b48      	ldr	r3, [pc, #288]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004cba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004cbe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cc0:	4b46      	ldr	r3, [pc, #280]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004cc6:	4b45      	ldr	r3, [pc, #276]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004cc8:	2200      	movs	r2, #0
 8004cca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ccc:	4b43      	ldr	r3, [pc, #268]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004cce:	2200      	movs	r2, #0
 8004cd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004cd2:	4842      	ldr	r0, [pc, #264]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004cd4:	f003 fa37 	bl	8008146 <HAL_TIM_PWM_Init>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8004cde:	f7ff fef7 	bl	8004ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004cea:	2300      	movs	r3, #0
 8004cec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004cee:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	4839      	ldr	r0, [pc, #228]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004cf6:	f004 fb5d 	bl	80093b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d001      	beq.n	8004d04 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8004d00:	f7ff fee6 	bl	8004ad0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d04:	2360      	movs	r3, #96	@ 0x60
 8004d06:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 757;
 8004d08:	f240 23f5 	movw	r3, #757	@ 0x2f5
 8004d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004d12:	2300      	movs	r3, #0
 8004d14:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d16:	2300      	movs	r3, #0
 8004d18:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004d22:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004d26:	2200      	movs	r2, #0
 8004d28:	4619      	mov	r1, r3
 8004d2a:	482c      	ldr	r0, [pc, #176]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004d2c:	f003 fdf8 	bl	8008920 <HAL_TIM_PWM_ConfigChannel>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8004d36:	f7ff fecb 	bl	8004ad0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004d3a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004d3e:	2204      	movs	r2, #4
 8004d40:	4619      	mov	r1, r3
 8004d42:	4826      	ldr	r0, [pc, #152]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004d44:	f003 fdec 	bl	8008920 <HAL_TIM_PWM_ConfigChannel>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8004d4e:	f7ff febf 	bl	8004ad0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004d52:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004d56:	2208      	movs	r2, #8
 8004d58:	4619      	mov	r1, r3
 8004d5a:	4820      	ldr	r0, [pc, #128]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004d5c:	f003 fde0 	bl	8008920 <HAL_TIM_PWM_ConfigChannel>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8004d66:	f7ff feb3 	bl	8004ad0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004d6a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004d6e:	220c      	movs	r2, #12
 8004d70:	4619      	mov	r1, r3
 8004d72:	481a      	ldr	r0, [pc, #104]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004d74:	f003 fdd4 	bl	8008920 <HAL_TIM_PWM_ConfigChannel>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d001      	beq.n	8004d82 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8004d7e:	f7ff fea7 	bl	8004ad0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004d82:	2300      	movs	r3, #0
 8004d84:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004d86:	2300      	movs	r3, #0
 8004d88:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004d92:	2300      	movs	r3, #0
 8004d94:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004d96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004d9a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004da0:	2300      	movs	r3, #0
 8004da2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004da4:	2300      	movs	r3, #0
 8004da6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004da8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004dac:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004dae:	2300      	movs	r3, #0
 8004db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8004db2:	2300      	movs	r3, #0
 8004db4:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004db6:	2300      	movs	r3, #0
 8004db8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004dba:	1d3b      	adds	r3, r7, #4
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	4807      	ldr	r0, [pc, #28]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004dc0:	f004 fb8e 	bl	80094e0 <HAL_TIMEx_ConfigBreakDeadTime>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d001      	beq.n	8004dce <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8004dca:	f7ff fe81 	bl	8004ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004dce:	4803      	ldr	r0, [pc, #12]	@ (8004ddc <MX_TIM1_Init+0x168>)
 8004dd0:	f000 fb08 	bl	80053e4 <HAL_TIM_MspPostInit>

}
 8004dd4:	bf00      	nop
 8004dd6:	3760      	adds	r7, #96	@ 0x60
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	200002a0 	.word	0x200002a0
 8004de0:	40012c00 	.word	0x40012c00

08004de4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b08c      	sub	sp, #48	@ 0x30
 8004de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004dea:	f107 030c 	add.w	r3, r7, #12
 8004dee:	2224      	movs	r2, #36	@ 0x24
 8004df0:	2100      	movs	r1, #0
 8004df2:	4618      	mov	r0, r3
 8004df4:	f006 ff4a 	bl	800bc8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004df8:	463b      	mov	r3, r7
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	601a      	str	r2, [r3, #0]
 8004dfe:	605a      	str	r2, [r3, #4]
 8004e00:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004e02:	4b21      	ldr	r3, [pc, #132]	@ (8004e88 <MX_TIM2_Init+0xa4>)
 8004e04:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004e08:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004e0a:	4b1f      	ldr	r3, [pc, #124]	@ (8004e88 <MX_TIM2_Init+0xa4>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e10:	4b1d      	ldr	r3, [pc, #116]	@ (8004e88 <MX_TIM2_Init+0xa4>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8004e16:	4b1c      	ldr	r3, [pc, #112]	@ (8004e88 <MX_TIM2_Init+0xa4>)
 8004e18:	f04f 32ff 	mov.w	r2, #4294967295
 8004e1c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8004e88 <MX_TIM2_Init+0xa4>)
 8004e20:	2200      	movs	r2, #0
 8004e22:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004e24:	4b18      	ldr	r3, [pc, #96]	@ (8004e88 <MX_TIM2_Init+0xa4>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004e32:	2301      	movs	r3, #1
 8004e34:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004e36:	2300      	movs	r3, #0
 8004e38:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8004e3a:	2305      	movs	r3, #5
 8004e3c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004e42:	2301      	movs	r3, #1
 8004e44:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004e46:	2300      	movs	r3, #0
 8004e48:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8004e4a:	2305      	movs	r3, #5
 8004e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8004e4e:	f107 030c 	add.w	r3, r7, #12
 8004e52:	4619      	mov	r1, r3
 8004e54:	480c      	ldr	r0, [pc, #48]	@ (8004e88 <MX_TIM2_Init+0xa4>)
 8004e56:	f003 fadf 	bl	8008418 <HAL_TIM_Encoder_Init>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d001      	beq.n	8004e64 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8004e60:	f7ff fe36 	bl	8004ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e64:	2300      	movs	r3, #0
 8004e66:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004e6c:	463b      	mov	r3, r7
 8004e6e:	4619      	mov	r1, r3
 8004e70:	4805      	ldr	r0, [pc, #20]	@ (8004e88 <MX_TIM2_Init+0xa4>)
 8004e72:	f004 fa9f 	bl	80093b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8004e7c:	f7ff fe28 	bl	8004ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004e80:	bf00      	nop
 8004e82:	3730      	adds	r7, #48	@ 0x30
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	200002ec 	.word	0x200002ec

08004e8c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b08c      	sub	sp, #48	@ 0x30
 8004e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004e92:	f107 030c 	add.w	r3, r7, #12
 8004e96:	2224      	movs	r2, #36	@ 0x24
 8004e98:	2100      	movs	r1, #0
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f006 fef6 	bl	800bc8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ea0:	463b      	mov	r3, r7
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	601a      	str	r2, [r3, #0]
 8004ea6:	605a      	str	r2, [r3, #4]
 8004ea8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004eaa:	4b21      	ldr	r3, [pc, #132]	@ (8004f30 <MX_TIM3_Init+0xa4>)
 8004eac:	4a21      	ldr	r2, [pc, #132]	@ (8004f34 <MX_TIM3_Init+0xa8>)
 8004eae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8004f30 <MX_TIM3_Init+0xa4>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004eb6:	4b1e      	ldr	r3, [pc, #120]	@ (8004f30 <MX_TIM3_Init+0xa4>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004ebc:	4b1c      	ldr	r3, [pc, #112]	@ (8004f30 <MX_TIM3_Init+0xa4>)
 8004ebe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004ec2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8004f30 <MX_TIM3_Init+0xa4>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004eca:	4b19      	ldr	r3, [pc, #100]	@ (8004f30 <MX_TIM3_Init+0xa4>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004edc:	2300      	movs	r3, #0
 8004ede:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8004ee0:	2305      	movs	r3, #5
 8004ee2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004eec:	2300      	movs	r3, #0
 8004eee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8004ef0:	2305      	movs	r3, #5
 8004ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004ef4:	f107 030c 	add.w	r3, r7, #12
 8004ef8:	4619      	mov	r1, r3
 8004efa:	480d      	ldr	r0, [pc, #52]	@ (8004f30 <MX_TIM3_Init+0xa4>)
 8004efc:	f003 fa8c 	bl	8008418 <HAL_TIM_Encoder_Init>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d001      	beq.n	8004f0a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8004f06:	f7ff fde3 	bl	8004ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004f12:	463b      	mov	r3, r7
 8004f14:	4619      	mov	r1, r3
 8004f16:	4806      	ldr	r0, [pc, #24]	@ (8004f30 <MX_TIM3_Init+0xa4>)
 8004f18:	f004 fa4c 	bl	80093b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8004f22:	f7ff fdd5 	bl	8004ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004f26:	bf00      	nop
 8004f28:	3730      	adds	r7, #48	@ 0x30
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	20000338 	.word	0x20000338
 8004f34:	40000400 	.word	0x40000400

08004f38 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b08c      	sub	sp, #48	@ 0x30
 8004f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004f3e:	f107 030c 	add.w	r3, r7, #12
 8004f42:	2224      	movs	r2, #36	@ 0x24
 8004f44:	2100      	movs	r1, #0
 8004f46:	4618      	mov	r0, r3
 8004f48:	f006 fea0 	bl	800bc8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f4c:	463b      	mov	r3, r7
 8004f4e:	2200      	movs	r2, #0
 8004f50:	601a      	str	r2, [r3, #0]
 8004f52:	605a      	str	r2, [r3, #4]
 8004f54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004f56:	4b21      	ldr	r3, [pc, #132]	@ (8004fdc <MX_TIM4_Init+0xa4>)
 8004f58:	4a21      	ldr	r2, [pc, #132]	@ (8004fe0 <MX_TIM4_Init+0xa8>)
 8004f5a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8004fdc <MX_TIM4_Init+0xa4>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f62:	4b1e      	ldr	r3, [pc, #120]	@ (8004fdc <MX_TIM4_Init+0xa4>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004f68:	4b1c      	ldr	r3, [pc, #112]	@ (8004fdc <MX_TIM4_Init+0xa4>)
 8004f6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004f6e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f70:	4b1a      	ldr	r3, [pc, #104]	@ (8004fdc <MX_TIM4_Init+0xa4>)
 8004f72:	2200      	movs	r2, #0
 8004f74:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f76:	4b19      	ldr	r3, [pc, #100]	@ (8004fdc <MX_TIM4_Init+0xa4>)
 8004f78:	2200      	movs	r2, #0
 8004f7a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004f80:	2300      	movs	r3, #0
 8004f82:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004f84:	2301      	movs	r3, #1
 8004f86:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8004f8c:	2305      	movs	r3, #5
 8004f8e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004f90:	2300      	movs	r3, #0
 8004f92:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004f94:	2301      	movs	r3, #1
 8004f96:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8004f9c:	2305      	movs	r3, #5
 8004f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004fa0:	f107 030c 	add.w	r3, r7, #12
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	480d      	ldr	r0, [pc, #52]	@ (8004fdc <MX_TIM4_Init+0xa4>)
 8004fa8:	f003 fa36 	bl	8008418 <HAL_TIM_Encoder_Init>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8004fb2:	f7ff fd8d 	bl	8004ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004fbe:	463b      	mov	r3, r7
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	4806      	ldr	r0, [pc, #24]	@ (8004fdc <MX_TIM4_Init+0xa4>)
 8004fc4:	f004 f9f6 	bl	80093b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8004fce:	f7ff fd7f 	bl	8004ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004fd2:	bf00      	nop
 8004fd4:	3730      	adds	r7, #48	@ 0x30
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	20000384 	.word	0x20000384
 8004fe0:	40000800 	.word	0x40000800

08004fe4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004fea:	1d3b      	adds	r3, r7, #4
 8004fec:	2200      	movs	r2, #0
 8004fee:	601a      	str	r2, [r3, #0]
 8004ff0:	605a      	str	r2, [r3, #4]
 8004ff2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004ff4:	4b14      	ldr	r3, [pc, #80]	@ (8005048 <MX_TIM6_Init+0x64>)
 8004ff6:	4a15      	ldr	r2, [pc, #84]	@ (800504c <MX_TIM6_Init+0x68>)
 8004ff8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15;
 8004ffa:	4b13      	ldr	r3, [pc, #76]	@ (8005048 <MX_TIM6_Init+0x64>)
 8004ffc:	220f      	movs	r2, #15
 8004ffe:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005000:	4b11      	ldr	r3, [pc, #68]	@ (8005048 <MX_TIM6_Init+0x64>)
 8005002:	2200      	movs	r2, #0
 8005004:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 8005006:	4b10      	ldr	r3, [pc, #64]	@ (8005048 <MX_TIM6_Init+0x64>)
 8005008:	f241 3287 	movw	r2, #4999	@ 0x1387
 800500c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800500e:	4b0e      	ldr	r3, [pc, #56]	@ (8005048 <MX_TIM6_Init+0x64>)
 8005010:	2200      	movs	r2, #0
 8005012:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005014:	480c      	ldr	r0, [pc, #48]	@ (8005048 <MX_TIM6_Init+0x64>)
 8005016:	f002 ff97 	bl	8007f48 <HAL_TIM_Base_Init>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8005020:	f7ff fd56 	bl	8004ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005024:	2300      	movs	r3, #0
 8005026:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005028:	2300      	movs	r3, #0
 800502a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800502c:	1d3b      	adds	r3, r7, #4
 800502e:	4619      	mov	r1, r3
 8005030:	4805      	ldr	r0, [pc, #20]	@ (8005048 <MX_TIM6_Init+0x64>)
 8005032:	f004 f9bf 	bl	80093b4 <HAL_TIMEx_MasterConfigSynchronization>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d001      	beq.n	8005040 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800503c:	f7ff fd48 	bl	8004ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8005040:	bf00      	nop
 8005042:	3710      	adds	r7, #16
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	200003d0 	.word	0x200003d0
 800504c:	40001000 	.word	0x40001000

08005050 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005056:	1d3b      	adds	r3, r7, #4
 8005058:	2200      	movs	r2, #0
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	605a      	str	r2, [r3, #4]
 800505e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005060:	4b15      	ldr	r3, [pc, #84]	@ (80050b8 <MX_TIM7_Init+0x68>)
 8005062:	4a16      	ldr	r2, [pc, #88]	@ (80050bc <MX_TIM7_Init+0x6c>)
 8005064:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 15999;
 8005066:	4b14      	ldr	r3, [pc, #80]	@ (80050b8 <MX_TIM7_Init+0x68>)
 8005068:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 800506c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800506e:	4b12      	ldr	r3, [pc, #72]	@ (80050b8 <MX_TIM7_Init+0x68>)
 8005070:	2200      	movs	r2, #0
 8005072:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8005074:	4b10      	ldr	r3, [pc, #64]	@ (80050b8 <MX_TIM7_Init+0x68>)
 8005076:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800507a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800507c:	4b0e      	ldr	r3, [pc, #56]	@ (80050b8 <MX_TIM7_Init+0x68>)
 800507e:	2200      	movs	r2, #0
 8005080:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005082:	480d      	ldr	r0, [pc, #52]	@ (80050b8 <MX_TIM7_Init+0x68>)
 8005084:	f002 ff60 	bl	8007f48 <HAL_TIM_Base_Init>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800508e:	f7ff fd1f 	bl	8004ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005092:	2300      	movs	r3, #0
 8005094:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005096:	2300      	movs	r3, #0
 8005098:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800509a:	1d3b      	adds	r3, r7, #4
 800509c:	4619      	mov	r1, r3
 800509e:	4806      	ldr	r0, [pc, #24]	@ (80050b8 <MX_TIM7_Init+0x68>)
 80050a0:	f004 f988 	bl	80093b4 <HAL_TIMEx_MasterConfigSynchronization>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d001      	beq.n	80050ae <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80050aa:	f7ff fd11 	bl	8004ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80050ae:	bf00      	nop
 80050b0:	3710      	adds	r7, #16
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	2000041c 	.word	0x2000041c
 80050bc:	40001400 	.word	0x40001400

080050c0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b08c      	sub	sp, #48	@ 0x30
 80050c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80050c6:	f107 030c 	add.w	r3, r7, #12
 80050ca:	2224      	movs	r2, #36	@ 0x24
 80050cc:	2100      	movs	r1, #0
 80050ce:	4618      	mov	r0, r3
 80050d0:	f006 fddc 	bl	800bc8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050d4:	463b      	mov	r3, r7
 80050d6:	2200      	movs	r2, #0
 80050d8:	601a      	str	r2, [r3, #0]
 80050da:	605a      	str	r2, [r3, #4]
 80050dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80050de:	4b23      	ldr	r3, [pc, #140]	@ (800516c <MX_TIM8_Init+0xac>)
 80050e0:	4a23      	ldr	r2, [pc, #140]	@ (8005170 <MX_TIM8_Init+0xb0>)
 80050e2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80050e4:	4b21      	ldr	r3, [pc, #132]	@ (800516c <MX_TIM8_Init+0xac>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050ea:	4b20      	ldr	r3, [pc, #128]	@ (800516c <MX_TIM8_Init+0xac>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80050f0:	4b1e      	ldr	r3, [pc, #120]	@ (800516c <MX_TIM8_Init+0xac>)
 80050f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80050f6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050f8:	4b1c      	ldr	r3, [pc, #112]	@ (800516c <MX_TIM8_Init+0xac>)
 80050fa:	2200      	movs	r2, #0
 80050fc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80050fe:	4b1b      	ldr	r3, [pc, #108]	@ (800516c <MX_TIM8_Init+0xac>)
 8005100:	2200      	movs	r2, #0
 8005102:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005104:	4b19      	ldr	r3, [pc, #100]	@ (800516c <MX_TIM8_Init+0xac>)
 8005106:	2200      	movs	r2, #0
 8005108:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800510a:	2303      	movs	r3, #3
 800510c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800510e:	2300      	movs	r3, #0
 8005110:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005112:	2301      	movs	r3, #1
 8005114:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005116:	2300      	movs	r3, #0
 8005118:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800511a:	2305      	movs	r3, #5
 800511c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800511e:	2300      	movs	r3, #0
 8005120:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005122:	2301      	movs	r3, #1
 8005124:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005126:	2300      	movs	r3, #0
 8005128:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 800512a:	2305      	movs	r3, #5
 800512c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800512e:	f107 030c 	add.w	r3, r7, #12
 8005132:	4619      	mov	r1, r3
 8005134:	480d      	ldr	r0, [pc, #52]	@ (800516c <MX_TIM8_Init+0xac>)
 8005136:	f003 f96f 	bl	8008418 <HAL_TIM_Encoder_Init>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d001      	beq.n	8005144 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8005140:	f7ff fcc6 	bl	8004ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005144:	2300      	movs	r3, #0
 8005146:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005148:	2300      	movs	r3, #0
 800514a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800514c:	2300      	movs	r3, #0
 800514e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005150:	463b      	mov	r3, r7
 8005152:	4619      	mov	r1, r3
 8005154:	4805      	ldr	r0, [pc, #20]	@ (800516c <MX_TIM8_Init+0xac>)
 8005156:	f004 f92d 	bl	80093b4 <HAL_TIMEx_MasterConfigSynchronization>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d001      	beq.n	8005164 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8005160:	f7ff fcb6 	bl	8004ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8005164:	bf00      	nop
 8005166:	3730      	adds	r7, #48	@ 0x30
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	20000468 	.word	0x20000468
 8005170:	40013400 	.word	0x40013400

08005174 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a0a      	ldr	r2, [pc, #40]	@ (80051ac <HAL_TIM_PWM_MspInit+0x38>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d10b      	bne.n	800519e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005186:	4b0a      	ldr	r3, [pc, #40]	@ (80051b0 <HAL_TIM_PWM_MspInit+0x3c>)
 8005188:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800518a:	4a09      	ldr	r2, [pc, #36]	@ (80051b0 <HAL_TIM_PWM_MspInit+0x3c>)
 800518c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005190:	6613      	str	r3, [r2, #96]	@ 0x60
 8005192:	4b07      	ldr	r3, [pc, #28]	@ (80051b0 <HAL_TIM_PWM_MspInit+0x3c>)
 8005194:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005196:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800519a:	60fb      	str	r3, [r7, #12]
 800519c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800519e:	bf00      	nop
 80051a0:	3714      	adds	r7, #20
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	40012c00 	.word	0x40012c00
 80051b0:	40021000 	.word	0x40021000

080051b4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b090      	sub	sp, #64	@ 0x40
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80051c0:	2200      	movs	r2, #0
 80051c2:	601a      	str	r2, [r3, #0]
 80051c4:	605a      	str	r2, [r3, #4]
 80051c6:	609a      	str	r2, [r3, #8]
 80051c8:	60da      	str	r2, [r3, #12]
 80051ca:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051d4:	d129      	bne.n	800522a <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80051d6:	4b5d      	ldr	r3, [pc, #372]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80051d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051da:	4a5c      	ldr	r2, [pc, #368]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80051dc:	f043 0301 	orr.w	r3, r3, #1
 80051e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80051e2:	4b5a      	ldr	r3, [pc, #360]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80051e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e6:	f003 0301 	and.w	r3, r3, #1
 80051ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051ee:	4b57      	ldr	r3, [pc, #348]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80051f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051f2:	4a56      	ldr	r2, [pc, #344]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80051f4:	f043 0301 	orr.w	r3, r3, #1
 80051f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051fa:	4b54      	ldr	r3, [pc, #336]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80051fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	627b      	str	r3, [r7, #36]	@ 0x24
 8005204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Encoder1A_Pin|Encoder1B_Pin;
 8005206:	2303      	movs	r3, #3
 8005208:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800520a:	2302      	movs	r3, #2
 800520c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800520e:	2300      	movs	r3, #0
 8005210:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005212:	2300      	movs	r3, #0
 8005214:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005216:	2301      	movs	r3, #1
 8005218:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800521a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800521e:	4619      	mov	r1, r3
 8005220:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005224:	f001 fcae 	bl	8006b84 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8005228:	e08b      	b.n	8005342 <HAL_TIM_Encoder_MspInit+0x18e>
  else if(tim_encoderHandle->Instance==TIM3)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a48      	ldr	r2, [pc, #288]	@ (8005350 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d129      	bne.n	8005288 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005234:	4b45      	ldr	r3, [pc, #276]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 8005236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005238:	4a44      	ldr	r2, [pc, #272]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 800523a:	f043 0302 	orr.w	r3, r3, #2
 800523e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005240:	4b42      	ldr	r3, [pc, #264]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 8005242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	623b      	str	r3, [r7, #32]
 800524a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800524c:	4b3f      	ldr	r3, [pc, #252]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 800524e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005250:	4a3e      	ldr	r2, [pc, #248]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 8005252:	f043 0301 	orr.w	r3, r3, #1
 8005256:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005258:	4b3c      	ldr	r3, [pc, #240]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 800525a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	61fb      	str	r3, [r7, #28]
 8005262:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = Encoder2A_Pin|Encoder2B_Pin;
 8005264:	23c0      	movs	r3, #192	@ 0xc0
 8005266:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005268:	2302      	movs	r3, #2
 800526a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800526c:	2300      	movs	r3, #0
 800526e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005270:	2300      	movs	r3, #0
 8005272:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005274:	2302      	movs	r3, #2
 8005276:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005278:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800527c:	4619      	mov	r1, r3
 800527e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005282:	f001 fc7f 	bl	8006b84 <HAL_GPIO_Init>
}
 8005286:	e05c      	b.n	8005342 <HAL_TIM_Encoder_MspInit+0x18e>
  else if(tim_encoderHandle->Instance==TIM4)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a31      	ldr	r2, [pc, #196]	@ (8005354 <HAL_TIM_Encoder_MspInit+0x1a0>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d12a      	bne.n	80052e8 <HAL_TIM_Encoder_MspInit+0x134>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005292:	4b2e      	ldr	r3, [pc, #184]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 8005294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005296:	4a2d      	ldr	r2, [pc, #180]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 8005298:	f043 0304 	orr.w	r3, r3, #4
 800529c:	6593      	str	r3, [r2, #88]	@ 0x58
 800529e:	4b2b      	ldr	r3, [pc, #172]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80052a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a2:	f003 0304 	and.w	r3, r3, #4
 80052a6:	61bb      	str	r3, [r7, #24]
 80052a8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052aa:	4b28      	ldr	r3, [pc, #160]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80052ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ae:	4a27      	ldr	r2, [pc, #156]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80052b0:	f043 0301 	orr.w	r3, r3, #1
 80052b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80052b6:	4b25      	ldr	r3, [pc, #148]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80052b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	617b      	str	r3, [r7, #20]
 80052c0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Encoder3A_Pin|Encoder3B_Pin;
 80052c2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80052c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052c8:	2302      	movs	r3, #2
 80052ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052cc:	2300      	movs	r3, #0
 80052ce:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052d0:	2300      	movs	r3, #0
 80052d2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80052d4:	230a      	movs	r3, #10
 80052d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80052dc:	4619      	mov	r1, r3
 80052de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80052e2:	f001 fc4f 	bl	8006b84 <HAL_GPIO_Init>
}
 80052e6:	e02c      	b.n	8005342 <HAL_TIM_Encoder_MspInit+0x18e>
  else if(tim_encoderHandle->Instance==TIM8)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a1a      	ldr	r2, [pc, #104]	@ (8005358 <HAL_TIM_Encoder_MspInit+0x1a4>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d127      	bne.n	8005342 <HAL_TIM_Encoder_MspInit+0x18e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80052f2:	4b16      	ldr	r3, [pc, #88]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80052f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052f6:	4a15      	ldr	r2, [pc, #84]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 80052f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80052fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80052fe:	4b13      	ldr	r3, [pc, #76]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 8005300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005302:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005306:	613b      	str	r3, [r7, #16]
 8005308:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800530a:	4b10      	ldr	r3, [pc, #64]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 800530c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800530e:	4a0f      	ldr	r2, [pc, #60]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 8005310:	f043 0304 	orr.w	r3, r3, #4
 8005314:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005316:	4b0d      	ldr	r3, [pc, #52]	@ (800534c <HAL_TIM_Encoder_MspInit+0x198>)
 8005318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800531a:	f003 0304 	and.w	r3, r3, #4
 800531e:	60fb      	str	r3, [r7, #12]
 8005320:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder4A_Pin|Encoder4B_Pin;
 8005322:	23c0      	movs	r3, #192	@ 0xc0
 8005324:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005326:	2302      	movs	r3, #2
 8005328:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800532a:	2300      	movs	r3, #0
 800532c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800532e:	2300      	movs	r3, #0
 8005330:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8005332:	2304      	movs	r3, #4
 8005334:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005336:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800533a:	4619      	mov	r1, r3
 800533c:	4807      	ldr	r0, [pc, #28]	@ (800535c <HAL_TIM_Encoder_MspInit+0x1a8>)
 800533e:	f001 fc21 	bl	8006b84 <HAL_GPIO_Init>
}
 8005342:	bf00      	nop
 8005344:	3740      	adds	r7, #64	@ 0x40
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	40021000 	.word	0x40021000
 8005350:	40000400 	.word	0x40000400
 8005354:	40000800 	.word	0x40000800
 8005358:	40013400 	.word	0x40013400
 800535c:	48000800 	.word	0x48000800

08005360 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a1a      	ldr	r2, [pc, #104]	@ (80053d8 <HAL_TIM_Base_MspInit+0x78>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d114      	bne.n	800539c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005372:	4b1a      	ldr	r3, [pc, #104]	@ (80053dc <HAL_TIM_Base_MspInit+0x7c>)
 8005374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005376:	4a19      	ldr	r2, [pc, #100]	@ (80053dc <HAL_TIM_Base_MspInit+0x7c>)
 8005378:	f043 0310 	orr.w	r3, r3, #16
 800537c:	6593      	str	r3, [r2, #88]	@ 0x58
 800537e:	4b17      	ldr	r3, [pc, #92]	@ (80053dc <HAL_TIM_Base_MspInit+0x7c>)
 8005380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005382:	f003 0310 	and.w	r3, r3, #16
 8005386:	60fb      	str	r3, [r7, #12]
 8005388:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800538a:	2200      	movs	r2, #0
 800538c:	2101      	movs	r1, #1
 800538e:	2036      	movs	r0, #54	@ 0x36
 8005390:	f001 f8fb 	bl	800658a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005394:	2036      	movs	r0, #54	@ 0x36
 8005396:	f001 f912 	bl	80065be <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800539a:	e018      	b.n	80053ce <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a0f      	ldr	r2, [pc, #60]	@ (80053e0 <HAL_TIM_Base_MspInit+0x80>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d113      	bne.n	80053ce <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80053a6:	4b0d      	ldr	r3, [pc, #52]	@ (80053dc <HAL_TIM_Base_MspInit+0x7c>)
 80053a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053aa:	4a0c      	ldr	r2, [pc, #48]	@ (80053dc <HAL_TIM_Base_MspInit+0x7c>)
 80053ac:	f043 0320 	orr.w	r3, r3, #32
 80053b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80053b2:	4b0a      	ldr	r3, [pc, #40]	@ (80053dc <HAL_TIM_Base_MspInit+0x7c>)
 80053b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053b6:	f003 0320 	and.w	r3, r3, #32
 80053ba:	60bb      	str	r3, [r7, #8]
 80053bc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 80053be:	2200      	movs	r2, #0
 80053c0:	2100      	movs	r1, #0
 80053c2:	2037      	movs	r0, #55	@ 0x37
 80053c4:	f001 f8e1 	bl	800658a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 80053c8:	2037      	movs	r0, #55	@ 0x37
 80053ca:	f001 f8f8 	bl	80065be <HAL_NVIC_EnableIRQ>
}
 80053ce:	bf00      	nop
 80053d0:	3710      	adds	r7, #16
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	40001000 	.word	0x40001000
 80053dc:	40021000 	.word	0x40021000
 80053e0:	40001400 	.word	0x40001400

080053e4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b08a      	sub	sp, #40	@ 0x28
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053ec:	f107 0314 	add.w	r3, r7, #20
 80053f0:	2200      	movs	r2, #0
 80053f2:	601a      	str	r2, [r3, #0]
 80053f4:	605a      	str	r2, [r3, #4]
 80053f6:	609a      	str	r2, [r3, #8]
 80053f8:	60da      	str	r2, [r3, #12]
 80053fa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a20      	ldr	r2, [pc, #128]	@ (8005484 <HAL_TIM_MspPostInit+0xa0>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d139      	bne.n	800547a <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005406:	4b20      	ldr	r3, [pc, #128]	@ (8005488 <HAL_TIM_MspPostInit+0xa4>)
 8005408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800540a:	4a1f      	ldr	r2, [pc, #124]	@ (8005488 <HAL_TIM_MspPostInit+0xa4>)
 800540c:	f043 0304 	orr.w	r3, r3, #4
 8005410:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005412:	4b1d      	ldr	r3, [pc, #116]	@ (8005488 <HAL_TIM_MspPostInit+0xa4>)
 8005414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005416:	f003 0304 	and.w	r3, r3, #4
 800541a:	613b      	str	r3, [r7, #16]
 800541c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800541e:	4b1a      	ldr	r3, [pc, #104]	@ (8005488 <HAL_TIM_MspPostInit+0xa4>)
 8005420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005422:	4a19      	ldr	r2, [pc, #100]	@ (8005488 <HAL_TIM_MspPostInit+0xa4>)
 8005424:	f043 0301 	orr.w	r3, r3, #1
 8005428:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800542a:	4b17      	ldr	r3, [pc, #92]	@ (8005488 <HAL_TIM_MspPostInit+0xa4>)
 800542c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	60fb      	str	r3, [r7, #12]
 8005434:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Motor3_Pin|Motor4_Pin;
 8005436:	230c      	movs	r3, #12
 8005438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800543a:	2302      	movs	r3, #2
 800543c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800543e:	2300      	movs	r3, #0
 8005440:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005442:	2300      	movs	r3, #0
 8005444:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005446:	2302      	movs	r3, #2
 8005448:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800544a:	f107 0314 	add.w	r3, r7, #20
 800544e:	4619      	mov	r1, r3
 8005450:	480e      	ldr	r0, [pc, #56]	@ (800548c <HAL_TIM_MspPostInit+0xa8>)
 8005452:	f001 fb97 	bl	8006b84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Motor1_Pin|Motor2_Pin;
 8005456:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800545a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800545c:	2302      	movs	r3, #2
 800545e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005460:	2300      	movs	r3, #0
 8005462:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005464:	2300      	movs	r3, #0
 8005466:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005468:	2306      	movs	r3, #6
 800546a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800546c:	f107 0314 	add.w	r3, r7, #20
 8005470:	4619      	mov	r1, r3
 8005472:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005476:	f001 fb85 	bl	8006b84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800547a:	bf00      	nop
 800547c:	3728      	adds	r7, #40	@ 0x28
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	40012c00 	.word	0x40012c00
 8005488:	40021000 	.word	0x40021000
 800548c:	48000800 	.word	0x48000800

08005490 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8005494:	4b21      	ldr	r3, [pc, #132]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 8005496:	4a22      	ldr	r2, [pc, #136]	@ (8005520 <MX_LPUART1_UART_Init+0x90>)
 8005498:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800549a:	4b20      	ldr	r3, [pc, #128]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 800549c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80054a0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80054a2:	4b1e      	ldr	r3, [pc, #120]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80054a8:	4b1c      	ldr	r3, [pc, #112]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 80054aa:	2200      	movs	r2, #0
 80054ac:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80054ae:	4b1b      	ldr	r3, [pc, #108]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 80054b0:	2200      	movs	r2, #0
 80054b2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80054b4:	4b19      	ldr	r3, [pc, #100]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 80054b6:	220c      	movs	r2, #12
 80054b8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054ba:	4b18      	ldr	r3, [pc, #96]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 80054bc:	2200      	movs	r2, #0
 80054be:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80054c0:	4b16      	ldr	r3, [pc, #88]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 80054c2:	2200      	movs	r2, #0
 80054c4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80054c6:	4b15      	ldr	r3, [pc, #84]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80054cc:	4b13      	ldr	r3, [pc, #76]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 80054ce:	2200      	movs	r2, #0
 80054d0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80054d2:	4812      	ldr	r0, [pc, #72]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 80054d4:	f004 f8de 	bl	8009694 <HAL_UART_Init>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d001      	beq.n	80054e2 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80054de:	f7ff faf7 	bl	8004ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80054e2:	2100      	movs	r1, #0
 80054e4:	480d      	ldr	r0, [pc, #52]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 80054e6:	f006 fb06 	bl	800baf6 <HAL_UARTEx_SetTxFifoThreshold>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80054f0:	f7ff faee 	bl	8004ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80054f4:	2100      	movs	r1, #0
 80054f6:	4809      	ldr	r0, [pc, #36]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 80054f8:	f006 fb3b 	bl	800bb72 <HAL_UARTEx_SetRxFifoThreshold>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8005502:	f7ff fae5 	bl	8004ad0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005506:	4805      	ldr	r0, [pc, #20]	@ (800551c <MX_LPUART1_UART_Init+0x8c>)
 8005508:	f006 fabc 	bl	800ba84 <HAL_UARTEx_DisableFifoMode>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d001      	beq.n	8005516 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8005512:	f7ff fadd 	bl	8004ad0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8005516:	bf00      	nop
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	200004b4 	.word	0x200004b4
 8005520:	40008000 	.word	0x40008000

08005524 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005528:	4b22      	ldr	r3, [pc, #136]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 800552a:	4a23      	ldr	r2, [pc, #140]	@ (80055b8 <MX_USART2_UART_Init+0x94>)
 800552c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800552e:	4b21      	ldr	r3, [pc, #132]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 8005530:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005534:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005536:	4b1f      	ldr	r3, [pc, #124]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 8005538:	2200      	movs	r2, #0
 800553a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800553c:	4b1d      	ldr	r3, [pc, #116]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 800553e:	2200      	movs	r2, #0
 8005540:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005542:	4b1c      	ldr	r3, [pc, #112]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 8005544:	2200      	movs	r2, #0
 8005546:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005548:	4b1a      	ldr	r3, [pc, #104]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 800554a:	220c      	movs	r2, #12
 800554c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800554e:	4b19      	ldr	r3, [pc, #100]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 8005550:	2200      	movs	r2, #0
 8005552:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005554:	4b17      	ldr	r3, [pc, #92]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 8005556:	2200      	movs	r2, #0
 8005558:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800555a:	4b16      	ldr	r3, [pc, #88]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 800555c:	2200      	movs	r2, #0
 800555e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005560:	4b14      	ldr	r3, [pc, #80]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 8005562:	2200      	movs	r2, #0
 8005564:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005566:	4b13      	ldr	r3, [pc, #76]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 8005568:	2200      	movs	r2, #0
 800556a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800556c:	4811      	ldr	r0, [pc, #68]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 800556e:	f004 f891 	bl	8009694 <HAL_UART_Init>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005578:	f7ff faaa 	bl	8004ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800557c:	2100      	movs	r1, #0
 800557e:	480d      	ldr	r0, [pc, #52]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 8005580:	f006 fab9 	bl	800baf6 <HAL_UARTEx_SetTxFifoThreshold>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d001      	beq.n	800558e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800558a:	f7ff faa1 	bl	8004ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800558e:	2100      	movs	r1, #0
 8005590:	4808      	ldr	r0, [pc, #32]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 8005592:	f006 faee 	bl	800bb72 <HAL_UARTEx_SetRxFifoThreshold>
 8005596:	4603      	mov	r3, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d001      	beq.n	80055a0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800559c:	f7ff fa98 	bl	8004ad0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80055a0:	4804      	ldr	r0, [pc, #16]	@ (80055b4 <MX_USART2_UART_Init+0x90>)
 80055a2:	f006 fa6f 	bl	800ba84 <HAL_UARTEx_DisableFifoMode>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d001      	beq.n	80055b0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80055ac:	f7ff fa90 	bl	8004ad0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80055b0:	bf00      	nop
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	20000548 	.word	0x20000548
 80055b8:	40004400 	.word	0x40004400

080055bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b0a0      	sub	sp, #128	@ 0x80
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055c4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80055c8:	2200      	movs	r2, #0
 80055ca:	601a      	str	r2, [r3, #0]
 80055cc:	605a      	str	r2, [r3, #4]
 80055ce:	609a      	str	r2, [r3, #8]
 80055d0:	60da      	str	r2, [r3, #12]
 80055d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80055d4:	f107 0318 	add.w	r3, r7, #24
 80055d8:	2254      	movs	r2, #84	@ 0x54
 80055da:	2100      	movs	r1, #0
 80055dc:	4618      	mov	r0, r3
 80055de:	f006 fb55 	bl	800bc8c <memset>
  if(uartHandle->Instance==LPUART1)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a4d      	ldr	r2, [pc, #308]	@ (800571c <HAL_UART_MspInit+0x160>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d14e      	bne.n	800568a <HAL_UART_MspInit+0xce>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80055ec:	2320      	movs	r3, #32
 80055ee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80055f0:	2300      	movs	r3, #0
 80055f2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80055f4:	f107 0318 	add.w	r3, r7, #24
 80055f8:	4618      	mov	r0, r3
 80055fa:	f002 fa57 	bl	8007aac <HAL_RCCEx_PeriphCLKConfig>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d001      	beq.n	8005608 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005604:	f7ff fa64 	bl	8004ad0 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005608:	4b45      	ldr	r3, [pc, #276]	@ (8005720 <HAL_UART_MspInit+0x164>)
 800560a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800560c:	4a44      	ldr	r2, [pc, #272]	@ (8005720 <HAL_UART_MspInit+0x164>)
 800560e:	f043 0301 	orr.w	r3, r3, #1
 8005612:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8005614:	4b42      	ldr	r3, [pc, #264]	@ (8005720 <HAL_UART_MspInit+0x164>)
 8005616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005618:	f003 0301 	and.w	r3, r3, #1
 800561c:	617b      	str	r3, [r7, #20]
 800561e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005620:	4b3f      	ldr	r3, [pc, #252]	@ (8005720 <HAL_UART_MspInit+0x164>)
 8005622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005624:	4a3e      	ldr	r2, [pc, #248]	@ (8005720 <HAL_UART_MspInit+0x164>)
 8005626:	f043 0304 	orr.w	r3, r3, #4
 800562a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800562c:	4b3c      	ldr	r3, [pc, #240]	@ (8005720 <HAL_UART_MspInit+0x164>)
 800562e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005630:	f003 0304 	and.w	r3, r3, #4
 8005634:	613b      	str	r3, [r7, #16]
 8005636:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005638:	2301      	movs	r3, #1
 800563a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800563c:	2302      	movs	r3, #2
 800563e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005640:	2301      	movs	r3, #1
 8005642:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005644:	2300      	movs	r3, #0
 8005646:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8005648:	2308      	movs	r3, #8
 800564a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800564c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005650:	4619      	mov	r1, r3
 8005652:	4834      	ldr	r0, [pc, #208]	@ (8005724 <HAL_UART_MspInit+0x168>)
 8005654:	f001 fa96 	bl	8006b84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005658:	2302      	movs	r3, #2
 800565a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800565c:	2302      	movs	r3, #2
 800565e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005660:	2300      	movs	r3, #0
 8005662:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005664:	2300      	movs	r3, #0
 8005666:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8005668:	2308      	movs	r3, #8
 800566a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800566c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005670:	4619      	mov	r1, r3
 8005672:	482c      	ldr	r0, [pc, #176]	@ (8005724 <HAL_UART_MspInit+0x168>)
 8005674:	f001 fa86 	bl	8006b84 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8005678:	2200      	movs	r2, #0
 800567a:	2100      	movs	r1, #0
 800567c:	205b      	movs	r0, #91	@ 0x5b
 800567e:	f000 ff84 	bl	800658a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8005682:	205b      	movs	r0, #91	@ 0x5b
 8005684:	f000 ff9b 	bl	80065be <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005688:	e043      	b.n	8005712 <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART2)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a26      	ldr	r2, [pc, #152]	@ (8005728 <HAL_UART_MspInit+0x16c>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d13e      	bne.n	8005712 <HAL_UART_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005694:	2302      	movs	r3, #2
 8005696:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005698:	2300      	movs	r3, #0
 800569a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800569c:	f107 0318 	add.w	r3, r7, #24
 80056a0:	4618      	mov	r0, r3
 80056a2:	f002 fa03 	bl	8007aac <HAL_RCCEx_PeriphCLKConfig>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d001      	beq.n	80056b0 <HAL_UART_MspInit+0xf4>
      Error_Handler();
 80056ac:	f7ff fa10 	bl	8004ad0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80056b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005720 <HAL_UART_MspInit+0x164>)
 80056b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056b4:	4a1a      	ldr	r2, [pc, #104]	@ (8005720 <HAL_UART_MspInit+0x164>)
 80056b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80056bc:	4b18      	ldr	r3, [pc, #96]	@ (8005720 <HAL_UART_MspInit+0x164>)
 80056be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056c4:	60fb      	str	r3, [r7, #12]
 80056c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056c8:	4b15      	ldr	r3, [pc, #84]	@ (8005720 <HAL_UART_MspInit+0x164>)
 80056ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056cc:	4a14      	ldr	r2, [pc, #80]	@ (8005720 <HAL_UART_MspInit+0x164>)
 80056ce:	f043 0301 	orr.w	r3, r3, #1
 80056d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80056d4:	4b12      	ldr	r3, [pc, #72]	@ (8005720 <HAL_UART_MspInit+0x164>)
 80056d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056d8:	f003 0301 	and.w	r3, r3, #1
 80056dc:	60bb      	str	r3, [r7, #8]
 80056de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80056e0:	230c      	movs	r3, #12
 80056e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056e4:	2302      	movs	r3, #2
 80056e6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056e8:	2300      	movs	r3, #0
 80056ea:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056ec:	2300      	movs	r3, #0
 80056ee:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80056f0:	2307      	movs	r3, #7
 80056f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056f4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80056f8:	4619      	mov	r1, r3
 80056fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80056fe:	f001 fa41 	bl	8006b84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005702:	2200      	movs	r2, #0
 8005704:	2100      	movs	r1, #0
 8005706:	2026      	movs	r0, #38	@ 0x26
 8005708:	f000 ff3f 	bl	800658a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800570c:	2026      	movs	r0, #38	@ 0x26
 800570e:	f000 ff56 	bl	80065be <HAL_NVIC_EnableIRQ>
}
 8005712:	bf00      	nop
 8005714:	3780      	adds	r7, #128	@ 0x80
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	40008000 	.word	0x40008000
 8005720:	40021000 	.word	0x40021000
 8005724:	48000800 	.word	0x48000800
 8005728:	40004400 	.word	0x40004400

0800572c <A4WD3_Init>:
 * @param white_pin GPIO pin for the White LED.
 */
void A4WD3_Init(A4WD3_Led_t* dev,
                GPIO_TypeDef* red_port, uint16_t red_pin,
                GPIO_TypeDef* white_port, uint16_t white_pin)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	603b      	str	r3, [r7, #0]
 8005738:	4613      	mov	r3, r2
 800573a:	80fb      	strh	r3, [r7, #6]
    dev->red_GPIO_Port   = red_port;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	601a      	str	r2, [r3, #0]
    dev->red_Pin         = red_pin;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	88fa      	ldrh	r2, [r7, #6]
 8005746:	809a      	strh	r2, [r3, #4]
    dev->white_GPIO_Port = white_port;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	683a      	ldr	r2, [r7, #0]
 800574c:	609a      	str	r2, [r3, #8]
    dev->white_Pin       = white_pin;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	8b3a      	ldrh	r2, [r7, #24]
 8005752:	819a      	strh	r2, [r3, #12]

    dev->red_state   = GPIO_PIN_RESET;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	719a      	strb	r2, [r3, #6]
    dev->white_state = GPIO_PIN_RESET;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	739a      	strb	r2, [r3, #14]

    // Forzatura del reset
    // L'alternativa Ã¨ leggere il valore del PIN e inserirlo nelle variabili
    // red_state e white_state
    HAL_GPIO_WritePin(dev->red_GPIO_Port, dev->red_Pin, dev->red_state);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6818      	ldr	r0, [r3, #0]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	8899      	ldrh	r1, [r3, #4]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	799b      	ldrb	r3, [r3, #6]
 800576c:	461a      	mov	r2, r3
 800576e:	f001 fba3 	bl	8006eb8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(dev->white_GPIO_Port, dev->white_Pin, dev->white_state);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6898      	ldr	r0, [r3, #8]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	8999      	ldrh	r1, [r3, #12]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	7b9b      	ldrb	r3, [r3, #14]
 800577e:	461a      	mov	r2, r3
 8005780:	f001 fb9a 	bl	8006eb8 <HAL_GPIO_WritePin>
}
 8005784:	bf00      	nop
 8005786:	3710      	adds	r7, #16
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <A4WD3_White_Set>:
/**
 * @brief Sets the state of the White LED.
 * @param dev Pointer to the LED configuration structure.
 * @param state The desired state of the LED (GPIO_PIN_SET or GPIO_PIN_RESET).
 */
void A4WD3_White_Set(A4WD3_Led_t* dev, A4WD3_LedState_t state) {
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	460b      	mov	r3, r1
 8005796:	70fb      	strb	r3, [r7, #3]
    if (dev->white_state == state) {
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	7b9b      	ldrb	r3, [r3, #14]
 800579c:	78fa      	ldrb	r2, [r7, #3]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d00b      	beq.n	80057ba <A4WD3_White_Set+0x2e>
        return;
    }

    // dopo aver aggiornato il valore del pin si aggiorna lo stato
    HAL_GPIO_WritePin(dev->white_GPIO_Port, dev->white_Pin, state);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6898      	ldr	r0, [r3, #8]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	899b      	ldrh	r3, [r3, #12]
 80057aa:	78fa      	ldrb	r2, [r7, #3]
 80057ac:	4619      	mov	r1, r3
 80057ae:	f001 fb83 	bl	8006eb8 <HAL_GPIO_WritePin>
    dev->white_state = state;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	78fa      	ldrb	r2, [r7, #3]
 80057b6:	739a      	strb	r2, [r3, #14]
 80057b8:	e000      	b.n	80057bc <A4WD3_White_Set+0x30>
        return;
 80057ba:	bf00      	nop
}
 80057bc:	3708      	adds	r7, #8
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <Encoder_Init>:
#include "encoder.h"
#include <stdlib.h>  // llabs

void Encoder_Init(Encoder *e, TIM_HandleTypeDef *htim_enc, float Ts, uint32_t counts)
{
 80057c2:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	ed87 0a01 	vstr	s0, [r7, #4]
 80057d2:	603a      	str	r2, [r7, #0]
  e->htim_enc = htim_enc;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	601a      	str	r2, [r3, #0]
  e->counts = counts;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	683a      	ldr	r2, [r7, #0]
 80057de:	615a      	str	r2, [r3, #20]

  e->past_cnt = (uint32_t)__HAL_TIM_GET_COUNTER(htim_enc);
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	619a      	str	r2, [r3, #24]
  e->last_tick = HAL_GetTick(); // Inizializza il timer
 80057ea:	f000 fde7 	bl	80063bc <HAL_GetTick>
 80057ee:	4602      	mov	r2, r0
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	61da      	str	r2, [r3, #28]
  e->arr_enc_plus_one = (uint64_t)__HAL_TIM_GET_AUTORELOAD(htim_enc) + 1ULL;
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fa:	2200      	movs	r2, #0
 80057fc:	461c      	mov	r4, r3
 80057fe:	4615      	mov	r5, r2
 8005800:	f114 0801 	adds.w	r8, r4, #1
 8005804:	f145 0900 	adc.w	r9, r5, #0
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	e9c3 8902 	strd	r8, r9, [r3, #8]

  e->speed_rpm = 0.0f;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f04f 0200 	mov.w	r2, #0
 8005814:	621a      	str	r2, [r3, #32]
}
 8005816:	bf00      	nop
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08005820 <Encoder_Update>:

int64_t Encoder_Update(Encoder *e)
{
 8005820:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005824:	b092      	sub	sp, #72	@ 0x48
 8005826:	af00      	add	r7, sp, #0
 8005828:	61f8      	str	r0, [r7, #28]
  uint32_t current_cnt = (uint32_t)__HAL_TIM_GET_COUNTER(e->htim_enc);
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005832:	63bb      	str	r3, [r7, #56]	@ 0x38
  int64_t delta = (int64_t)current_cnt - (int64_t)e->past_cnt;
 8005834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005836:	2000      	movs	r0, #0
 8005838:	469a      	mov	sl, r3
 800583a:	4683      	mov	fp, r0
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	699b      	ldr	r3, [r3, #24]
 8005840:	2000      	movs	r0, #0
 8005842:	4698      	mov	r8, r3
 8005844:	4681      	mov	r9, r0
 8005846:	ebba 0108 	subs.w	r1, sl, r8
 800584a:	eb6b 0209 	sbc.w	r2, fp, r9
 800584e:	e9c7 1210 	strd	r1, r2, [r7, #64]	@ 0x40

  // range = ARR+1 (cache)
  int64_t range = (int64_t)e->arr_enc_plus_one;
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005858:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
  int64_t half  = range / 2;
 800585c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005860:	f04f 0000 	mov.w	r0, #0
 8005864:	f04f 0100 	mov.w	r1, #0
 8005868:	0fd8      	lsrs	r0, r3, #31
 800586a:	2100      	movs	r1, #0
 800586c:	1884      	adds	r4, r0, r2
 800586e:	eb41 0503 	adc.w	r5, r1, r3
 8005872:	f04f 0200 	mov.w	r2, #0
 8005876:	f04f 0300 	mov.w	r3, #0
 800587a:	0862      	lsrs	r2, r4, #1
 800587c:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 8005880:	106b      	asrs	r3, r5, #1
 8005882:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

  // correzione overflow/underflow
  if (llabs(delta) > half) {
 8005886:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800588a:	2b00      	cmp	r3, #0
 800588c:	da07      	bge.n	800589e <Encoder_Update+0x7e>
 800588e:	2100      	movs	r1, #0
 8005890:	4250      	negs	r0, r2
 8005892:	6138      	str	r0, [r7, #16]
 8005894:	eb61 0303 	sbc.w	r3, r1, r3
 8005898:	617b      	str	r3, [r7, #20]
 800589a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800589e:	4610      	mov	r0, r2
 80058a0:	4619      	mov	r1, r3
 80058a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80058a6:	4282      	cmp	r2, r0
 80058a8:	418b      	sbcs	r3, r1
 80058aa:	da1e      	bge.n	80058ea <Encoder_Update+0xca>
    if (delta < 0) delta += range;
 80058ac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	da0d      	bge.n	80058d0 <Encoder_Update+0xb0>
 80058b4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80058b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80058bc:	1884      	adds	r4, r0, r2
 80058be:	60bc      	str	r4, [r7, #8]
 80058c0:	eb41 0303 	adc.w	r3, r1, r3
 80058c4:	60fb      	str	r3, [r7, #12]
 80058c6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80058ca:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
 80058ce:	e00c      	b.n	80058ea <Encoder_Update+0xca>
    else           delta -= range;
 80058d0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80058d4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80058d8:	1a84      	subs	r4, r0, r2
 80058da:	603c      	str	r4, [r7, #0]
 80058dc:	eb61 0303 	sbc.w	r3, r1, r3
 80058e0:	607b      	str	r3, [r7, #4]
 80058e2:	e9d7 3400 	ldrd	r3, r4, [r7]
 80058e6:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
  }

  // --- Calcolo DT basato su HAL_GetTick
  uint32_t current_tick = HAL_GetTick();
 80058ea:	f000 fd67 	bl	80063bc <HAL_GetTick>
 80058ee:	6278      	str	r0, [r7, #36]	@ 0x24
  float dt_seconds = (float)(current_tick - e->last_tick) / 1000.0f;
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	69db      	ldr	r3, [r3, #28]
 80058f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	ee07 3a90 	vmov	s15, r3
 80058fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005900:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8005974 <Encoder_Update+0x154>
 8005904:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005908:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

  if (dt_seconds < 0.0001f) {
 800590c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8005910:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8005978 <Encoder_Update+0x158>
 8005914:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800591c:	d502      	bpl.n	8005924 <Encoder_Update+0x104>
      dt_seconds = e->Ts; // Fallback se chiamato troppo velocemente
 800591e:	69fb      	ldr	r3, [r7, #28]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  e->last_tick = current_tick;
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005928:	61da      	str	r2, [r3, #28]

  // Average speed
  e->speed_rpm = ((float)delta * 60.0f) / ((float)e->counts * dt_seconds);
 800592a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800592e:	f7fa fdcb 	bl	80004c8 <__aeabi_l2f>
 8005932:	ee07 0a10 	vmov	s14, r0
 8005936:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800597c <Encoder_Update+0x15c>
 800593a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	695b      	ldr	r3, [r3, #20]
 8005942:	ee07 3a90 	vmov	s15, r3
 8005946:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800594a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800594e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005952:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	edc3 7a08 	vstr	s15, [r3, #32]

  e->past_cnt = current_cnt;
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005960:	619a      	str	r2, [r3, #24]
  return delta;
 8005962:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
}
 8005966:	4610      	mov	r0, r2
 8005968:	4619      	mov	r1, r3
 800596a:	3748      	adds	r7, #72	@ 0x48
 800596c:	46bd      	mov	sp, r7
 800596e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005972:	bf00      	nop
 8005974:	447a0000 	.word	0x447a0000
 8005978:	38d1b717 	.word	0x38d1b717
 800597c:	42700000 	.word	0x42700000

08005980 <map_linear>:
 * Funzione generica di mappatura lineare (Arduino style 'map').
 * Mappa il valore x dal range [in_min, in_max] al range [out_min, out_max].
 * Formula: out = out_min + (x - in_min) * (out_max - out_min) / (in_max - in_min)
 */
static inline float map_linear(float x, float in_min, float in_max, float out_min, float out_max)
{
 8005980:	b480      	push	{r7}
 8005982:	b087      	sub	sp, #28
 8005984:	af00      	add	r7, sp, #0
 8005986:	ed87 0a05 	vstr	s0, [r7, #20]
 800598a:	edc7 0a04 	vstr	s1, [r7, #16]
 800598e:	ed87 1a03 	vstr	s2, [r7, #12]
 8005992:	edc7 1a02 	vstr	s3, [r7, #8]
 8005996:	ed87 2a01 	vstr	s4, [r7, #4]
  return out_min + (x - in_min) * (out_max - out_min) / (in_max - in_min);
 800599a:	ed97 7a05 	vldr	s14, [r7, #20]
 800599e:	edd7 7a04 	vldr	s15, [r7, #16]
 80059a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80059a6:	edd7 6a01 	vldr	s13, [r7, #4]
 80059aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80059ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80059b2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80059b6:	ed97 7a03 	vldr	s14, [r7, #12]
 80059ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80059be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80059ca:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80059ce:	eeb0 0a67 	vmov.f32	s0, s15
 80059d2:	371c      	adds	r7, #28
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <volt_to_duty_percent>:
  if (u < m->min_volt) return m->min_volt;
  return u;
}

static inline float volt_to_duty_percent(const MotorControl *m, float volt)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	ed87 0a00 	vstr	s0, [r7]
  // 1. Normalizza volt in un valore "grezzo" percentuale (0-100 basato su 12V)
  // Nota: Questo passaggio dipende dalla tua logica specifica dove 12V = 100%
  float duty_raw = (volt * 100.0f) / 12.0f;
 80059e8:	edd7 7a00 	vldr	s15, [r7]
 80059ec:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8005a40 <volt_to_duty_percent+0x64>
 80059f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80059f4:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80059f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80059fc:	edc7 7a03 	vstr	s15, [r7, #12]

  // 2. Mappa il range di input (es. -100 a +100) al range di output configurato (es. 56.8 a 94.6)
  return map_linear(duty_raw, m->in_min, m->in_max, m->out_min, m->out_max);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	edd3 7a08 	vldr	s15, [r3, #32]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	ed93 6a0b 	vldr	s12, [r3, #44]	@ 0x2c
 8005a18:	eeb0 2a46 	vmov.f32	s4, s12
 8005a1c:	eef0 1a66 	vmov.f32	s3, s13
 8005a20:	eeb0 1a47 	vmov.f32	s2, s14
 8005a24:	eef0 0a67 	vmov.f32	s1, s15
 8005a28:	ed97 0a03 	vldr	s0, [r7, #12]
 8005a2c:	f7ff ffa8 	bl	8005980 <map_linear>
 8005a30:	eef0 7a40 	vmov.f32	s15, s0
}
 8005a34:	eeb0 0a67 	vmov.f32	s0, s15
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	42c80000 	.word	0x42c80000

08005a44 <duty_percent_to_pulse>:

static inline int duty_percent_to_pulse(const MotorControl *m, float duty_percent)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	ed2d 8b02 	vpush	{d8}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	ed87 0a00 	vstr	s0, [r7]
  float pulse_f = (duty_percent / 100.0f) * (float)m->arr_pwm_plus_one;
 8005a54:	edd7 7a00 	vldr	s15, [r7]
 8005a58:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8005a9c <duty_percent_to_pulse+0x58>
 8005a5c:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005a66:	4610      	mov	r0, r2
 8005a68:	4619      	mov	r1, r3
 8005a6a:	f7fa fd25 	bl	80004b8 <__aeabi_ul2f>
 8005a6e:	ee07 0a90 	vmov	s15, r0
 8005a72:	ee68 7a27 	vmul.f32	s15, s16, s15
 8005a76:	edc7 7a03 	vstr	s15, [r7, #12]
  return (int)roundf(pulse_f);
 8005a7a:	ed97 0a03 	vldr	s0, [r7, #12]
 8005a7e:	f006 f93f 	bl	800bd00 <roundf>
 8005a82:	eef0 7a40 	vmov.f32	s15, s0
 8005a86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a8a:	ee17 3a90 	vmov	r3, s15
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3710      	adds	r7, #16
 8005a92:	46bd      	mov	sp, r7
 8005a94:	ecbd 8b02 	vpop	{d8}
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	bf00      	nop
 8005a9c:	42c80000 	.word	0x42c80000

08005aa0 <MotorControl_Init>:
  float dc_gain, 
  float pulse_theo_min, float pulse_theo_max, 
  float pulse_real_min, float pulse_real_max,
  Coefficients pi_fast, Coefficients pi_slow
)
{
 8005aa0:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8005aa4:	b095      	sub	sp, #84	@ 0x54
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8005aaa:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005aac:	647a      	str	r2, [r7, #68]	@ 0x44
 8005aae:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
 8005ab2:	edc7 0a0f 	vstr	s1, [r7, #60]	@ 0x3c
 8005ab6:	ed87 1a0e 	vstr	s2, [r7, #56]	@ 0x38
 8005aba:	edc7 1a0d 	vstr	s3, [r7, #52]	@ 0x34
 8005abe:	ed87 2a0c 	vstr	s4, [r7, #48]	@ 0x30
 8005ac2:	edc7 2a0b 	vstr	s5, [r7, #44]	@ 0x2c
 8005ac6:	ed87 3a0a 	vstr	s6, [r7, #40]	@ 0x28
 8005aca:	edc7 3a09 	vstr	s7, [r7, #36]	@ 0x24
 8005ace:	ed87 4a08 	vstr	s8, [r7, #32]
 8005ad2:	edc7 4a07 	vstr	s9, [r7, #28]
 8005ad6:	ed87 5a06 	vstr	s10, [r7, #24]
 8005ada:	edc7 5a05 	vstr	s11, [r7, #20]
 8005ade:	ed87 6a03 	vstr	s12, [r7, #12]
 8005ae2:	edc7 6a04 	vstr	s13, [r7, #16]
 8005ae6:	ed87 7a01 	vstr	s14, [r7, #4]
 8005aea:	edc7 7a02 	vstr	s15, [r7, #8]
  mc->htim_pwm = htim_pwm;
 8005aee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005af0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005af2:	601a      	str	r2, [r3, #0]
  mc->pwm_channel = pwm_channel;
 8005af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005af6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005af8:	611a      	str	r2, [r3, #16]
  mc->Ts = Ts;
 8005afa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005afc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005afe:	615a      	str	r2, [r3, #20]

  mc->min_volt = min_volt;
 8005b00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b02:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b04:	619a      	str	r2, [r3, #24]
  mc->max_volt = max_volt;
 8005b06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005b0a:	61da      	str	r2, [r3, #28]
  mc->in_min = in_min;
 8005b0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b10:	621a      	str	r2, [r3, #32]
  mc->in_max = in_max;
 8005b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b16:	625a      	str	r2, [r3, #36]	@ 0x24
  mc->out_min = out_min;
 8005b18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b1c:	629a      	str	r2, [r3, #40]	@ 0x28
  mc->out_max = out_max;
 8005b1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b22:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  mc->dc_gain = dc_gain; 
 8005b24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b28:	631a      	str	r2, [r3, #48]	@ 0x30
  
  mc->pulse_theo_min = pulse_theo_min;
 8005b2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b2c:	6a3a      	ldr	r2, [r7, #32]
 8005b2e:	635a      	str	r2, [r3, #52]	@ 0x34
  mc->pulse_theo_max = pulse_theo_max;
 8005b30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b32:	69fa      	ldr	r2, [r7, #28]
 8005b34:	639a      	str	r2, [r3, #56]	@ 0x38
  mc->pulse_real_min = pulse_real_min;
 8005b36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b38:	69ba      	ldr	r2, [r7, #24]
 8005b3a:	63da      	str	r2, [r3, #60]	@ 0x3c
  mc->pulse_real_max = pulse_real_max;
 8005b3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	641a      	str	r2, [r3, #64]	@ 0x40

  mc->pi_fast = pi_fast;
 8005b42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b44:	3344      	adds	r3, #68	@ 0x44
 8005b46:	f107 020c 	add.w	r2, r7, #12
 8005b4a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005b4e:	e883 0003 	stmia.w	r3, {r0, r1}
  mc->pi_slow = pi_slow;
 8005b52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b54:	334c      	adds	r3, #76	@ 0x4c
 8005b56:	1d3a      	adds	r2, r7, #4
 8005b58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005b5c:	e883 0003 	stmia.w	r3, {r0, r1}
  mc->use_slow = 0;
 8005b60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  mc->reference_rpm = 0.0f;
 8005b68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b6a:	f04f 0200 	mov.w	r2, #0
 8005b6e:	659a      	str	r2, [r3, #88]	@ 0x58
  mc->last_error = 0.0f;
 8005b70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b72:	f04f 0200 	mov.w	r2, #0
 8005b76:	65da      	str	r2, [r3, #92]	@ 0x5c
  mc->z = 0.0f;
 8005b78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b7a:	f04f 0200 	mov.w	r2, #0
 8005b7e:	661a      	str	r2, [r3, #96]	@ 0x60

  mc->arr_pwm_plus_one = (uint64_t)__HAL_TIM_GET_AUTORELOAD(htim_pwm) + 1ULL;
 8005b80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b86:	2200      	movs	r2, #0
 8005b88:	461c      	mov	r4, r3
 8005b8a:	4615      	mov	r5, r2
 8005b8c:	f114 0801 	adds.w	r8, r4, #1
 8005b90:	f145 0900 	adc.w	r9, r5, #0
 8005b94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b96:	e9c3 8902 	strd	r8, r9, [r3, #8]

  mc->last_u = 0.0f;
 8005b9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b9c:	f04f 0200 	mov.w	r2, #0
 8005ba0:	665a      	str	r2, [r3, #100]	@ 0x64
  mc->last_pulse = 0;
 8005ba2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005ba8:	bf00      	nop
 8005baa:	3754      	adds	r7, #84	@ 0x54
 8005bac:	46bd      	mov	sp, r7
 8005bae:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8005bb2:	4770      	bx	lr

08005bb4 <MotorControl_SetReferenceRPM>:

void MotorControl_SetReferenceRPM(MotorControl *mc, float ref_rpm)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	ed87 0a00 	vstr	s0, [r7]
  mc->reference_rpm = ref_rpm;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	683a      	ldr	r2, [r7, #0]
 8005bc4:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8005bc6:	bf00      	nop
 8005bc8:	370c      	adds	r7, #12
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr

08005bd2 <recalibrate_pulse>:
  return sat;
}

/* Funzione di ricalibrazione empirica statica basata sui dati dell'istanza */
static int recalibrate_pulse(const MotorControl *mc, int pulse_theoretical)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b084      	sub	sp, #16
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
 8005bda:	6039      	str	r1, [r7, #0]
    // Utilizza la funzione generica map_linear con i parametri della struct
    float pulse_corrected = map_linear((float)pulse_theoretical, 
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	ee07 3a90 	vmov	s15, r3
 8005be2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
                                       mc->pulse_theo_min, mc->pulse_theo_max, 
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
                                       mc->pulse_real_min, mc->pulse_real_max);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	ed93 6a0f 	vldr	s12, [r3, #60]	@ 0x3c
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	edd3 5a10 	vldr	s11, [r3, #64]	@ 0x40
    float pulse_corrected = map_linear((float)pulse_theoretical, 
 8005bfe:	eeb0 2a65 	vmov.f32	s4, s11
 8005c02:	eef0 1a46 	vmov.f32	s3, s12
 8005c06:	eeb0 1a66 	vmov.f32	s2, s13
 8005c0a:	eef0 0a47 	vmov.f32	s1, s14
 8005c0e:	eeb0 0a67 	vmov.f32	s0, s15
 8005c12:	f7ff feb5 	bl	8005980 <map_linear>
 8005c16:	ed87 0a03 	vstr	s0, [r7, #12]

    return (int)roundf(pulse_corrected);
 8005c1a:	ed97 0a03 	vldr	s0, [r7, #12]
 8005c1e:	f006 f86f 	bl	800bd00 <roundf>
 8005c22:	eef0 7a40 	vmov.f32	s15, s0
 8005c26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c2a:	ee17 3a90 	vmov	r3, s15
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}

08005c36 <MotorControl_Actuate>:

int MotorControl_Actuate(MotorControl *mc, float u_volt)
{
 8005c36:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	ed87 0a00 	vstr	s0, [r7]
  float duty = volt_to_duty_percent(mc, u_volt);
 8005c44:	ed97 0a00 	vldr	s0, [r7]
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f7ff fec7 	bl	80059dc <volt_to_duty_percent>
 8005c4e:	ed87 0a02 	vstr	s0, [r7, #8]
  int pulse = duty_percent_to_pulse(mc, duty);
 8005c52:	ed97 0a02 	vldr	s0, [r7, #8]
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f7ff fef4 	bl	8005a44 <duty_percent_to_pulse>
 8005c5c:	60f8      	str	r0, [r7, #12]

  // Ricalibrazione Hardware-Specific passandogli l'oggetto mc
  pulse = recalibrate_pulse(mc, pulse);
 8005c5e:	68f9      	ldr	r1, [r7, #12]
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f7ff ffb6 	bl	8005bd2 <recalibrate_pulse>
 8005c66:	60f8      	str	r0, [r7, #12]

  // (opzionale ma utile) clamp CCR in [0, ARR]
  if (pulse < 0) pulse = 0;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	da01      	bge.n	8005c72 <MotorControl_Actuate+0x3c>
 8005c6e:	2300      	movs	r3, #0
 8005c70:	60fb      	str	r3, [r7, #12]
  if ((uint64_t)pulse > (mc->arr_pwm_plus_one - 1ULL)) pulse = (int)(mc->arr_pwm_plus_one - 1ULL);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	17da      	asrs	r2, r3, #31
 8005c76:	4698      	mov	r8, r3
 8005c78:	4691      	mov	r9, r2
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005c80:	1e54      	subs	r4, r2, #1
 8005c82:	f143 35ff 	adc.w	r5, r3, #4294967295
 8005c86:	4544      	cmp	r4, r8
 8005c88:	eb75 0309 	sbcs.w	r3, r5, r9
 8005c8c:	d205      	bcs.n	8005c9a <MotorControl_Actuate+0x64>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005c94:	4613      	mov	r3, r2
 8005c96:	3b01      	subs	r3, #1
 8005c98:	60fb      	str	r3, [r7, #12]

  __HAL_TIM_SET_COMPARE(mc->htim_pwm, mc->pwm_channel, (uint32_t)pulse);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d105      	bne.n	8005cae <MotorControl_Actuate+0x78>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	635a      	str	r2, [r3, #52]	@ 0x34
 8005cac:	e02c      	b.n	8005d08 <MotorControl_Actuate+0xd2>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	2b04      	cmp	r3, #4
 8005cb4:	d105      	bne.n	8005cc2 <MotorControl_Actuate+0x8c>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6393      	str	r3, [r2, #56]	@ 0x38
 8005cc0:	e022      	b.n	8005d08 <MotorControl_Actuate+0xd2>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	2b08      	cmp	r3, #8
 8005cc8:	d105      	bne.n	8005cd6 <MotorControl_Actuate+0xa0>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8005cd4:	e018      	b.n	8005d08 <MotorControl_Actuate+0xd2>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	2b0c      	cmp	r3, #12
 8005cdc:	d105      	bne.n	8005cea <MotorControl_Actuate+0xb4>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6413      	str	r3, [r2, #64]	@ 0x40
 8005ce8:	e00e      	b.n	8005d08 <MotorControl_Actuate+0xd2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	2b10      	cmp	r3, #16
 8005cf0:	d105      	bne.n	8005cfe <MotorControl_Actuate+0xc8>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6493      	str	r3, [r2, #72]	@ 0x48
 8005cfc:	e004      	b.n	8005d08 <MotorControl_Actuate+0xd2>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	64d3      	str	r3, [r2, #76]	@ 0x4c

  mc->last_pulse = pulse;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	669a      	str	r2, [r3, #104]	@ 0x68
  return pulse;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08005d1c <MotorControl_OpenLoopActuate>:
{
  float u = MotorControl_ComputeU(mc, speed_rpm);
  return MotorControl_Actuate(mc, u);
}

void MotorControl_OpenLoopActuate(MotorControl *mc){
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
    // Usa il guadagno specifico del motore salvato nella struct
    // u_volt = ref_rpm / k_gain
    if (mc->dc_gain > 0.001f) { // Evita divisione per zero
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8005d2a:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8005d6c <MotorControl_OpenLoopActuate+0x50>
 8005d2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d36:	dd0f      	ble.n	8005d58 <MotorControl_OpenLoopActuate+0x3c>
        float u_volt = mc->reference_rpm / mc->dc_gain;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8005d44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d48:	edc7 7a03 	vstr	s15, [r7, #12]
        MotorControl_Actuate(mc, u_volt);
 8005d4c:	ed97 0a03 	vldr	s0, [r7, #12]
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f7ff ff70 	bl	8005c36 <MotorControl_Actuate>
    } else {
        MotorControl_Actuate(mc, 0.0f);
    }
}
 8005d56:	e004      	b.n	8005d62 <MotorControl_OpenLoopActuate+0x46>
        MotorControl_Actuate(mc, 0.0f);
 8005d58:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8005d70 <MotorControl_OpenLoopActuate+0x54>
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f7ff ff6a 	bl	8005c36 <MotorControl_Actuate>
}
 8005d62:	bf00      	nop
 8005d64:	3710      	adds	r7, #16
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	3a83126f 	.word	0x3a83126f
 8005d70:	00000000 	.word	0x00000000

08005d74 <Encoders_InitAll>:
extern TIM_HandleTypeDef htim8;

Encoder encoders[N_ENCODER];

void Encoders_InitAll(void)
{
 8005d74:	b590      	push	{r4, r7, lr}
 8005d76:	b087      	sub	sp, #28
 8005d78:	af00      	add	r7, sp, #0
    TIM_HandleTypeDef *enc_tims[N_ENCODER] = { &htim2, &htim3, &htim4, &htim8 };
 8005d7a:	4b16      	ldr	r3, [pc, #88]	@ (8005dd4 <Encoders_InitAll+0x60>)
 8005d7c:	1d3c      	adds	r4, r7, #4
 8005d7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005d80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    for (int i = 0; i < N_ENCODER; i++)
 8005d84:	2300      	movs	r3, #0
 8005d86:	617b      	str	r3, [r7, #20]
 8005d88:	e01c      	b.n	8005dc4 <Encoders_InitAll+0x50>
    {
        Encoder_Init(&encoders[i], enc_tims[i], TS, COUNTS);
 8005d8a:	697a      	ldr	r2, [r7, #20]
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	4413      	add	r3, r2
 8005d92:	00db      	lsls	r3, r3, #3
 8005d94:	4a10      	ldr	r2, [pc, #64]	@ (8005dd8 <Encoders_InitAll+0x64>)
 8005d96:	1898      	adds	r0, r3, r2
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	3318      	adds	r3, #24
 8005d9e:	443b      	add	r3, r7
 8005da0:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8005da4:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8005ddc <Encoders_InitAll+0x68>
 8005da8:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8005de0 <Encoders_InitAll+0x6c>
 8005dac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005db0:	ee17 2a90 	vmov	r2, s15
 8005db4:	eeb0 0a47 	vmov.f32	s0, s14
 8005db8:	4619      	mov	r1, r3
 8005dba:	f7ff fd02 	bl	80057c2 <Encoder_Init>
    for (int i = 0; i < N_ENCODER; i++)
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	617b      	str	r3, [r7, #20]
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	2b03      	cmp	r3, #3
 8005dc8:	dddf      	ble.n	8005d8a <Encoders_InitAll+0x16>
    }
}
 8005dca:	bf00      	nop
 8005dcc:	bf00      	nop
 8005dce:	371c      	adds	r7, #28
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd90      	pop	{r4, r7, pc}
 8005dd4:	0800bd70 	.word	0x0800bd70
 8005dd8:	200005e0 	.word	0x200005e0
 8005ddc:	3ba3d70a 	.word	0x3ba3d70a
 8005de0:	45190000 	.word	0x45190000

08005de4 <Encoders_StartAll>:

void Encoders_StartAll(void)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
    for (int i = 0; i < N_ENCODER; i++)
 8005dea:	2300      	movs	r3, #0
 8005dec:	607b      	str	r3, [r7, #4]
 8005dee:	e00e      	b.n	8005e0e <Encoders_StartAll+0x2a>
    {
        HAL_TIM_Encoder_Start(encoders[i].htim_enc, TIM_CHANNEL_ALL);
 8005df0:	490b      	ldr	r1, [pc, #44]	@ (8005e20 <Encoders_StartAll+0x3c>)
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	4613      	mov	r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4413      	add	r3, r2
 8005dfa:	00db      	lsls	r3, r3, #3
 8005dfc:	440b      	add	r3, r1
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	213c      	movs	r1, #60	@ 0x3c
 8005e02:	4618      	mov	r0, r3
 8005e04:	f002 fbae 	bl	8008564 <HAL_TIM_Encoder_Start>
    for (int i = 0; i < N_ENCODER; i++)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	3301      	adds	r3, #1
 8005e0c:	607b      	str	r3, [r7, #4]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2b03      	cmp	r3, #3
 8005e12:	dded      	ble.n	8005df0 <Encoders_StartAll+0xc>
    }
}
 8005e14:	bf00      	nop
 8005e16:	bf00      	nop
 8005e18:	3708      	adds	r7, #8
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	200005e0 	.word	0x200005e0

08005e24 <led_init>:

A4WD3_Led_t led_left;
A4WD3_Led_t led_right;

void led_init(void)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af02      	add	r7, sp, #8
    /* Init LED sinistro */
    A4WD3_Init(&led_left,
 8005e2a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005e2e:	9300      	str	r3, [sp, #0]
 8005e30:	4b08      	ldr	r3, [pc, #32]	@ (8005e54 <led_init+0x30>)
 8005e32:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005e36:	4907      	ldr	r1, [pc, #28]	@ (8005e54 <led_init+0x30>)
 8005e38:	4807      	ldr	r0, [pc, #28]	@ (8005e58 <led_init+0x34>)
 8005e3a:	f7ff fc77 	bl	800572c <A4WD3_Init>
               RedLedLeft_GPIO_Port,  RedLedLeft_Pin,
               WhiteLedLeft_GPIO_Port, WhiteLedLeft_Pin);

    /* Init LED destro */
    A4WD3_Init(&led_right,
 8005e3e:	2302      	movs	r3, #2
 8005e40:	9300      	str	r3, [sp, #0]
 8005e42:	4b04      	ldr	r3, [pc, #16]	@ (8005e54 <led_init+0x30>)
 8005e44:	2204      	movs	r2, #4
 8005e46:	4903      	ldr	r1, [pc, #12]	@ (8005e54 <led_init+0x30>)
 8005e48:	4804      	ldr	r0, [pc, #16]	@ (8005e5c <led_init+0x38>)
 8005e4a:	f7ff fc6f 	bl	800572c <A4WD3_Init>
               RedLedRight_GPIO_Port,  RedLedRight_Pin,
               WhiteLedRight_GPIO_Port, WhiteLedRight_Pin);
}
 8005e4e:	bf00      	nop
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	48000400 	.word	0x48000400
 8005e58:	20000680 	.word	0x20000680
 8005e5c:	20000690 	.word	0x20000690

08005e60 <Motors_InitAll>:
    { .k_err = 0.0002033f, .k_last_err = 0.0002033f },
    { .k_err = 0.0002033f, .k_last_err = 0.0002033f },
};

void Motors_InitAll(void)
{
 8005e60:	b590      	push	{r4, r7, lr}
 8005e62:	b08b      	sub	sp, #44	@ 0x2c
 8005e64:	af00      	add	r7, sp, #0
    uint32_t pwm_ch[N_MOTORS] = {
 8005e66:	4b30      	ldr	r3, [pc, #192]	@ (8005f28 <Motors_InitAll+0xc8>)
 8005e68:	f107 0414 	add.w	r4, r7, #20
 8005e6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005e6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3, TIM_CHANNEL_4
    };

    // Vettore dei guadagni statici definito in motor_constants.h
    float dc_gains[N_MOTORS] = {
 8005e72:	4b2e      	ldr	r3, [pc, #184]	@ (8005f2c <Motors_InitAll+0xcc>)
 8005e74:	607b      	str	r3, [r7, #4]
 8005e76:	4b2e      	ldr	r3, [pc, #184]	@ (8005f30 <Motors_InitAll+0xd0>)
 8005e78:	60bb      	str	r3, [r7, #8]
 8005e7a:	4b2e      	ldr	r3, [pc, #184]	@ (8005f34 <Motors_InitAll+0xd4>)
 8005e7c:	60fb      	str	r3, [r7, #12]
 8005e7e:	4b2e      	ldr	r3, [pc, #184]	@ (8005f38 <Motors_InitAll+0xd8>)
 8005e80:	613b      	str	r3, [r7, #16]
        DC_GAIN_MOT2, 
        DC_GAIN_MOT3, 
        DC_GAIN_MOT4
    };

    for (int i = 0; i < N_MOTORS; i++)
 8005e82:	2300      	movs	r3, #0
 8005e84:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e86:	e046      	b.n	8005f16 <Motors_InitAll+0xb6>
    {
        MotorControl_Init(&motors[i],
 8005e88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	00db      	lsls	r3, r3, #3
 8005e8e:	1a9b      	subs	r3, r3, r2
 8005e90:	011b      	lsls	r3, r3, #4
 8005e92:	4a2a      	ldr	r2, [pc, #168]	@ (8005f3c <Motors_InitAll+0xdc>)
 8005e94:	1898      	adds	r0, r3, r2
 8005e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	3328      	adds	r3, #40	@ 0x28
 8005e9c:	443b      	add	r3, r7
 8005e9e:	f853 4c14 	ldr.w	r4, [r3, #-20]
 8005ea2:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8005f40 <Motors_InitAll+0xe0>
 8005ea6:	eefa 0a08 	vmov.f32	s1, #168	@ 0xc1400000 -12.0
 8005eaa:	eeb2 1a08 	vmov.f32	s2, #40	@ 0x41400000  12.0
 8005eae:	eddf 1a25 	vldr	s3, [pc, #148]	@ 8005f44 <Motors_InitAll+0xe4>
 8005eb2:	ed9f 2a25 	vldr	s4, [pc, #148]	@ 8005f48 <Motors_InitAll+0xe8>
 8005eb6:	eddf 2a25 	vldr	s5, [pc, #148]	@ 8005f4c <Motors_InitAll+0xec>
 8005eba:	ed9f 3a25 	vldr	s6, [pc, #148]	@ 8005f50 <Motors_InitAll+0xf0>
 8005ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	3328      	adds	r3, #40	@ 0x28
 8005ec4:	443b      	add	r3, r7
 8005ec6:	3b24      	subs	r3, #36	@ 0x24
 8005ec8:	edd3 3a00 	vldr	s7, [r3]
 8005ecc:	ed9f 4a21 	vldr	s8, [pc, #132]	@ 8005f54 <Motors_InitAll+0xf4>
 8005ed0:	eddf 4a21 	vldr	s9, [pc, #132]	@ 8005f58 <Motors_InitAll+0xf8>
 8005ed4:	ed9f 5a21 	vldr	s10, [pc, #132]	@ 8005f5c <Motors_InitAll+0xfc>
 8005ed8:	eddf 5a21 	vldr	s11, [pc, #132]	@ 8005f60 <Motors_InitAll+0x100>
 8005edc:	4a21      	ldr	r2, [pc, #132]	@ (8005f64 <Motors_InitAll+0x104>)
 8005ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee0:	00d9      	lsls	r1, r3, #3
 8005ee2:	4411      	add	r1, r2
 8005ee4:	ed91 7a00 	vldr	s14, [r1]
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	4413      	add	r3, r2
 8005eec:	3304      	adds	r3, #4
 8005eee:	edd3 7a00 	vldr	s15, [r3]
 8005ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8005f68 <Motors_InitAll+0x108>)
 8005ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef6:	00d9      	lsls	r1, r3, #3
 8005ef8:	4411      	add	r1, r2
 8005efa:	ed91 6a00 	vldr	s12, [r1]
 8005efe:	00db      	lsls	r3, r3, #3
 8005f00:	4413      	add	r3, r2
 8005f02:	3304      	adds	r3, #4
 8005f04:	edd3 6a00 	vldr	s13, [r3]
 8005f08:	4622      	mov	r2, r4
 8005f0a:	4918      	ldr	r1, [pc, #96]	@ (8005f6c <Motors_InitAll+0x10c>)
 8005f0c:	f7ff fdc8 	bl	8005aa0 <MotorControl_Init>
    for (int i = 0; i < N_MOTORS; i++)
 8005f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f12:	3301      	adds	r3, #1
 8005f14:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f18:	2b03      	cmp	r3, #3
 8005f1a:	ddb5      	ble.n	8005e88 <Motors_InitAll+0x28>
                          dc_gains[i],
                          PULSE_THEO_MIN, PULSE_THEO_MAX,
                          PULSE_REAL_MIN, PULSE_REAL_MAX,
                          fastGains[i], slowGains[i]);
    }
}
 8005f1c:	bf00      	nop
 8005f1e:	bf00      	nop
 8005f20:	372c      	adds	r7, #44	@ 0x2c
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd90      	pop	{r4, r7, pc}
 8005f26:	bf00      	nop
 8005f28:	0800bd80 	.word	0x0800bd80
 8005f2c:	4167ae14 	.word	0x4167ae14
 8005f30:	41633333 	.word	0x41633333
 8005f34:	416828f6 	.word	0x416828f6
 8005f38:	41635c29 	.word	0x41635c29
 8005f3c:	200006a0 	.word	0x200006a0
 8005f40:	3ba3d70a 	.word	0x3ba3d70a
 8005f44:	c2c80000 	.word	0xc2c80000
 8005f48:	42c80000 	.word	0x42c80000
 8005f4c:	42633333 	.word	0x42633333
 8005f50:	42bd3333 	.word	0x42bd3333
 8005f54:	440e0000 	.word	0x440e0000
 8005f58:	446c8000 	.word	0x446c8000
 8005f5c:	44084000 	.word	0x44084000
 8005f60:	44660000 	.word	0x44660000
 8005f64:	2000002c 	.word	0x2000002c
 8005f68:	2000000c 	.word	0x2000000c
 8005f6c:	200002a0 	.word	0x200002a0

08005f70 <Motors_StartAllPwm>:

void Motors_StartAllPwm(void)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b082      	sub	sp, #8
 8005f74:	af00      	add	r7, sp, #0
    for (int i = 0; i < N_MOTORS; i++)
 8005f76:	2300      	movs	r3, #0
 8005f78:	607b      	str	r3, [r7, #4]
 8005f7a:	e016      	b.n	8005faa <Motors_StartAllPwm+0x3a>
    {
        HAL_TIM_PWM_Start(motors[i].htim_pwm, motors[i].pwm_channel);
 8005f7c:	490f      	ldr	r1, [pc, #60]	@ (8005fbc <Motors_StartAllPwm+0x4c>)
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	4613      	mov	r3, r2
 8005f82:	00db      	lsls	r3, r3, #3
 8005f84:	1a9b      	subs	r3, r3, r2
 8005f86:	011b      	lsls	r3, r3, #4
 8005f88:	440b      	add	r3, r1
 8005f8a:	6818      	ldr	r0, [r3, #0]
 8005f8c:	490b      	ldr	r1, [pc, #44]	@ (8005fbc <Motors_StartAllPwm+0x4c>)
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	4613      	mov	r3, r2
 8005f92:	00db      	lsls	r3, r3, #3
 8005f94:	1a9b      	subs	r3, r3, r2
 8005f96:	011b      	lsls	r3, r3, #4
 8005f98:	440b      	add	r3, r1
 8005f9a:	3310      	adds	r3, #16
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	f002 f928 	bl	80081f4 <HAL_TIM_PWM_Start>
    for (int i = 0; i < N_MOTORS; i++)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	607b      	str	r3, [r7, #4]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2b03      	cmp	r3, #3
 8005fae:	dde5      	ble.n	8005f7c <Motors_StartAllPwm+0xc>
    }
}
 8005fb0:	bf00      	nop
 8005fb2:	bf00      	nop
 8005fb4:	3708      	adds	r7, #8
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
 8005fba:	bf00      	nop
 8005fbc:	200006a0 	.word	0x200006a0

08005fc0 <Motors_SetDefaultCcr>:

void Motors_SetDefaultCcr(uint32_t ccr)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < N_MOTORS; i++)
 8005fc8:	2300      	movs	r3, #0
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	e080      	b.n	80060d0 <Motors_SetDefaultCcr+0x110>
    {
        __HAL_TIM_SET_COMPARE(motors[i].htim_pwm, motors[i].pwm_channel, ccr);
 8005fce:	4946      	ldr	r1, [pc, #280]	@ (80060e8 <Motors_SetDefaultCcr+0x128>)
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	00db      	lsls	r3, r3, #3
 8005fd6:	1a9b      	subs	r3, r3, r2
 8005fd8:	011b      	lsls	r3, r3, #4
 8005fda:	440b      	add	r3, r1
 8005fdc:	3310      	adds	r3, #16
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d10b      	bne.n	8005ffc <Motors_SetDefaultCcr+0x3c>
 8005fe4:	4940      	ldr	r1, [pc, #256]	@ (80060e8 <Motors_SetDefaultCcr+0x128>)
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	4613      	mov	r3, r2
 8005fea:	00db      	lsls	r3, r3, #3
 8005fec:	1a9b      	subs	r3, r3, r2
 8005fee:	011b      	lsls	r3, r3, #4
 8005ff0:	440b      	add	r3, r1
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	635a      	str	r2, [r3, #52]	@ 0x34
 8005ffa:	e066      	b.n	80060ca <Motors_SetDefaultCcr+0x10a>
 8005ffc:	493a      	ldr	r1, [pc, #232]	@ (80060e8 <Motors_SetDefaultCcr+0x128>)
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	4613      	mov	r3, r2
 8006002:	00db      	lsls	r3, r3, #3
 8006004:	1a9b      	subs	r3, r3, r2
 8006006:	011b      	lsls	r3, r3, #4
 8006008:	440b      	add	r3, r1
 800600a:	3310      	adds	r3, #16
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2b04      	cmp	r3, #4
 8006010:	d10b      	bne.n	800602a <Motors_SetDefaultCcr+0x6a>
 8006012:	4935      	ldr	r1, [pc, #212]	@ (80060e8 <Motors_SetDefaultCcr+0x128>)
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	4613      	mov	r3, r2
 8006018:	00db      	lsls	r3, r3, #3
 800601a:	1a9b      	subs	r3, r3, r2
 800601c:	011b      	lsls	r3, r3, #4
 800601e:	440b      	add	r3, r1
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6393      	str	r3, [r2, #56]	@ 0x38
 8006028:	e04f      	b.n	80060ca <Motors_SetDefaultCcr+0x10a>
 800602a:	492f      	ldr	r1, [pc, #188]	@ (80060e8 <Motors_SetDefaultCcr+0x128>)
 800602c:	68fa      	ldr	r2, [r7, #12]
 800602e:	4613      	mov	r3, r2
 8006030:	00db      	lsls	r3, r3, #3
 8006032:	1a9b      	subs	r3, r3, r2
 8006034:	011b      	lsls	r3, r3, #4
 8006036:	440b      	add	r3, r1
 8006038:	3310      	adds	r3, #16
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	2b08      	cmp	r3, #8
 800603e:	d10b      	bne.n	8006058 <Motors_SetDefaultCcr+0x98>
 8006040:	4929      	ldr	r1, [pc, #164]	@ (80060e8 <Motors_SetDefaultCcr+0x128>)
 8006042:	68fa      	ldr	r2, [r7, #12]
 8006044:	4613      	mov	r3, r2
 8006046:	00db      	lsls	r3, r3, #3
 8006048:	1a9b      	subs	r3, r3, r2
 800604a:	011b      	lsls	r3, r3, #4
 800604c:	440b      	add	r3, r1
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8006056:	e038      	b.n	80060ca <Motors_SetDefaultCcr+0x10a>
 8006058:	4923      	ldr	r1, [pc, #140]	@ (80060e8 <Motors_SetDefaultCcr+0x128>)
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	4613      	mov	r3, r2
 800605e:	00db      	lsls	r3, r3, #3
 8006060:	1a9b      	subs	r3, r3, r2
 8006062:	011b      	lsls	r3, r3, #4
 8006064:	440b      	add	r3, r1
 8006066:	3310      	adds	r3, #16
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2b0c      	cmp	r3, #12
 800606c:	d10b      	bne.n	8006086 <Motors_SetDefaultCcr+0xc6>
 800606e:	491e      	ldr	r1, [pc, #120]	@ (80060e8 <Motors_SetDefaultCcr+0x128>)
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	4613      	mov	r3, r2
 8006074:	00db      	lsls	r3, r3, #3
 8006076:	1a9b      	subs	r3, r3, r2
 8006078:	011b      	lsls	r3, r3, #4
 800607a:	440b      	add	r3, r1
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6413      	str	r3, [r2, #64]	@ 0x40
 8006084:	e021      	b.n	80060ca <Motors_SetDefaultCcr+0x10a>
 8006086:	4918      	ldr	r1, [pc, #96]	@ (80060e8 <Motors_SetDefaultCcr+0x128>)
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	4613      	mov	r3, r2
 800608c:	00db      	lsls	r3, r3, #3
 800608e:	1a9b      	subs	r3, r3, r2
 8006090:	011b      	lsls	r3, r3, #4
 8006092:	440b      	add	r3, r1
 8006094:	3310      	adds	r3, #16
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2b10      	cmp	r3, #16
 800609a:	d10b      	bne.n	80060b4 <Motors_SetDefaultCcr+0xf4>
 800609c:	4912      	ldr	r1, [pc, #72]	@ (80060e8 <Motors_SetDefaultCcr+0x128>)
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	4613      	mov	r3, r2
 80060a2:	00db      	lsls	r3, r3, #3
 80060a4:	1a9b      	subs	r3, r3, r2
 80060a6:	011b      	lsls	r3, r3, #4
 80060a8:	440b      	add	r3, r1
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80060b2:	e00a      	b.n	80060ca <Motors_SetDefaultCcr+0x10a>
 80060b4:	490c      	ldr	r1, [pc, #48]	@ (80060e8 <Motors_SetDefaultCcr+0x128>)
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	4613      	mov	r3, r2
 80060ba:	00db      	lsls	r3, r3, #3
 80060bc:	1a9b      	subs	r3, r3, r2
 80060be:	011b      	lsls	r3, r3, #4
 80060c0:	440b      	add	r3, r1
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
    for (int i = 0; i < N_MOTORS; i++)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	3301      	adds	r3, #1
 80060ce:	60fb      	str	r3, [r7, #12]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2b03      	cmp	r3, #3
 80060d4:	f77f af7b 	ble.w	8005fce <Motors_SetDefaultCcr+0xe>
    }
}
 80060d8:	bf00      	nop
 80060da:	bf00      	nop
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	200006a0 	.word	0x200006a0

080060ec <computeCRC>:
/* ---------------------------- */

extern CRC_HandleTypeDef hcrc;


void computeCRC(uint8_t* buffer, uint32_t bufferLength){
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
    uint32_t crc;
    crc = HAL_CRC_Calculate(&hcrc, (uint32_t*) buffer, bufferLength);
 80060f6:	683a      	ldr	r2, [r7, #0]
 80060f8:	6879      	ldr	r1, [r7, #4]
 80060fa:	4807      	ldr	r0, [pc, #28]	@ (8006118 <computeCRC+0x2c>)
 80060fc:	f000 fade 	bl	80066bc <HAL_CRC_Calculate>
 8006100:	4603      	mov	r3, r0
 8006102:	60fb      	str	r3, [r7, #12]

    memcpy(&(buffer[bufferLength]), &crc, CRC_SIZE);
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	4413      	add	r3, r2
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	601a      	str	r2, [r3, #0]
}
 800610e:	bf00      	nop
 8006110:	3710      	adds	r7, #16
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	20000278 	.word	0x20000278

0800611c <compareCRC>:

uint8_t compareCRC(uint8_t* buffer, uint32_t bufferLength){
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
    uint32_t crc_received;
    memcpy(&crc_received, &(buffer[bufferLength]), CRC_SIZE);
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	4413      	add	r3, r2
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	60bb      	str	r3, [r7, #8]

    uint32_t crc_computed;
    crc_computed = HAL_CRC_Calculate(&hcrc, (uint32_t*) buffer, bufferLength);
 8006130:	683a      	ldr	r2, [r7, #0]
 8006132:	6879      	ldr	r1, [r7, #4]
 8006134:	4807      	ldr	r0, [pc, #28]	@ (8006154 <compareCRC+0x38>)
 8006136:	f000 fac1 	bl	80066bc <HAL_CRC_Calculate>
 800613a:	60f8      	str	r0, [r7, #12]

    if (crc_computed == crc_received){
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	429a      	cmp	r2, r3
 8006142:	d101      	bne.n	8006148 <compareCRC+0x2c>
        return 1;
 8006144:	2301      	movs	r3, #1
 8006146:	e000      	b.n	800614a <compareCRC+0x2e>
    }

    return 0;
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	20000278 	.word	0x20000278

08006158 <setComunicationHandler>:
static uint8_t received_ack; 	  				// variabile di ricezione per l'ack

static UART_HandleTypeDef *current_handler; 	// Handler comunicazione

/* Handler */
void setComunicationHandler(UART_HandleTypeDef *uart_handler) {
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
    current_handler = uart_handler;
 8006160:	4a04      	ldr	r2, [pc, #16]	@ (8006174 <setComunicationHandler+0x1c>)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6013      	str	r3, [r2, #0]
}
 8006166:	bf00      	nop
 8006168:	370c      	adds	r7, #12
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	20000864 	.word	0x20000864

08006178 <checkRTR>:
}

/* Trasmissione */

//ritorna GPIO_PIN_RESET oppure GPIO_PIN_SET. Rispettivamente 0 o 1.
uint8_t checkRTR(void) {
 8006178:	b580      	push	{r7, lr}
 800617a:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(RTR_IN_GPIO_Port, RTR_IN_Pin);
 800617c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006180:	4802      	ldr	r0, [pc, #8]	@ (800618c <checkRTR+0x14>)
 8006182:	f000 fe81 	bl	8006e88 <HAL_GPIO_ReadPin>
 8006186:	4603      	mov	r3, r0
}
 8006188:	4618      	mov	r0, r3
 800618a:	bd80      	pop	{r7, pc}
 800618c:	48000800 	.word	0x48000800

08006190 <UART_TransmitIT>:

void UART_TransmitIT(uint8_t *pData, size_t size) {
 8006190:	b580      	push	{r7, lr}
 8006192:	b082      	sub	sp, #8
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
//	default:
//		break;
//	}

    //HAL_UART_Transmit(&current_handler, pData, size, HAL_MAX_DELAY);
    HAL_UART_Transmit_IT(current_handler, pData, size);
 800619a:	4b06      	ldr	r3, [pc, #24]	@ (80061b4 <UART_TransmitIT+0x24>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	683a      	ldr	r2, [r7, #0]
 80061a0:	b292      	uxth	r2, r2
 80061a2:	6879      	ldr	r1, [r7, #4]
 80061a4:	4618      	mov	r0, r3
 80061a6:	f003 fac5 	bl	8009734 <HAL_UART_Transmit_IT>
    PRINT_DBG("B1 Transmitted\n\r\r\n");
}
 80061aa:	bf00      	nop
 80061ac:	3708      	adds	r7, #8
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	20000864 	.word	0x20000864

080061b8 <setRTR>:

/* Ricezione */

void setRTR(void) {
 80061b8:	b580      	push	{r7, lr}
 80061ba:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_SET);
 80061bc:	2201      	movs	r2, #1
 80061be:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80061c2:	4802      	ldr	r0, [pc, #8]	@ (80061cc <setRTR+0x14>)
 80061c4:	f000 fe78 	bl	8006eb8 <HAL_GPIO_WritePin>
}
 80061c8:	bf00      	nop
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	48000800 	.word	0x48000800

080061d0 <resetRTR>:

void resetRTR() {
 80061d0:	b580      	push	{r7, lr}
 80061d2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_RESET);
 80061d4:	2200      	movs	r2, #0
 80061d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80061da:	4802      	ldr	r0, [pc, #8]	@ (80061e4 <resetRTR+0x14>)
 80061dc:	f000 fe6c 	bl	8006eb8 <HAL_GPIO_WritePin>
}
 80061e0:	bf00      	nop
 80061e2:	bd80      	pop	{r7, pc}
 80061e4:	48000800 	.word	0x48000800

080061e8 <UART_ReceiveIT>:

void UART_ReceiveIT(uint8_t *pData, size_t size) {
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b082      	sub	sp, #8
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	6039      	str	r1, [r7, #0]
    receivedFlag = 0;             				//pulisco il falg
 80061f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006220 <UART_ReceiveIT+0x38>)
 80061f4:	2200      	movs	r2, #0
 80061f6:	701a      	strb	r2, [r3, #0]
    PRINT_DBG("B1 Wait receive\n\r");

    if (HAL_UART_Receive_IT(current_handler, pData, size) != HAL_OK) {
 80061f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006224 <UART_ReceiveIT+0x3c>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	683a      	ldr	r2, [r7, #0]
 80061fe:	b292      	uxth	r2, r2
 8006200:	6879      	ldr	r1, [r7, #4]
 8006202:	4618      	mov	r0, r3
 8006204:	f003 fb2a 	bl	800985c <HAL_UART_Receive_IT>
 8006208:	4603      	mov	r3, r0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d004      	beq.n	8006218 <UART_ReceiveIT+0x30>
    	HAL_GPIO_WritePin(LedDebug_GPIO_Port, LedDebug_Pin, GPIO_PIN_SET);
 800620e:	2201      	movs	r2, #1
 8006210:	2180      	movs	r1, #128	@ 0x80
 8006212:	4805      	ldr	r0, [pc, #20]	@ (8006228 <UART_ReceiveIT+0x40>)
 8006214:	f000 fe50 	bl	8006eb8 <HAL_GPIO_WritePin>
        PRINT_DBG("B1 RECEVE_INIT_ERR\n\r");
    }
}
 8006218:	bf00      	nop
 800621a:	3708      	adds	r7, #8
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}
 8006220:	20000860 	.word	0x20000860
 8006224:	20000864 	.word	0x20000864
 8006228:	48000400 	.word	0x48000400

0800622c <hasReceived>:

uint8_t hasReceived(void) {
 800622c:	b480      	push	{r7}
 800622e:	af00      	add	r7, sp, #0
    return receivedFlag;
 8006230:	4b03      	ldr	r3, [pc, #12]	@ (8006240 <hasReceived+0x14>)
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	b2db      	uxtb	r3, r3
}
 8006236:	4618      	mov	r0, r3
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr
 8006240:	20000860 	.word	0x20000860

08006244 <UART_ReceiveAck>:

void UART_ReceiveAck(void) {
 8006244:	b580      	push	{r7, lr}
 8006246:	af00      	add	r7, sp, #0
    received_ack = 0; 							// Pulizia
 8006248:	4b04      	ldr	r3, [pc, #16]	@ (800625c <UART_ReceiveAck+0x18>)
 800624a:	2200      	movs	r2, #0
 800624c:	701a      	strb	r2, [r3, #0]
    UART_ReceiveIT(&received_ack, 1);
 800624e:	2101      	movs	r1, #1
 8006250:	4802      	ldr	r0, [pc, #8]	@ (800625c <UART_ReceiveAck+0x18>)
 8006252:	f7ff ffc9 	bl	80061e8 <UART_ReceiveIT>
}
 8006256:	bf00      	nop
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	20000861 	.word	0x20000861

08006260 <UART_CheckAck>:

uint8_t UART_CheckAck(void) {
 8006260:	b480      	push	{r7}
 8006262:	af00      	add	r7, sp, #0
    return received_ack;
 8006264:	4b03      	ldr	r3, [pc, #12]	@ (8006274 <UART_CheckAck+0x14>)
 8006266:	781b      	ldrb	r3, [r3, #0]
}
 8006268:	4618      	mov	r0, r3
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr
 8006272:	bf00      	nop
 8006274:	20000861 	.word	0x20000861

08006278 <UART_SendAck>:

void UART_SendAck(void) {
 8006278:	b580      	push	{r7, lr}
 800627a:	af00      	add	r7, sp, #0
    UART_TransmitIT((uint8_t*) &ack, 1);
 800627c:	2101      	movs	r1, #1
 800627e:	4802      	ldr	r0, [pc, #8]	@ (8006288 <UART_SendAck+0x10>)
 8006280:	f7ff ff86 	bl	8006190 <UART_TransmitIT>
}
 8006284:	bf00      	nop
 8006286:	bd80      	pop	{r7, pc}
 8006288:	0800bda8 	.word	0x0800bda8

0800628c <UART_SendNack>:

void UART_SendNack(void) {
 800628c:	b580      	push	{r7, lr}
 800628e:	af00      	add	r7, sp, #0
    UART_TransmitIT((uint8_t*) &nack, 1);
 8006290:	2101      	movs	r1, #1
 8006292:	4802      	ldr	r0, [pc, #8]	@ (800629c <UART_SendNack+0x10>)
 8006294:	f7ff ff7c 	bl	8006190 <UART_TransmitIT>
}
 8006298:	bf00      	nop
 800629a:	bd80      	pop	{r7, pc}
 800629c:	0800bda9 	.word	0x0800bda9

080062a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80062a0:	480d      	ldr	r0, [pc, #52]	@ (80062d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80062a2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80062a4:	f7fe fcd4 	bl	8004c50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80062a8:	480c      	ldr	r0, [pc, #48]	@ (80062dc <LoopForever+0x6>)
  ldr r1, =_edata
 80062aa:	490d      	ldr	r1, [pc, #52]	@ (80062e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80062ac:	4a0d      	ldr	r2, [pc, #52]	@ (80062e4 <LoopForever+0xe>)
  movs r3, #0
 80062ae:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80062b0:	e002      	b.n	80062b8 <LoopCopyDataInit>

080062b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80062b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80062b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80062b6:	3304      	adds	r3, #4

080062b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80062b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80062ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80062bc:	d3f9      	bcc.n	80062b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80062be:	4a0a      	ldr	r2, [pc, #40]	@ (80062e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80062c0:	4c0a      	ldr	r4, [pc, #40]	@ (80062ec <LoopForever+0x16>)
  movs r3, #0
 80062c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80062c4:	e001      	b.n	80062ca <LoopFillZerobss>

080062c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80062c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80062c8:	3204      	adds	r2, #4

080062ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80062ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80062cc:	d3fb      	bcc.n	80062c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80062ce:	f005 fce5 	bl	800bc9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80062d2:	f7fe fa6d 	bl	80047b0 <main>

080062d6 <LoopForever>:

LoopForever:
    b LoopForever
 80062d6:	e7fe      	b.n	80062d6 <LoopForever>
  ldr   r0, =_estack
 80062d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80062dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80062e0:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 80062e4:	0800bde4 	.word	0x0800bde4
  ldr r2, =_sbss
 80062e8:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 80062ec:	2000086c 	.word	0x2000086c

080062f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80062f0:	e7fe      	b.n	80062f0 <ADC1_2_IRQHandler>

080062f2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b082      	sub	sp, #8
 80062f6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80062f8:	2300      	movs	r3, #0
 80062fa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80062fc:	2003      	movs	r0, #3
 80062fe:	f000 f939 	bl	8006574 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006302:	200f      	movs	r0, #15
 8006304:	f000 f80e 	bl	8006324 <HAL_InitTick>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d002      	beq.n	8006314 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	71fb      	strb	r3, [r7, #7]
 8006312:	e001      	b.n	8006318 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006314:	f7fe fc20 	bl	8004b58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006318:	79fb      	ldrb	r3, [r7, #7]

}
 800631a:	4618      	mov	r0, r3
 800631c:	3708      	adds	r7, #8
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
	...

08006324 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800632c:	2300      	movs	r3, #0
 800632e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006330:	4b16      	ldr	r3, [pc, #88]	@ (800638c <HAL_InitTick+0x68>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d022      	beq.n	800637e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006338:	4b15      	ldr	r3, [pc, #84]	@ (8006390 <HAL_InitTick+0x6c>)
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	4b13      	ldr	r3, [pc, #76]	@ (800638c <HAL_InitTick+0x68>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006344:	fbb1 f3f3 	udiv	r3, r1, r3
 8006348:	fbb2 f3f3 	udiv	r3, r2, r3
 800634c:	4618      	mov	r0, r3
 800634e:	f000 f944 	bl	80065da <HAL_SYSTICK_Config>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d10f      	bne.n	8006378 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2b0f      	cmp	r3, #15
 800635c:	d809      	bhi.n	8006372 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800635e:	2200      	movs	r2, #0
 8006360:	6879      	ldr	r1, [r7, #4]
 8006362:	f04f 30ff 	mov.w	r0, #4294967295
 8006366:	f000 f910 	bl	800658a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800636a:	4a0a      	ldr	r2, [pc, #40]	@ (8006394 <HAL_InitTick+0x70>)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6013      	str	r3, [r2, #0]
 8006370:	e007      	b.n	8006382 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	73fb      	strb	r3, [r7, #15]
 8006376:	e004      	b.n	8006382 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	73fb      	strb	r3, [r7, #15]
 800637c:	e001      	b.n	8006382 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006382:	7bfb      	ldrb	r3, [r7, #15]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3710      	adds	r7, #16
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}
 800638c:	20000050 	.word	0x20000050
 8006390:	20000008 	.word	0x20000008
 8006394:	2000004c 	.word	0x2000004c

08006398 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006398:	b480      	push	{r7}
 800639a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800639c:	4b05      	ldr	r3, [pc, #20]	@ (80063b4 <HAL_IncTick+0x1c>)
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	4b05      	ldr	r3, [pc, #20]	@ (80063b8 <HAL_IncTick+0x20>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4413      	add	r3, r2
 80063a6:	4a03      	ldr	r2, [pc, #12]	@ (80063b4 <HAL_IncTick+0x1c>)
 80063a8:	6013      	str	r3, [r2, #0]
}
 80063aa:	bf00      	nop
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr
 80063b4:	20000868 	.word	0x20000868
 80063b8:	20000050 	.word	0x20000050

080063bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80063bc:	b480      	push	{r7}
 80063be:	af00      	add	r7, sp, #0
  return uwTick;
 80063c0:	4b03      	ldr	r3, [pc, #12]	@ (80063d0 <HAL_GetTick+0x14>)
 80063c2:	681b      	ldr	r3, [r3, #0]
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr
 80063ce:	bf00      	nop
 80063d0:	20000868 	.word	0x20000868

080063d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b085      	sub	sp, #20
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f003 0307 	and.w	r3, r3, #7
 80063e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80063e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006418 <__NVIC_SetPriorityGrouping+0x44>)
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80063ea:	68ba      	ldr	r2, [r7, #8]
 80063ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80063f0:	4013      	ands	r3, r2
 80063f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006400:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006404:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006406:	4a04      	ldr	r2, [pc, #16]	@ (8006418 <__NVIC_SetPriorityGrouping+0x44>)
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	60d3      	str	r3, [r2, #12]
}
 800640c:	bf00      	nop
 800640e:	3714      	adds	r7, #20
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr
 8006418:	e000ed00 	.word	0xe000ed00

0800641c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800641c:	b480      	push	{r7}
 800641e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006420:	4b04      	ldr	r3, [pc, #16]	@ (8006434 <__NVIC_GetPriorityGrouping+0x18>)
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	0a1b      	lsrs	r3, r3, #8
 8006426:	f003 0307 	and.w	r3, r3, #7
}
 800642a:	4618      	mov	r0, r3
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr
 8006434:	e000ed00 	.word	0xe000ed00

08006438 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	4603      	mov	r3, r0
 8006440:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006446:	2b00      	cmp	r3, #0
 8006448:	db0b      	blt.n	8006462 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800644a:	79fb      	ldrb	r3, [r7, #7]
 800644c:	f003 021f 	and.w	r2, r3, #31
 8006450:	4907      	ldr	r1, [pc, #28]	@ (8006470 <__NVIC_EnableIRQ+0x38>)
 8006452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006456:	095b      	lsrs	r3, r3, #5
 8006458:	2001      	movs	r0, #1
 800645a:	fa00 f202 	lsl.w	r2, r0, r2
 800645e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006462:	bf00      	nop
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	e000e100 	.word	0xe000e100

08006474 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	4603      	mov	r3, r0
 800647c:	6039      	str	r1, [r7, #0]
 800647e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006484:	2b00      	cmp	r3, #0
 8006486:	db0a      	blt.n	800649e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	b2da      	uxtb	r2, r3
 800648c:	490c      	ldr	r1, [pc, #48]	@ (80064c0 <__NVIC_SetPriority+0x4c>)
 800648e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006492:	0112      	lsls	r2, r2, #4
 8006494:	b2d2      	uxtb	r2, r2
 8006496:	440b      	add	r3, r1
 8006498:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800649c:	e00a      	b.n	80064b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	b2da      	uxtb	r2, r3
 80064a2:	4908      	ldr	r1, [pc, #32]	@ (80064c4 <__NVIC_SetPriority+0x50>)
 80064a4:	79fb      	ldrb	r3, [r7, #7]
 80064a6:	f003 030f 	and.w	r3, r3, #15
 80064aa:	3b04      	subs	r3, #4
 80064ac:	0112      	lsls	r2, r2, #4
 80064ae:	b2d2      	uxtb	r2, r2
 80064b0:	440b      	add	r3, r1
 80064b2:	761a      	strb	r2, [r3, #24]
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr
 80064c0:	e000e100 	.word	0xe000e100
 80064c4:	e000ed00 	.word	0xe000ed00

080064c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b089      	sub	sp, #36	@ 0x24
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	60f8      	str	r0, [r7, #12]
 80064d0:	60b9      	str	r1, [r7, #8]
 80064d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f003 0307 	and.w	r3, r3, #7
 80064da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	f1c3 0307 	rsb	r3, r3, #7
 80064e2:	2b04      	cmp	r3, #4
 80064e4:	bf28      	it	cs
 80064e6:	2304      	movcs	r3, #4
 80064e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	3304      	adds	r3, #4
 80064ee:	2b06      	cmp	r3, #6
 80064f0:	d902      	bls.n	80064f8 <NVIC_EncodePriority+0x30>
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	3b03      	subs	r3, #3
 80064f6:	e000      	b.n	80064fa <NVIC_EncodePriority+0x32>
 80064f8:	2300      	movs	r3, #0
 80064fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	fa02 f303 	lsl.w	r3, r2, r3
 8006506:	43da      	mvns	r2, r3
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	401a      	ands	r2, r3
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006510:	f04f 31ff 	mov.w	r1, #4294967295
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	fa01 f303 	lsl.w	r3, r1, r3
 800651a:	43d9      	mvns	r1, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006520:	4313      	orrs	r3, r2
         );
}
 8006522:	4618      	mov	r0, r3
 8006524:	3724      	adds	r7, #36	@ 0x24
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr
	...

08006530 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b082      	sub	sp, #8
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	3b01      	subs	r3, #1
 800653c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006540:	d301      	bcc.n	8006546 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006542:	2301      	movs	r3, #1
 8006544:	e00f      	b.n	8006566 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006546:	4a0a      	ldr	r2, [pc, #40]	@ (8006570 <SysTick_Config+0x40>)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	3b01      	subs	r3, #1
 800654c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800654e:	210f      	movs	r1, #15
 8006550:	f04f 30ff 	mov.w	r0, #4294967295
 8006554:	f7ff ff8e 	bl	8006474 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006558:	4b05      	ldr	r3, [pc, #20]	@ (8006570 <SysTick_Config+0x40>)
 800655a:	2200      	movs	r2, #0
 800655c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800655e:	4b04      	ldr	r3, [pc, #16]	@ (8006570 <SysTick_Config+0x40>)
 8006560:	2207      	movs	r2, #7
 8006562:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3708      	adds	r7, #8
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
 800656e:	bf00      	nop
 8006570:	e000e010 	.word	0xe000e010

08006574 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f7ff ff29 	bl	80063d4 <__NVIC_SetPriorityGrouping>
}
 8006582:	bf00      	nop
 8006584:	3708      	adds	r7, #8
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}

0800658a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800658a:	b580      	push	{r7, lr}
 800658c:	b086      	sub	sp, #24
 800658e:	af00      	add	r7, sp, #0
 8006590:	4603      	mov	r3, r0
 8006592:	60b9      	str	r1, [r7, #8]
 8006594:	607a      	str	r2, [r7, #4]
 8006596:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006598:	f7ff ff40 	bl	800641c <__NVIC_GetPriorityGrouping>
 800659c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	68b9      	ldr	r1, [r7, #8]
 80065a2:	6978      	ldr	r0, [r7, #20]
 80065a4:	f7ff ff90 	bl	80064c8 <NVIC_EncodePriority>
 80065a8:	4602      	mov	r2, r0
 80065aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065ae:	4611      	mov	r1, r2
 80065b0:	4618      	mov	r0, r3
 80065b2:	f7ff ff5f 	bl	8006474 <__NVIC_SetPriority>
}
 80065b6:	bf00      	nop
 80065b8:	3718      	adds	r7, #24
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}

080065be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80065be:	b580      	push	{r7, lr}
 80065c0:	b082      	sub	sp, #8
 80065c2:	af00      	add	r7, sp, #0
 80065c4:	4603      	mov	r3, r0
 80065c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80065c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7ff ff33 	bl	8006438 <__NVIC_EnableIRQ>
}
 80065d2:	bf00      	nop
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b082      	sub	sp, #8
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f7ff ffa4 	bl	8006530 <SysTick_Config>
 80065e8:	4603      	mov	r3, r0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3708      	adds	r7, #8
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
	...

080065f4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b082      	sub	sp, #8
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d101      	bne.n	8006606 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e054      	b.n	80066b0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	7f5b      	ldrb	r3, [r3, #29]
 800660a:	b2db      	uxtb	r3, r3
 800660c:	2b00      	cmp	r3, #0
 800660e:	d105      	bne.n	800661c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7fe f824 	bl	8004664 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2202      	movs	r2, #2
 8006620:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	791b      	ldrb	r3, [r3, #4]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d10c      	bne.n	8006644 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a22      	ldr	r2, [pc, #136]	@ (80066b8 <HAL_CRC_Init+0xc4>)
 8006630:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689a      	ldr	r2, [r3, #8]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f022 0218 	bic.w	r2, r2, #24
 8006640:	609a      	str	r2, [r3, #8]
 8006642:	e00c      	b.n	800665e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6899      	ldr	r1, [r3, #8]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	461a      	mov	r2, r3
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f94a 	bl	80068e8 <HAL_CRCEx_Polynomial_Set>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d001      	beq.n	800665e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	e028      	b.n	80066b0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	795b      	ldrb	r3, [r3, #5]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d105      	bne.n	8006672 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f04f 32ff 	mov.w	r2, #4294967295
 800666e:	611a      	str	r2, [r3, #16]
 8006670:	e004      	b.n	800667c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	6912      	ldr	r2, [r2, #16]
 800667a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	695a      	ldr	r2, [r3, #20]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	430a      	orrs	r2, r1
 8006690:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	699a      	ldr	r2, [r3, #24]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	430a      	orrs	r2, r1
 80066a6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3708      	adds	r7, #8
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	04c11db7 	.word	0x04c11db7

080066bc <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b086      	sub	sp, #24
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80066c8:	2300      	movs	r3, #0
 80066ca:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2202      	movs	r2, #2
 80066d0:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	689a      	ldr	r2, [r3, #8]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f042 0201 	orr.w	r2, r2, #1
 80066e0:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
 80066e6:	2b03      	cmp	r3, #3
 80066e8:	d006      	beq.n	80066f8 <HAL_CRC_Calculate+0x3c>
 80066ea:	2b03      	cmp	r3, #3
 80066ec:	d829      	bhi.n	8006742 <HAL_CRC_Calculate+0x86>
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d019      	beq.n	8006726 <HAL_CRC_Calculate+0x6a>
 80066f2:	2b02      	cmp	r3, #2
 80066f4:	d01e      	beq.n	8006734 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 80066f6:	e024      	b.n	8006742 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 80066f8:	2300      	movs	r3, #0
 80066fa:	617b      	str	r3, [r7, #20]
 80066fc:	e00a      	b.n	8006714 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	68ba      	ldr	r2, [r7, #8]
 8006704:	441a      	add	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	6812      	ldr	r2, [r2, #0]
 800670c:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	3301      	adds	r3, #1
 8006712:	617b      	str	r3, [r7, #20]
 8006714:	697a      	ldr	r2, [r7, #20]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	429a      	cmp	r2, r3
 800671a:	d3f0      	bcc.n	80066fe <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	613b      	str	r3, [r7, #16]
      break;
 8006724:	e00e      	b.n	8006744 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	68b9      	ldr	r1, [r7, #8]
 800672a:	68f8      	ldr	r0, [r7, #12]
 800672c:	f000 f812 	bl	8006754 <CRC_Handle_8>
 8006730:	6138      	str	r0, [r7, #16]
      break;
 8006732:	e007      	b.n	8006744 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	68b9      	ldr	r1, [r7, #8]
 8006738:	68f8      	ldr	r0, [r7, #12]
 800673a:	f000 f89b 	bl	8006874 <CRC_Handle_16>
 800673e:	6138      	str	r0, [r7, #16]
      break;
 8006740:	e000      	b.n	8006744 <HAL_CRC_Calculate+0x88>
      break;
 8006742:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2201      	movs	r2, #1
 8006748:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800674a:	693b      	ldr	r3, [r7, #16]
}
 800674c:	4618      	mov	r0, r3
 800674e:	3718      	adds	r7, #24
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}

08006754 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8006754:	b480      	push	{r7}
 8006756:	b089      	sub	sp, #36	@ 0x24
 8006758:	af00      	add	r7, sp, #0
 800675a:	60f8      	str	r0, [r7, #12]
 800675c:	60b9      	str	r1, [r7, #8]
 800675e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8006760:	2300      	movs	r3, #0
 8006762:	61fb      	str	r3, [r7, #28]
 8006764:	e023      	b.n	80067ae <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	68ba      	ldr	r2, [r7, #8]
 800676c:	4413      	add	r3, r2
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8006772:	69fb      	ldr	r3, [r7, #28]
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	3301      	adds	r3, #1
 8006778:	68b9      	ldr	r1, [r7, #8]
 800677a:	440b      	add	r3, r1
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006780:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	3302      	adds	r3, #2
 8006788:	68b9      	ldr	r1, [r7, #8]
 800678a:	440b      	add	r3, r1
 800678c:	781b      	ldrb	r3, [r3, #0]
 800678e:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8006790:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	3303      	adds	r3, #3
 8006798:	68b9      	ldr	r1, [r7, #8]
 800679a:	440b      	add	r3, r1
 800679c:	781b      	ldrb	r3, [r3, #0]
 800679e:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80067a4:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80067a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	3301      	adds	r3, #1
 80067ac:	61fb      	str	r3, [r7, #28]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	089b      	lsrs	r3, r3, #2
 80067b2:	69fa      	ldr	r2, [r7, #28]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d3d6      	bcc.n	8006766 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f003 0303 	and.w	r3, r3, #3
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d04f      	beq.n	8006862 <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f003 0303 	and.w	r3, r3, #3
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d107      	bne.n	80067dc <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	68ba      	ldr	r2, [r7, #8]
 80067d2:	4413      	add	r3, r2
 80067d4:	68fa      	ldr	r2, [r7, #12]
 80067d6:	6812      	ldr	r2, [r2, #0]
 80067d8:	781b      	ldrb	r3, [r3, #0]
 80067da:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f003 0303 	and.w	r3, r3, #3
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d117      	bne.n	8006816 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	68ba      	ldr	r2, [r7, #8]
 80067ec:	4413      	add	r3, r2
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	b21b      	sxth	r3, r3
 80067f2:	021b      	lsls	r3, r3, #8
 80067f4:	b21a      	sxth	r2, r3
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	3301      	adds	r3, #1
 80067fc:	68b9      	ldr	r1, [r7, #8]
 80067fe:	440b      	add	r3, r1
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	b21b      	sxth	r3, r3
 8006804:	4313      	orrs	r3, r2
 8006806:	b21b      	sxth	r3, r3
 8006808:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	8b7a      	ldrh	r2, [r7, #26]
 8006814:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f003 0303 	and.w	r3, r3, #3
 800681c:	2b03      	cmp	r3, #3
 800681e:	d120      	bne.n	8006862 <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	4413      	add	r3, r2
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	b21b      	sxth	r3, r3
 800682c:	021b      	lsls	r3, r3, #8
 800682e:	b21a      	sxth	r2, r3
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	3301      	adds	r3, #1
 8006836:	68b9      	ldr	r1, [r7, #8]
 8006838:	440b      	add	r3, r1
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	b21b      	sxth	r3, r3
 800683e:	4313      	orrs	r3, r2
 8006840:	b21b      	sxth	r3, r3
 8006842:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	8b7a      	ldrh	r2, [r7, #26]
 800684e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	3302      	adds	r3, #2
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	4413      	add	r3, r2
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	6812      	ldr	r2, [r2, #0]
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681b      	ldr	r3, [r3, #0]
}
 8006868:	4618      	mov	r0, r3
 800686a:	3724      	adds	r7, #36	@ 0x24
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8006874:	b480      	push	{r7}
 8006876:	b087      	sub	sp, #28
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8006880:	2300      	movs	r3, #0
 8006882:	617b      	str	r3, [r7, #20]
 8006884:	e013      	b.n	80068ae <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	009b      	lsls	r3, r3, #2
 800688a:	68ba      	ldr	r2, [r7, #8]
 800688c:	4413      	add	r3, r2
 800688e:	881b      	ldrh	r3, [r3, #0]
 8006890:	041a      	lsls	r2, r3, #16
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	3302      	adds	r3, #2
 8006898:	68b9      	ldr	r1, [r7, #8]
 800689a:	440b      	add	r3, r1
 800689c:	881b      	ldrh	r3, [r3, #0]
 800689e:	4619      	mov	r1, r3
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	430a      	orrs	r2, r1
 80068a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	3301      	adds	r3, #1
 80068ac:	617b      	str	r3, [r7, #20]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	085b      	lsrs	r3, r3, #1
 80068b2:	697a      	ldr	r2, [r7, #20]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d3e6      	bcc.n	8006886 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f003 0301 	and.w	r3, r3, #1
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d009      	beq.n	80068d6 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	009b      	lsls	r3, r3, #2
 80068cc:	68ba      	ldr	r2, [r7, #8]
 80068ce:	4413      	add	r3, r2
 80068d0:	881a      	ldrh	r2, [r3, #0]
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
}
 80068dc:	4618      	mov	r0, r3
 80068de:	371c      	adds	r7, #28
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b087      	sub	sp, #28
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	60f8      	str	r0, [r7, #12]
 80068f0:	60b9      	str	r1, [r7, #8]
 80068f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068f4:	2300      	movs	r3, #0
 80068f6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80068f8:	231f      	movs	r3, #31
 80068fa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	f003 0301 	and.w	r3, r3, #1
 8006902:	2b00      	cmp	r3, #0
 8006904:	d102      	bne.n	800690c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	75fb      	strb	r3, [r7, #23]
 800690a:	e063      	b.n	80069d4 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800690c:	bf00      	nop
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	1e5a      	subs	r2, r3, #1
 8006912:	613a      	str	r2, [r7, #16]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d009      	beq.n	800692c <HAL_CRCEx_Polynomial_Set+0x44>
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	f003 031f 	and.w	r3, r3, #31
 800691e:	68ba      	ldr	r2, [r7, #8]
 8006920:	fa22 f303 	lsr.w	r3, r2, r3
 8006924:	f003 0301 	and.w	r3, r3, #1
 8006928:	2b00      	cmp	r3, #0
 800692a:	d0f0      	beq.n	800690e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2b18      	cmp	r3, #24
 8006930:	d846      	bhi.n	80069c0 <HAL_CRCEx_Polynomial_Set+0xd8>
 8006932:	a201      	add	r2, pc, #4	@ (adr r2, 8006938 <HAL_CRCEx_Polynomial_Set+0x50>)
 8006934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006938:	080069c7 	.word	0x080069c7
 800693c:	080069c1 	.word	0x080069c1
 8006940:	080069c1 	.word	0x080069c1
 8006944:	080069c1 	.word	0x080069c1
 8006948:	080069c1 	.word	0x080069c1
 800694c:	080069c1 	.word	0x080069c1
 8006950:	080069c1 	.word	0x080069c1
 8006954:	080069c1 	.word	0x080069c1
 8006958:	080069b5 	.word	0x080069b5
 800695c:	080069c1 	.word	0x080069c1
 8006960:	080069c1 	.word	0x080069c1
 8006964:	080069c1 	.word	0x080069c1
 8006968:	080069c1 	.word	0x080069c1
 800696c:	080069c1 	.word	0x080069c1
 8006970:	080069c1 	.word	0x080069c1
 8006974:	080069c1 	.word	0x080069c1
 8006978:	080069a9 	.word	0x080069a9
 800697c:	080069c1 	.word	0x080069c1
 8006980:	080069c1 	.word	0x080069c1
 8006984:	080069c1 	.word	0x080069c1
 8006988:	080069c1 	.word	0x080069c1
 800698c:	080069c1 	.word	0x080069c1
 8006990:	080069c1 	.word	0x080069c1
 8006994:	080069c1 	.word	0x080069c1
 8006998:	0800699d 	.word	0x0800699d
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	2b06      	cmp	r3, #6
 80069a0:	d913      	bls.n	80069ca <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80069a2:	2301      	movs	r3, #1
 80069a4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80069a6:	e010      	b.n	80069ca <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	2b07      	cmp	r3, #7
 80069ac:	d90f      	bls.n	80069ce <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80069b2:	e00c      	b.n	80069ce <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80069b4:	693b      	ldr	r3, [r7, #16]
 80069b6:	2b0f      	cmp	r3, #15
 80069b8:	d90b      	bls.n	80069d2 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80069be:	e008      	b.n	80069d2 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	75fb      	strb	r3, [r7, #23]
        break;
 80069c4:	e006      	b.n	80069d4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80069c6:	bf00      	nop
 80069c8:	e004      	b.n	80069d4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80069ca:	bf00      	nop
 80069cc:	e002      	b.n	80069d4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80069ce:	bf00      	nop
 80069d0:	e000      	b.n	80069d4 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80069d2:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80069d4:	7dfb      	ldrb	r3, [r7, #23]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d10d      	bne.n	80069f6 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68ba      	ldr	r2, [r7, #8]
 80069e0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f023 0118 	bic.w	r1, r3, #24
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	687a      	ldr	r2, [r7, #4]
 80069f2:	430a      	orrs	r2, r1
 80069f4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80069f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	371c      	adds	r7, #28
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b085      	sub	sp, #20
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	2b02      	cmp	r3, #2
 8006a1a:	d005      	beq.n	8006a28 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2204      	movs	r2, #4
 8006a20:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	73fb      	strb	r3, [r7, #15]
 8006a26:	e037      	b.n	8006a98 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f022 020e 	bic.w	r2, r2, #14
 8006a36:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006a46:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f022 0201 	bic.w	r2, r2, #1
 8006a56:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a5c:	f003 021f 	and.w	r2, r3, #31
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a64:	2101      	movs	r1, #1
 8006a66:	fa01 f202 	lsl.w	r2, r1, r2
 8006a6a:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006a74:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00c      	beq.n	8006a98 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006a8c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006a96:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3714      	adds	r7, #20
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr

08006ab6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006ab6:	b580      	push	{r7, lr}
 8006ab8:	b084      	sub	sp, #16
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b02      	cmp	r3, #2
 8006acc:	d00d      	beq.n	8006aea <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2204      	movs	r2, #4
 8006ad2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	73fb      	strb	r3, [r7, #15]
 8006ae8:	e047      	b.n	8006b7a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f022 020e 	bic.w	r2, r2, #14
 8006af8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f022 0201 	bic.w	r2, r2, #1
 8006b08:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b18:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b1e:	f003 021f 	and.w	r2, r3, #31
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b26:	2101      	movs	r1, #1
 8006b28:	fa01 f202 	lsl.w	r2, r1, r2
 8006b2c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006b36:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d00c      	beq.n	8006b5a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b4a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b4e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006b58:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d003      	beq.n	8006b7a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	4798      	blx	r3
    }
  }
  return status;
 8006b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3710      	adds	r7, #16
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b087      	sub	sp, #28
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006b92:	e15a      	b.n	8006e4a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	2101      	movs	r1, #1
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	f000 814c 	beq.w	8006e44 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	f003 0303 	and.w	r3, r3, #3
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d005      	beq.n	8006bc4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006bc0:	2b02      	cmp	r3, #2
 8006bc2:	d130      	bne.n	8006c26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	005b      	lsls	r3, r3, #1
 8006bce:	2203      	movs	r2, #3
 8006bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd4:	43db      	mvns	r3, r3
 8006bd6:	693a      	ldr	r2, [r7, #16]
 8006bd8:	4013      	ands	r3, r2
 8006bda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	68da      	ldr	r2, [r3, #12]
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	005b      	lsls	r3, r3, #1
 8006be4:	fa02 f303 	lsl.w	r3, r2, r3
 8006be8:	693a      	ldr	r2, [r7, #16]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	693a      	ldr	r2, [r7, #16]
 8006bf2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8006c02:	43db      	mvns	r3, r3
 8006c04:	693a      	ldr	r2, [r7, #16]
 8006c06:	4013      	ands	r3, r2
 8006c08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	091b      	lsrs	r3, r3, #4
 8006c10:	f003 0201 	and.w	r2, r3, #1
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	fa02 f303 	lsl.w	r3, r2, r3
 8006c1a:	693a      	ldr	r2, [r7, #16]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	693a      	ldr	r2, [r7, #16]
 8006c24:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	f003 0303 	and.w	r3, r3, #3
 8006c2e:	2b03      	cmp	r3, #3
 8006c30:	d017      	beq.n	8006c62 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	005b      	lsls	r3, r3, #1
 8006c3c:	2203      	movs	r2, #3
 8006c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c42:	43db      	mvns	r3, r3
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	4013      	ands	r3, r2
 8006c48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	689a      	ldr	r2, [r3, #8]
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	005b      	lsls	r3, r3, #1
 8006c52:	fa02 f303 	lsl.w	r3, r2, r3
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	693a      	ldr	r2, [r7, #16]
 8006c60:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	f003 0303 	and.w	r3, r3, #3
 8006c6a:	2b02      	cmp	r3, #2
 8006c6c:	d123      	bne.n	8006cb6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	08da      	lsrs	r2, r3, #3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	3208      	adds	r2, #8
 8006c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	f003 0307 	and.w	r3, r3, #7
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	220f      	movs	r2, #15
 8006c86:	fa02 f303 	lsl.w	r3, r2, r3
 8006c8a:	43db      	mvns	r3, r3
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4013      	ands	r3, r2
 8006c90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	691a      	ldr	r2, [r3, #16]
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	f003 0307 	and.w	r3, r3, #7
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	08da      	lsrs	r2, r3, #3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	3208      	adds	r2, #8
 8006cb0:	6939      	ldr	r1, [r7, #16]
 8006cb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	005b      	lsls	r3, r3, #1
 8006cc0:	2203      	movs	r2, #3
 8006cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc6:	43db      	mvns	r3, r3
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	4013      	ands	r3, r2
 8006ccc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	f003 0203 	and.w	r2, r3, #3
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	005b      	lsls	r3, r3, #1
 8006cda:	fa02 f303 	lsl.w	r3, r2, r3
 8006cde:	693a      	ldr	r2, [r7, #16]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	693a      	ldr	r2, [r7, #16]
 8006ce8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	f000 80a6 	beq.w	8006e44 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006cf8:	4b5b      	ldr	r3, [pc, #364]	@ (8006e68 <HAL_GPIO_Init+0x2e4>)
 8006cfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cfc:	4a5a      	ldr	r2, [pc, #360]	@ (8006e68 <HAL_GPIO_Init+0x2e4>)
 8006cfe:	f043 0301 	orr.w	r3, r3, #1
 8006d02:	6613      	str	r3, [r2, #96]	@ 0x60
 8006d04:	4b58      	ldr	r3, [pc, #352]	@ (8006e68 <HAL_GPIO_Init+0x2e4>)
 8006d06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d08:	f003 0301 	and.w	r3, r3, #1
 8006d0c:	60bb      	str	r3, [r7, #8]
 8006d0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006d10:	4a56      	ldr	r2, [pc, #344]	@ (8006e6c <HAL_GPIO_Init+0x2e8>)
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	089b      	lsrs	r3, r3, #2
 8006d16:	3302      	adds	r3, #2
 8006d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	f003 0303 	and.w	r3, r3, #3
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	220f      	movs	r2, #15
 8006d28:	fa02 f303 	lsl.w	r3, r2, r3
 8006d2c:	43db      	mvns	r3, r3
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	4013      	ands	r3, r2
 8006d32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006d3a:	d01f      	beq.n	8006d7c <HAL_GPIO_Init+0x1f8>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	4a4c      	ldr	r2, [pc, #304]	@ (8006e70 <HAL_GPIO_Init+0x2ec>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d019      	beq.n	8006d78 <HAL_GPIO_Init+0x1f4>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	4a4b      	ldr	r2, [pc, #300]	@ (8006e74 <HAL_GPIO_Init+0x2f0>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d013      	beq.n	8006d74 <HAL_GPIO_Init+0x1f0>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	4a4a      	ldr	r2, [pc, #296]	@ (8006e78 <HAL_GPIO_Init+0x2f4>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d00d      	beq.n	8006d70 <HAL_GPIO_Init+0x1ec>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	4a49      	ldr	r2, [pc, #292]	@ (8006e7c <HAL_GPIO_Init+0x2f8>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d007      	beq.n	8006d6c <HAL_GPIO_Init+0x1e8>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4a48      	ldr	r2, [pc, #288]	@ (8006e80 <HAL_GPIO_Init+0x2fc>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d101      	bne.n	8006d68 <HAL_GPIO_Init+0x1e4>
 8006d64:	2305      	movs	r3, #5
 8006d66:	e00a      	b.n	8006d7e <HAL_GPIO_Init+0x1fa>
 8006d68:	2306      	movs	r3, #6
 8006d6a:	e008      	b.n	8006d7e <HAL_GPIO_Init+0x1fa>
 8006d6c:	2304      	movs	r3, #4
 8006d6e:	e006      	b.n	8006d7e <HAL_GPIO_Init+0x1fa>
 8006d70:	2303      	movs	r3, #3
 8006d72:	e004      	b.n	8006d7e <HAL_GPIO_Init+0x1fa>
 8006d74:	2302      	movs	r3, #2
 8006d76:	e002      	b.n	8006d7e <HAL_GPIO_Init+0x1fa>
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e000      	b.n	8006d7e <HAL_GPIO_Init+0x1fa>
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	697a      	ldr	r2, [r7, #20]
 8006d80:	f002 0203 	and.w	r2, r2, #3
 8006d84:	0092      	lsls	r2, r2, #2
 8006d86:	4093      	lsls	r3, r2
 8006d88:	693a      	ldr	r2, [r7, #16]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006d8e:	4937      	ldr	r1, [pc, #220]	@ (8006e6c <HAL_GPIO_Init+0x2e8>)
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	089b      	lsrs	r3, r3, #2
 8006d94:	3302      	adds	r3, #2
 8006d96:	693a      	ldr	r2, [r7, #16]
 8006d98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006d9c:	4b39      	ldr	r3, [pc, #228]	@ (8006e84 <HAL_GPIO_Init+0x300>)
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	43db      	mvns	r3, r3
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	4013      	ands	r3, r2
 8006daa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d003      	beq.n	8006dc0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006dc0:	4a30      	ldr	r2, [pc, #192]	@ (8006e84 <HAL_GPIO_Init+0x300>)
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006dc6:	4b2f      	ldr	r3, [pc, #188]	@ (8006e84 <HAL_GPIO_Init+0x300>)
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	43db      	mvns	r3, r3
 8006dd0:	693a      	ldr	r2, [r7, #16]
 8006dd2:	4013      	ands	r3, r2
 8006dd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d003      	beq.n	8006dea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006de2:	693a      	ldr	r2, [r7, #16]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006dea:	4a26      	ldr	r2, [pc, #152]	@ (8006e84 <HAL_GPIO_Init+0x300>)
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006df0:	4b24      	ldr	r3, [pc, #144]	@ (8006e84 <HAL_GPIO_Init+0x300>)
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	43db      	mvns	r3, r3
 8006dfa:	693a      	ldr	r2, [r7, #16]
 8006dfc:	4013      	ands	r3, r2
 8006dfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d003      	beq.n	8006e14 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006e0c:	693a      	ldr	r2, [r7, #16]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006e14:	4a1b      	ldr	r2, [pc, #108]	@ (8006e84 <HAL_GPIO_Init+0x300>)
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8006e84 <HAL_GPIO_Init+0x300>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	43db      	mvns	r3, r3
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	4013      	ands	r3, r2
 8006e28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d003      	beq.n	8006e3e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006e36:	693a      	ldr	r2, [r7, #16]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006e3e:	4a11      	ldr	r2, [pc, #68]	@ (8006e84 <HAL_GPIO_Init+0x300>)
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	3301      	adds	r3, #1
 8006e48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	fa22 f303 	lsr.w	r3, r2, r3
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	f47f ae9d 	bne.w	8006b94 <HAL_GPIO_Init+0x10>
  }
}
 8006e5a:	bf00      	nop
 8006e5c:	bf00      	nop
 8006e5e:	371c      	adds	r7, #28
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr
 8006e68:	40021000 	.word	0x40021000
 8006e6c:	40010000 	.word	0x40010000
 8006e70:	48000400 	.word	0x48000400
 8006e74:	48000800 	.word	0x48000800
 8006e78:	48000c00 	.word	0x48000c00
 8006e7c:	48001000 	.word	0x48001000
 8006e80:	48001400 	.word	0x48001400
 8006e84:	40010400 	.word	0x40010400

08006e88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b085      	sub	sp, #20
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	460b      	mov	r3, r1
 8006e92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	691a      	ldr	r2, [r3, #16]
 8006e98:	887b      	ldrh	r3, [r7, #2]
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d002      	beq.n	8006ea6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	73fb      	strb	r3, [r7, #15]
 8006ea4:	e001      	b.n	8006eaa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3714      	adds	r7, #20
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb6:	4770      	bx	lr

08006eb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	807b      	strh	r3, [r7, #2]
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006ec8:	787b      	ldrb	r3, [r7, #1]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d003      	beq.n	8006ed6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006ece:	887a      	ldrh	r2, [r7, #2]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006ed4:	e002      	b.n	8006edc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006ed6:	887a      	ldrh	r2, [r7, #2]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006edc:	bf00      	nop
 8006ede:	370c      	adds	r7, #12
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d141      	bne.n	8006f7a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006ef6:	4b4b      	ldr	r3, [pc, #300]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006efe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f02:	d131      	bne.n	8006f68 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f04:	4b47      	ldr	r3, [pc, #284]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f0a:	4a46      	ldr	r2, [pc, #280]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006f14:	4b43      	ldr	r3, [pc, #268]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006f1c:	4a41      	ldr	r2, [pc, #260]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006f22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006f24:	4b40      	ldr	r3, [pc, #256]	@ (8007028 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	2232      	movs	r2, #50	@ 0x32
 8006f2a:	fb02 f303 	mul.w	r3, r2, r3
 8006f2e:	4a3f      	ldr	r2, [pc, #252]	@ (800702c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006f30:	fba2 2303 	umull	r2, r3, r2, r3
 8006f34:	0c9b      	lsrs	r3, r3, #18
 8006f36:	3301      	adds	r3, #1
 8006f38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f3a:	e002      	b.n	8006f42 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f42:	4b38      	ldr	r3, [pc, #224]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f4e:	d102      	bne.n	8006f56 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1f2      	bne.n	8006f3c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006f56:	4b33      	ldr	r3, [pc, #204]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f58:	695b      	ldr	r3, [r3, #20]
 8006f5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f62:	d158      	bne.n	8007016 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006f64:	2303      	movs	r3, #3
 8006f66:	e057      	b.n	8007018 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f68:	4b2e      	ldr	r3, [pc, #184]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f6e:	4a2d      	ldr	r2, [pc, #180]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006f78:	e04d      	b.n	8007016 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f80:	d141      	bne.n	8007006 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006f82:	4b28      	ldr	r3, [pc, #160]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f8e:	d131      	bne.n	8006ff4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f90:	4b24      	ldr	r3, [pc, #144]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f96:	4a23      	ldr	r2, [pc, #140]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006fa0:	4b20      	ldr	r3, [pc, #128]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006fa8:	4a1e      	ldr	r2, [pc, #120]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006faa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006fae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006fb0:	4b1d      	ldr	r3, [pc, #116]	@ (8007028 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2232      	movs	r2, #50	@ 0x32
 8006fb6:	fb02 f303 	mul.w	r3, r2, r3
 8006fba:	4a1c      	ldr	r2, [pc, #112]	@ (800702c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8006fc0:	0c9b      	lsrs	r3, r3, #18
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006fc6:	e002      	b.n	8006fce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006fce:	4b15      	ldr	r3, [pc, #84]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fd0:	695b      	ldr	r3, [r3, #20]
 8006fd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fda:	d102      	bne.n	8006fe2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d1f2      	bne.n	8006fc8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006fe2:	4b10      	ldr	r3, [pc, #64]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fe4:	695b      	ldr	r3, [r3, #20]
 8006fe6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fee:	d112      	bne.n	8007016 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	e011      	b.n	8007018 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ffc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007000:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007004:	e007      	b.n	8007016 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007006:	4b07      	ldr	r3, [pc, #28]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800700e:	4a05      	ldr	r2, [pc, #20]	@ (8007024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007010:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007014:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007016:	2300      	movs	r3, #0
}
 8007018:	4618      	mov	r0, r3
 800701a:	3714      	adds	r7, #20
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr
 8007024:	40007000 	.word	0x40007000
 8007028:	20000008 	.word	0x20000008
 800702c:	431bde83 	.word	0x431bde83

08007030 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007030:	b480      	push	{r7}
 8007032:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007034:	4b05      	ldr	r3, [pc, #20]	@ (800704c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	4a04      	ldr	r2, [pc, #16]	@ (800704c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800703a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800703e:	6093      	str	r3, [r2, #8]
}
 8007040:	bf00      	nop
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	40007000 	.word	0x40007000

08007050 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b088      	sub	sp, #32
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d101      	bne.n	8007062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e2fe      	b.n	8007660 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 0301 	and.w	r3, r3, #1
 800706a:	2b00      	cmp	r3, #0
 800706c:	d075      	beq.n	800715a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800706e:	4b97      	ldr	r3, [pc, #604]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	f003 030c 	and.w	r3, r3, #12
 8007076:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007078:	4b94      	ldr	r3, [pc, #592]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	f003 0303 	and.w	r3, r3, #3
 8007080:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	2b0c      	cmp	r3, #12
 8007086:	d102      	bne.n	800708e <HAL_RCC_OscConfig+0x3e>
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	2b03      	cmp	r3, #3
 800708c:	d002      	beq.n	8007094 <HAL_RCC_OscConfig+0x44>
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	2b08      	cmp	r3, #8
 8007092:	d10b      	bne.n	80070ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007094:	4b8d      	ldr	r3, [pc, #564]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d05b      	beq.n	8007158 <HAL_RCC_OscConfig+0x108>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d157      	bne.n	8007158 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e2d9      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070b4:	d106      	bne.n	80070c4 <HAL_RCC_OscConfig+0x74>
 80070b6:	4b85      	ldr	r3, [pc, #532]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a84      	ldr	r2, [pc, #528]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80070bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070c0:	6013      	str	r3, [r2, #0]
 80070c2:	e01d      	b.n	8007100 <HAL_RCC_OscConfig+0xb0>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80070cc:	d10c      	bne.n	80070e8 <HAL_RCC_OscConfig+0x98>
 80070ce:	4b7f      	ldr	r3, [pc, #508]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a7e      	ldr	r2, [pc, #504]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80070d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80070d8:	6013      	str	r3, [r2, #0]
 80070da:	4b7c      	ldr	r3, [pc, #496]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a7b      	ldr	r2, [pc, #492]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80070e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070e4:	6013      	str	r3, [r2, #0]
 80070e6:	e00b      	b.n	8007100 <HAL_RCC_OscConfig+0xb0>
 80070e8:	4b78      	ldr	r3, [pc, #480]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a77      	ldr	r2, [pc, #476]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80070ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070f2:	6013      	str	r3, [r2, #0]
 80070f4:	4b75      	ldr	r3, [pc, #468]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a74      	ldr	r2, [pc, #464]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80070fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d013      	beq.n	8007130 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007108:	f7ff f958 	bl	80063bc <HAL_GetTick>
 800710c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800710e:	e008      	b.n	8007122 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007110:	f7ff f954 	bl	80063bc <HAL_GetTick>
 8007114:	4602      	mov	r2, r0
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	2b64      	cmp	r3, #100	@ 0x64
 800711c:	d901      	bls.n	8007122 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e29e      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007122:	4b6a      	ldr	r3, [pc, #424]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d0f0      	beq.n	8007110 <HAL_RCC_OscConfig+0xc0>
 800712e:	e014      	b.n	800715a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007130:	f7ff f944 	bl	80063bc <HAL_GetTick>
 8007134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007136:	e008      	b.n	800714a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007138:	f7ff f940 	bl	80063bc <HAL_GetTick>
 800713c:	4602      	mov	r2, r0
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	2b64      	cmp	r3, #100	@ 0x64
 8007144:	d901      	bls.n	800714a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007146:	2303      	movs	r3, #3
 8007148:	e28a      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800714a:	4b60      	ldr	r3, [pc, #384]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1f0      	bne.n	8007138 <HAL_RCC_OscConfig+0xe8>
 8007156:	e000      	b.n	800715a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f003 0302 	and.w	r3, r3, #2
 8007162:	2b00      	cmp	r3, #0
 8007164:	d075      	beq.n	8007252 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007166:	4b59      	ldr	r3, [pc, #356]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	f003 030c 	and.w	r3, r3, #12
 800716e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007170:	4b56      	ldr	r3, [pc, #344]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	f003 0303 	and.w	r3, r3, #3
 8007178:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	2b0c      	cmp	r3, #12
 800717e:	d102      	bne.n	8007186 <HAL_RCC_OscConfig+0x136>
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	2b02      	cmp	r3, #2
 8007184:	d002      	beq.n	800718c <HAL_RCC_OscConfig+0x13c>
 8007186:	69bb      	ldr	r3, [r7, #24]
 8007188:	2b04      	cmp	r3, #4
 800718a:	d11f      	bne.n	80071cc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800718c:	4b4f      	ldr	r3, [pc, #316]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007194:	2b00      	cmp	r3, #0
 8007196:	d005      	beq.n	80071a4 <HAL_RCC_OscConfig+0x154>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d101      	bne.n	80071a4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	e25d      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071a4:	4b49      	ldr	r3, [pc, #292]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	691b      	ldr	r3, [r3, #16]
 80071b0:	061b      	lsls	r3, r3, #24
 80071b2:	4946      	ldr	r1, [pc, #280]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80071b4:	4313      	orrs	r3, r2
 80071b6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80071b8:	4b45      	ldr	r3, [pc, #276]	@ (80072d0 <HAL_RCC_OscConfig+0x280>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4618      	mov	r0, r3
 80071be:	f7ff f8b1 	bl	8006324 <HAL_InitTick>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d043      	beq.n	8007250 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	e249      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	68db      	ldr	r3, [r3, #12]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d023      	beq.n	800721c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071d4:	4b3d      	ldr	r3, [pc, #244]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a3c      	ldr	r2, [pc, #240]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80071da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071e0:	f7ff f8ec 	bl	80063bc <HAL_GetTick>
 80071e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80071e6:	e008      	b.n	80071fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071e8:	f7ff f8e8 	bl	80063bc <HAL_GetTick>
 80071ec:	4602      	mov	r2, r0
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	1ad3      	subs	r3, r2, r3
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	d901      	bls.n	80071fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80071f6:	2303      	movs	r3, #3
 80071f8:	e232      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80071fa:	4b34      	ldr	r3, [pc, #208]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007202:	2b00      	cmp	r3, #0
 8007204:	d0f0      	beq.n	80071e8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007206:	4b31      	ldr	r3, [pc, #196]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	691b      	ldr	r3, [r3, #16]
 8007212:	061b      	lsls	r3, r3, #24
 8007214:	492d      	ldr	r1, [pc, #180]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 8007216:	4313      	orrs	r3, r2
 8007218:	604b      	str	r3, [r1, #4]
 800721a:	e01a      	b.n	8007252 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800721c:	4b2b      	ldr	r3, [pc, #172]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a2a      	ldr	r2, [pc, #168]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 8007222:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007226:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007228:	f7ff f8c8 	bl	80063bc <HAL_GetTick>
 800722c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800722e:	e008      	b.n	8007242 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007230:	f7ff f8c4 	bl	80063bc <HAL_GetTick>
 8007234:	4602      	mov	r2, r0
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	1ad3      	subs	r3, r2, r3
 800723a:	2b02      	cmp	r3, #2
 800723c:	d901      	bls.n	8007242 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800723e:	2303      	movs	r3, #3
 8007240:	e20e      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007242:	4b22      	ldr	r3, [pc, #136]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800724a:	2b00      	cmp	r3, #0
 800724c:	d1f0      	bne.n	8007230 <HAL_RCC_OscConfig+0x1e0>
 800724e:	e000      	b.n	8007252 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007250:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f003 0308 	and.w	r3, r3, #8
 800725a:	2b00      	cmp	r3, #0
 800725c:	d041      	beq.n	80072e2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	695b      	ldr	r3, [r3, #20]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d01c      	beq.n	80072a0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007266:	4b19      	ldr	r3, [pc, #100]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 8007268:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800726c:	4a17      	ldr	r2, [pc, #92]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 800726e:	f043 0301 	orr.w	r3, r3, #1
 8007272:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007276:	f7ff f8a1 	bl	80063bc <HAL_GetTick>
 800727a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800727c:	e008      	b.n	8007290 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800727e:	f7ff f89d 	bl	80063bc <HAL_GetTick>
 8007282:	4602      	mov	r2, r0
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	2b02      	cmp	r3, #2
 800728a:	d901      	bls.n	8007290 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800728c:	2303      	movs	r3, #3
 800728e:	e1e7      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007290:	4b0e      	ldr	r3, [pc, #56]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 8007292:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007296:	f003 0302 	and.w	r3, r3, #2
 800729a:	2b00      	cmp	r3, #0
 800729c:	d0ef      	beq.n	800727e <HAL_RCC_OscConfig+0x22e>
 800729e:	e020      	b.n	80072e2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072a0:	4b0a      	ldr	r3, [pc, #40]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80072a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072a6:	4a09      	ldr	r2, [pc, #36]	@ (80072cc <HAL_RCC_OscConfig+0x27c>)
 80072a8:	f023 0301 	bic.w	r3, r3, #1
 80072ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072b0:	f7ff f884 	bl	80063bc <HAL_GetTick>
 80072b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80072b6:	e00d      	b.n	80072d4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072b8:	f7ff f880 	bl	80063bc <HAL_GetTick>
 80072bc:	4602      	mov	r2, r0
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	1ad3      	subs	r3, r2, r3
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d906      	bls.n	80072d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80072c6:	2303      	movs	r3, #3
 80072c8:	e1ca      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
 80072ca:	bf00      	nop
 80072cc:	40021000 	.word	0x40021000
 80072d0:	2000004c 	.word	0x2000004c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80072d4:	4b8c      	ldr	r3, [pc, #560]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 80072d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072da:	f003 0302 	and.w	r3, r3, #2
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1ea      	bne.n	80072b8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 0304 	and.w	r3, r3, #4
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f000 80a6 	beq.w	800743c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072f0:	2300      	movs	r3, #0
 80072f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80072f4:	4b84      	ldr	r3, [pc, #528]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 80072f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d101      	bne.n	8007304 <HAL_RCC_OscConfig+0x2b4>
 8007300:	2301      	movs	r3, #1
 8007302:	e000      	b.n	8007306 <HAL_RCC_OscConfig+0x2b6>
 8007304:	2300      	movs	r3, #0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00d      	beq.n	8007326 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800730a:	4b7f      	ldr	r3, [pc, #508]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 800730c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800730e:	4a7e      	ldr	r2, [pc, #504]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 8007310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007314:	6593      	str	r3, [r2, #88]	@ 0x58
 8007316:	4b7c      	ldr	r3, [pc, #496]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 8007318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800731a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800731e:	60fb      	str	r3, [r7, #12]
 8007320:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007322:	2301      	movs	r3, #1
 8007324:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007326:	4b79      	ldr	r3, [pc, #484]	@ (800750c <HAL_RCC_OscConfig+0x4bc>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800732e:	2b00      	cmp	r3, #0
 8007330:	d118      	bne.n	8007364 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007332:	4b76      	ldr	r3, [pc, #472]	@ (800750c <HAL_RCC_OscConfig+0x4bc>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a75      	ldr	r2, [pc, #468]	@ (800750c <HAL_RCC_OscConfig+0x4bc>)
 8007338:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800733c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800733e:	f7ff f83d 	bl	80063bc <HAL_GetTick>
 8007342:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007344:	e008      	b.n	8007358 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007346:	f7ff f839 	bl	80063bc <HAL_GetTick>
 800734a:	4602      	mov	r2, r0
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	1ad3      	subs	r3, r2, r3
 8007350:	2b02      	cmp	r3, #2
 8007352:	d901      	bls.n	8007358 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007354:	2303      	movs	r3, #3
 8007356:	e183      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007358:	4b6c      	ldr	r3, [pc, #432]	@ (800750c <HAL_RCC_OscConfig+0x4bc>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007360:	2b00      	cmp	r3, #0
 8007362:	d0f0      	beq.n	8007346 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	2b01      	cmp	r3, #1
 800736a:	d108      	bne.n	800737e <HAL_RCC_OscConfig+0x32e>
 800736c:	4b66      	ldr	r3, [pc, #408]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 800736e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007372:	4a65      	ldr	r2, [pc, #404]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 8007374:	f043 0301 	orr.w	r3, r3, #1
 8007378:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800737c:	e024      	b.n	80073c8 <HAL_RCC_OscConfig+0x378>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	2b05      	cmp	r3, #5
 8007384:	d110      	bne.n	80073a8 <HAL_RCC_OscConfig+0x358>
 8007386:	4b60      	ldr	r3, [pc, #384]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 8007388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800738c:	4a5e      	ldr	r2, [pc, #376]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 800738e:	f043 0304 	orr.w	r3, r3, #4
 8007392:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007396:	4b5c      	ldr	r3, [pc, #368]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 8007398:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800739c:	4a5a      	ldr	r2, [pc, #360]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 800739e:	f043 0301 	orr.w	r3, r3, #1
 80073a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80073a6:	e00f      	b.n	80073c8 <HAL_RCC_OscConfig+0x378>
 80073a8:	4b57      	ldr	r3, [pc, #348]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 80073aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ae:	4a56      	ldr	r2, [pc, #344]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 80073b0:	f023 0301 	bic.w	r3, r3, #1
 80073b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80073b8:	4b53      	ldr	r3, [pc, #332]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 80073ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073be:	4a52      	ldr	r2, [pc, #328]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 80073c0:	f023 0304 	bic.w	r3, r3, #4
 80073c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d016      	beq.n	80073fe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073d0:	f7fe fff4 	bl	80063bc <HAL_GetTick>
 80073d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073d6:	e00a      	b.n	80073ee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073d8:	f7fe fff0 	bl	80063bc <HAL_GetTick>
 80073dc:	4602      	mov	r2, r0
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	1ad3      	subs	r3, r2, r3
 80073e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d901      	bls.n	80073ee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e138      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073ee:	4b46      	ldr	r3, [pc, #280]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 80073f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073f4:	f003 0302 	and.w	r3, r3, #2
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d0ed      	beq.n	80073d8 <HAL_RCC_OscConfig+0x388>
 80073fc:	e015      	b.n	800742a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073fe:	f7fe ffdd 	bl	80063bc <HAL_GetTick>
 8007402:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007404:	e00a      	b.n	800741c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007406:	f7fe ffd9 	bl	80063bc <HAL_GetTick>
 800740a:	4602      	mov	r2, r0
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	1ad3      	subs	r3, r2, r3
 8007410:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007414:	4293      	cmp	r3, r2
 8007416:	d901      	bls.n	800741c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007418:	2303      	movs	r3, #3
 800741a:	e121      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800741c:	4b3a      	ldr	r3, [pc, #232]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 800741e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007422:	f003 0302 	and.w	r3, r3, #2
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1ed      	bne.n	8007406 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800742a:	7ffb      	ldrb	r3, [r7, #31]
 800742c:	2b01      	cmp	r3, #1
 800742e:	d105      	bne.n	800743c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007430:	4b35      	ldr	r3, [pc, #212]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 8007432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007434:	4a34      	ldr	r2, [pc, #208]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 8007436:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800743a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 0320 	and.w	r3, r3, #32
 8007444:	2b00      	cmp	r3, #0
 8007446:	d03c      	beq.n	80074c2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	699b      	ldr	r3, [r3, #24]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d01c      	beq.n	800748a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007450:	4b2d      	ldr	r3, [pc, #180]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 8007452:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007456:	4a2c      	ldr	r2, [pc, #176]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 8007458:	f043 0301 	orr.w	r3, r3, #1
 800745c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007460:	f7fe ffac 	bl	80063bc <HAL_GetTick>
 8007464:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007466:	e008      	b.n	800747a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007468:	f7fe ffa8 	bl	80063bc <HAL_GetTick>
 800746c:	4602      	mov	r2, r0
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	1ad3      	subs	r3, r2, r3
 8007472:	2b02      	cmp	r3, #2
 8007474:	d901      	bls.n	800747a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007476:	2303      	movs	r3, #3
 8007478:	e0f2      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800747a:	4b23      	ldr	r3, [pc, #140]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 800747c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007480:	f003 0302 	and.w	r3, r3, #2
 8007484:	2b00      	cmp	r3, #0
 8007486:	d0ef      	beq.n	8007468 <HAL_RCC_OscConfig+0x418>
 8007488:	e01b      	b.n	80074c2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800748a:	4b1f      	ldr	r3, [pc, #124]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 800748c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007490:	4a1d      	ldr	r2, [pc, #116]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 8007492:	f023 0301 	bic.w	r3, r3, #1
 8007496:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800749a:	f7fe ff8f 	bl	80063bc <HAL_GetTick>
 800749e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80074a0:	e008      	b.n	80074b4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80074a2:	f7fe ff8b 	bl	80063bc <HAL_GetTick>
 80074a6:	4602      	mov	r2, r0
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	1ad3      	subs	r3, r2, r3
 80074ac:	2b02      	cmp	r3, #2
 80074ae:	d901      	bls.n	80074b4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80074b0:	2303      	movs	r3, #3
 80074b2:	e0d5      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80074b4:	4b14      	ldr	r3, [pc, #80]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 80074b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80074ba:	f003 0302 	and.w	r3, r3, #2
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1ef      	bne.n	80074a2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	69db      	ldr	r3, [r3, #28]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f000 80c9 	beq.w	800765e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80074cc:	4b0e      	ldr	r3, [pc, #56]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	f003 030c 	and.w	r3, r3, #12
 80074d4:	2b0c      	cmp	r3, #12
 80074d6:	f000 8083 	beq.w	80075e0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	69db      	ldr	r3, [r3, #28]
 80074de:	2b02      	cmp	r3, #2
 80074e0:	d15e      	bne.n	80075a0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074e2:	4b09      	ldr	r3, [pc, #36]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a08      	ldr	r2, [pc, #32]	@ (8007508 <HAL_RCC_OscConfig+0x4b8>)
 80074e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80074ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074ee:	f7fe ff65 	bl	80063bc <HAL_GetTick>
 80074f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80074f4:	e00c      	b.n	8007510 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074f6:	f7fe ff61 	bl	80063bc <HAL_GetTick>
 80074fa:	4602      	mov	r2, r0
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	1ad3      	subs	r3, r2, r3
 8007500:	2b02      	cmp	r3, #2
 8007502:	d905      	bls.n	8007510 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007504:	2303      	movs	r3, #3
 8007506:	e0ab      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
 8007508:	40021000 	.word	0x40021000
 800750c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007510:	4b55      	ldr	r3, [pc, #340]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007518:	2b00      	cmp	r3, #0
 800751a:	d1ec      	bne.n	80074f6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800751c:	4b52      	ldr	r3, [pc, #328]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 800751e:	68da      	ldr	r2, [r3, #12]
 8007520:	4b52      	ldr	r3, [pc, #328]	@ (800766c <HAL_RCC_OscConfig+0x61c>)
 8007522:	4013      	ands	r3, r2
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	6a11      	ldr	r1, [r2, #32]
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800752c:	3a01      	subs	r2, #1
 800752e:	0112      	lsls	r2, r2, #4
 8007530:	4311      	orrs	r1, r2
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007536:	0212      	lsls	r2, r2, #8
 8007538:	4311      	orrs	r1, r2
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800753e:	0852      	lsrs	r2, r2, #1
 8007540:	3a01      	subs	r2, #1
 8007542:	0552      	lsls	r2, r2, #21
 8007544:	4311      	orrs	r1, r2
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800754a:	0852      	lsrs	r2, r2, #1
 800754c:	3a01      	subs	r2, #1
 800754e:	0652      	lsls	r2, r2, #25
 8007550:	4311      	orrs	r1, r2
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007556:	06d2      	lsls	r2, r2, #27
 8007558:	430a      	orrs	r2, r1
 800755a:	4943      	ldr	r1, [pc, #268]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 800755c:	4313      	orrs	r3, r2
 800755e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007560:	4b41      	ldr	r3, [pc, #260]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a40      	ldr	r2, [pc, #256]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 8007566:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800756a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800756c:	4b3e      	ldr	r3, [pc, #248]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 800756e:	68db      	ldr	r3, [r3, #12]
 8007570:	4a3d      	ldr	r2, [pc, #244]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 8007572:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007576:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007578:	f7fe ff20 	bl	80063bc <HAL_GetTick>
 800757c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800757e:	e008      	b.n	8007592 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007580:	f7fe ff1c 	bl	80063bc <HAL_GetTick>
 8007584:	4602      	mov	r2, r0
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	1ad3      	subs	r3, r2, r3
 800758a:	2b02      	cmp	r3, #2
 800758c:	d901      	bls.n	8007592 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800758e:	2303      	movs	r3, #3
 8007590:	e066      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007592:	4b35      	ldr	r3, [pc, #212]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d0f0      	beq.n	8007580 <HAL_RCC_OscConfig+0x530>
 800759e:	e05e      	b.n	800765e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075a0:	4b31      	ldr	r3, [pc, #196]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a30      	ldr	r2, [pc, #192]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 80075a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80075aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ac:	f7fe ff06 	bl	80063bc <HAL_GetTick>
 80075b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075b2:	e008      	b.n	80075c6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075b4:	f7fe ff02 	bl	80063bc <HAL_GetTick>
 80075b8:	4602      	mov	r2, r0
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	1ad3      	subs	r3, r2, r3
 80075be:	2b02      	cmp	r3, #2
 80075c0:	d901      	bls.n	80075c6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80075c2:	2303      	movs	r3, #3
 80075c4:	e04c      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075c6:	4b28      	ldr	r3, [pc, #160]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d1f0      	bne.n	80075b4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80075d2:	4b25      	ldr	r3, [pc, #148]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 80075d4:	68da      	ldr	r2, [r3, #12]
 80075d6:	4924      	ldr	r1, [pc, #144]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 80075d8:	4b25      	ldr	r3, [pc, #148]	@ (8007670 <HAL_RCC_OscConfig+0x620>)
 80075da:	4013      	ands	r3, r2
 80075dc:	60cb      	str	r3, [r1, #12]
 80075de:	e03e      	b.n	800765e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	69db      	ldr	r3, [r3, #28]
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d101      	bne.n	80075ec <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	e039      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80075ec:	4b1e      	ldr	r3, [pc, #120]	@ (8007668 <HAL_RCC_OscConfig+0x618>)
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	f003 0203 	and.w	r2, r3, #3
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a1b      	ldr	r3, [r3, #32]
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d12c      	bne.n	800765a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800760a:	3b01      	subs	r3, #1
 800760c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800760e:	429a      	cmp	r2, r3
 8007610:	d123      	bne.n	800765a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800761c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800761e:	429a      	cmp	r2, r3
 8007620:	d11b      	bne.n	800765a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800762c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800762e:	429a      	cmp	r2, r3
 8007630:	d113      	bne.n	800765a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800763c:	085b      	lsrs	r3, r3, #1
 800763e:	3b01      	subs	r3, #1
 8007640:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007642:	429a      	cmp	r2, r3
 8007644:	d109      	bne.n	800765a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007650:	085b      	lsrs	r3, r3, #1
 8007652:	3b01      	subs	r3, #1
 8007654:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007656:	429a      	cmp	r2, r3
 8007658:	d001      	beq.n	800765e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e000      	b.n	8007660 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800765e:	2300      	movs	r3, #0
}
 8007660:	4618      	mov	r0, r3
 8007662:	3720      	adds	r7, #32
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}
 8007668:	40021000 	.word	0x40021000
 800766c:	019f800c 	.word	0x019f800c
 8007670:	feeefffc 	.word	0xfeeefffc

08007674 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b086      	sub	sp, #24
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800767e:	2300      	movs	r3, #0
 8007680:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d101      	bne.n	800768c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	e11e      	b.n	80078ca <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800768c:	4b91      	ldr	r3, [pc, #580]	@ (80078d4 <HAL_RCC_ClockConfig+0x260>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f003 030f 	and.w	r3, r3, #15
 8007694:	683a      	ldr	r2, [r7, #0]
 8007696:	429a      	cmp	r2, r3
 8007698:	d910      	bls.n	80076bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800769a:	4b8e      	ldr	r3, [pc, #568]	@ (80078d4 <HAL_RCC_ClockConfig+0x260>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f023 020f 	bic.w	r2, r3, #15
 80076a2:	498c      	ldr	r1, [pc, #560]	@ (80078d4 <HAL_RCC_ClockConfig+0x260>)
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076aa:	4b8a      	ldr	r3, [pc, #552]	@ (80078d4 <HAL_RCC_ClockConfig+0x260>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f003 030f 	and.w	r3, r3, #15
 80076b2:	683a      	ldr	r2, [r7, #0]
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d001      	beq.n	80076bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e106      	b.n	80078ca <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f003 0301 	and.w	r3, r3, #1
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d073      	beq.n	80077b0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	2b03      	cmp	r3, #3
 80076ce:	d129      	bne.n	8007724 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076d0:	4b81      	ldr	r3, [pc, #516]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d101      	bne.n	80076e0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	e0f4      	b.n	80078ca <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80076e0:	f000 f99e 	bl	8007a20 <RCC_GetSysClockFreqFromPLLSource>
 80076e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	4a7c      	ldr	r2, [pc, #496]	@ (80078dc <HAL_RCC_ClockConfig+0x268>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d93f      	bls.n	800776e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80076ee:	4b7a      	ldr	r3, [pc, #488]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d009      	beq.n	800770e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007702:	2b00      	cmp	r3, #0
 8007704:	d033      	beq.n	800776e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800770a:	2b00      	cmp	r3, #0
 800770c:	d12f      	bne.n	800776e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800770e:	4b72      	ldr	r3, [pc, #456]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007716:	4a70      	ldr	r2, [pc, #448]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 8007718:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800771c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800771e:	2380      	movs	r3, #128	@ 0x80
 8007720:	617b      	str	r3, [r7, #20]
 8007722:	e024      	b.n	800776e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	2b02      	cmp	r3, #2
 800772a:	d107      	bne.n	800773c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800772c:	4b6a      	ldr	r3, [pc, #424]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007734:	2b00      	cmp	r3, #0
 8007736:	d109      	bne.n	800774c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007738:	2301      	movs	r3, #1
 800773a:	e0c6      	b.n	80078ca <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800773c:	4b66      	ldr	r3, [pc, #408]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007744:	2b00      	cmp	r3, #0
 8007746:	d101      	bne.n	800774c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	e0be      	b.n	80078ca <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800774c:	f000 f8ce 	bl	80078ec <HAL_RCC_GetSysClockFreq>
 8007750:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	4a61      	ldr	r2, [pc, #388]	@ (80078dc <HAL_RCC_ClockConfig+0x268>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d909      	bls.n	800776e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800775a:	4b5f      	ldr	r3, [pc, #380]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007762:	4a5d      	ldr	r2, [pc, #372]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 8007764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007768:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800776a:	2380      	movs	r3, #128	@ 0x80
 800776c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800776e:	4b5a      	ldr	r3, [pc, #360]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 8007770:	689b      	ldr	r3, [r3, #8]
 8007772:	f023 0203 	bic.w	r2, r3, #3
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	4957      	ldr	r1, [pc, #348]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 800777c:	4313      	orrs	r3, r2
 800777e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007780:	f7fe fe1c 	bl	80063bc <HAL_GetTick>
 8007784:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007786:	e00a      	b.n	800779e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007788:	f7fe fe18 	bl	80063bc <HAL_GetTick>
 800778c:	4602      	mov	r2, r0
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	1ad3      	subs	r3, r2, r3
 8007792:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007796:	4293      	cmp	r3, r2
 8007798:	d901      	bls.n	800779e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	e095      	b.n	80078ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800779e:	4b4e      	ldr	r3, [pc, #312]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	f003 020c 	and.w	r2, r3, #12
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d1eb      	bne.n	8007788 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f003 0302 	and.w	r3, r3, #2
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d023      	beq.n	8007804 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f003 0304 	and.w	r3, r3, #4
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d005      	beq.n	80077d4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077c8:	4b43      	ldr	r3, [pc, #268]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	4a42      	ldr	r2, [pc, #264]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 80077ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80077d2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f003 0308 	and.w	r3, r3, #8
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d007      	beq.n	80077f0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80077e0:	4b3d      	ldr	r3, [pc, #244]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80077e8:	4a3b      	ldr	r2, [pc, #236]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 80077ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80077ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077f0:	4b39      	ldr	r3, [pc, #228]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	4936      	ldr	r1, [pc, #216]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 80077fe:	4313      	orrs	r3, r2
 8007800:	608b      	str	r3, [r1, #8]
 8007802:	e008      	b.n	8007816 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	2b80      	cmp	r3, #128	@ 0x80
 8007808:	d105      	bne.n	8007816 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800780a:	4b33      	ldr	r3, [pc, #204]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	4a32      	ldr	r2, [pc, #200]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 8007810:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007814:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007816:	4b2f      	ldr	r3, [pc, #188]	@ (80078d4 <HAL_RCC_ClockConfig+0x260>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f003 030f 	and.w	r3, r3, #15
 800781e:	683a      	ldr	r2, [r7, #0]
 8007820:	429a      	cmp	r2, r3
 8007822:	d21d      	bcs.n	8007860 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007824:	4b2b      	ldr	r3, [pc, #172]	@ (80078d4 <HAL_RCC_ClockConfig+0x260>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f023 020f 	bic.w	r2, r3, #15
 800782c:	4929      	ldr	r1, [pc, #164]	@ (80078d4 <HAL_RCC_ClockConfig+0x260>)
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	4313      	orrs	r3, r2
 8007832:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007834:	f7fe fdc2 	bl	80063bc <HAL_GetTick>
 8007838:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800783a:	e00a      	b.n	8007852 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800783c:	f7fe fdbe 	bl	80063bc <HAL_GetTick>
 8007840:	4602      	mov	r2, r0
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	1ad3      	subs	r3, r2, r3
 8007846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800784a:	4293      	cmp	r3, r2
 800784c:	d901      	bls.n	8007852 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800784e:	2303      	movs	r3, #3
 8007850:	e03b      	b.n	80078ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007852:	4b20      	ldr	r3, [pc, #128]	@ (80078d4 <HAL_RCC_ClockConfig+0x260>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f003 030f 	and.w	r3, r3, #15
 800785a:	683a      	ldr	r2, [r7, #0]
 800785c:	429a      	cmp	r2, r3
 800785e:	d1ed      	bne.n	800783c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f003 0304 	and.w	r3, r3, #4
 8007868:	2b00      	cmp	r3, #0
 800786a:	d008      	beq.n	800787e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800786c:	4b1a      	ldr	r3, [pc, #104]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	4917      	ldr	r1, [pc, #92]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 800787a:	4313      	orrs	r3, r2
 800787c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f003 0308 	and.w	r3, r3, #8
 8007886:	2b00      	cmp	r3, #0
 8007888:	d009      	beq.n	800789e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800788a:	4b13      	ldr	r3, [pc, #76]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	691b      	ldr	r3, [r3, #16]
 8007896:	00db      	lsls	r3, r3, #3
 8007898:	490f      	ldr	r1, [pc, #60]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 800789a:	4313      	orrs	r3, r2
 800789c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800789e:	f000 f825 	bl	80078ec <HAL_RCC_GetSysClockFreq>
 80078a2:	4602      	mov	r2, r0
 80078a4:	4b0c      	ldr	r3, [pc, #48]	@ (80078d8 <HAL_RCC_ClockConfig+0x264>)
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	091b      	lsrs	r3, r3, #4
 80078aa:	f003 030f 	and.w	r3, r3, #15
 80078ae:	490c      	ldr	r1, [pc, #48]	@ (80078e0 <HAL_RCC_ClockConfig+0x26c>)
 80078b0:	5ccb      	ldrb	r3, [r1, r3]
 80078b2:	f003 031f 	and.w	r3, r3, #31
 80078b6:	fa22 f303 	lsr.w	r3, r2, r3
 80078ba:	4a0a      	ldr	r2, [pc, #40]	@ (80078e4 <HAL_RCC_ClockConfig+0x270>)
 80078bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80078be:	4b0a      	ldr	r3, [pc, #40]	@ (80078e8 <HAL_RCC_ClockConfig+0x274>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4618      	mov	r0, r3
 80078c4:	f7fe fd2e 	bl	8006324 <HAL_InitTick>
 80078c8:	4603      	mov	r3, r0
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3718      	adds	r7, #24
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	40022000 	.word	0x40022000
 80078d8:	40021000 	.word	0x40021000
 80078dc:	04c4b400 	.word	0x04c4b400
 80078e0:	0800bd90 	.word	0x0800bd90
 80078e4:	20000008 	.word	0x20000008
 80078e8:	2000004c 	.word	0x2000004c

080078ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b087      	sub	sp, #28
 80078f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80078f2:	4b2c      	ldr	r3, [pc, #176]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80078f4:	689b      	ldr	r3, [r3, #8]
 80078f6:	f003 030c 	and.w	r3, r3, #12
 80078fa:	2b04      	cmp	r3, #4
 80078fc:	d102      	bne.n	8007904 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80078fe:	4b2a      	ldr	r3, [pc, #168]	@ (80079a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007900:	613b      	str	r3, [r7, #16]
 8007902:	e047      	b.n	8007994 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007904:	4b27      	ldr	r3, [pc, #156]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	f003 030c 	and.w	r3, r3, #12
 800790c:	2b08      	cmp	r3, #8
 800790e:	d102      	bne.n	8007916 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007910:	4b26      	ldr	r3, [pc, #152]	@ (80079ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8007912:	613b      	str	r3, [r7, #16]
 8007914:	e03e      	b.n	8007994 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007916:	4b23      	ldr	r3, [pc, #140]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	f003 030c 	and.w	r3, r3, #12
 800791e:	2b0c      	cmp	r3, #12
 8007920:	d136      	bne.n	8007990 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007922:	4b20      	ldr	r3, [pc, #128]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	f003 0303 	and.w	r3, r3, #3
 800792a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800792c:	4b1d      	ldr	r3, [pc, #116]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	091b      	lsrs	r3, r3, #4
 8007932:	f003 030f 	and.w	r3, r3, #15
 8007936:	3301      	adds	r3, #1
 8007938:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2b03      	cmp	r3, #3
 800793e:	d10c      	bne.n	800795a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007940:	4a1a      	ldr	r2, [pc, #104]	@ (80079ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	fbb2 f3f3 	udiv	r3, r2, r3
 8007948:	4a16      	ldr	r2, [pc, #88]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800794a:	68d2      	ldr	r2, [r2, #12]
 800794c:	0a12      	lsrs	r2, r2, #8
 800794e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007952:	fb02 f303 	mul.w	r3, r2, r3
 8007956:	617b      	str	r3, [r7, #20]
      break;
 8007958:	e00c      	b.n	8007974 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800795a:	4a13      	ldr	r2, [pc, #76]	@ (80079a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007962:	4a10      	ldr	r2, [pc, #64]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007964:	68d2      	ldr	r2, [r2, #12]
 8007966:	0a12      	lsrs	r2, r2, #8
 8007968:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800796c:	fb02 f303 	mul.w	r3, r2, r3
 8007970:	617b      	str	r3, [r7, #20]
      break;
 8007972:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007974:	4b0b      	ldr	r3, [pc, #44]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	0e5b      	lsrs	r3, r3, #25
 800797a:	f003 0303 	and.w	r3, r3, #3
 800797e:	3301      	adds	r3, #1
 8007980:	005b      	lsls	r3, r3, #1
 8007982:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007984:	697a      	ldr	r2, [r7, #20]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	fbb2 f3f3 	udiv	r3, r2, r3
 800798c:	613b      	str	r3, [r7, #16]
 800798e:	e001      	b.n	8007994 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007990:	2300      	movs	r3, #0
 8007992:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007994:	693b      	ldr	r3, [r7, #16]
}
 8007996:	4618      	mov	r0, r3
 8007998:	371c      	adds	r7, #28
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr
 80079a2:	bf00      	nop
 80079a4:	40021000 	.word	0x40021000
 80079a8:	00f42400 	.word	0x00f42400
 80079ac:	007a1200 	.word	0x007a1200

080079b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80079b0:	b480      	push	{r7}
 80079b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80079b4:	4b03      	ldr	r3, [pc, #12]	@ (80079c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80079b6:	681b      	ldr	r3, [r3, #0]
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr
 80079c2:	bf00      	nop
 80079c4:	20000008 	.word	0x20000008

080079c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80079cc:	f7ff fff0 	bl	80079b0 <HAL_RCC_GetHCLKFreq>
 80079d0:	4602      	mov	r2, r0
 80079d2:	4b06      	ldr	r3, [pc, #24]	@ (80079ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	0a1b      	lsrs	r3, r3, #8
 80079d8:	f003 0307 	and.w	r3, r3, #7
 80079dc:	4904      	ldr	r1, [pc, #16]	@ (80079f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80079de:	5ccb      	ldrb	r3, [r1, r3]
 80079e0:	f003 031f 	and.w	r3, r3, #31
 80079e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	40021000 	.word	0x40021000
 80079f0:	0800bda0 	.word	0x0800bda0

080079f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80079f8:	f7ff ffda 	bl	80079b0 <HAL_RCC_GetHCLKFreq>
 80079fc:	4602      	mov	r2, r0
 80079fe:	4b06      	ldr	r3, [pc, #24]	@ (8007a18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	0adb      	lsrs	r3, r3, #11
 8007a04:	f003 0307 	and.w	r3, r3, #7
 8007a08:	4904      	ldr	r1, [pc, #16]	@ (8007a1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8007a0a:	5ccb      	ldrb	r3, [r1, r3]
 8007a0c:	f003 031f 	and.w	r3, r3, #31
 8007a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	bd80      	pop	{r7, pc}
 8007a18:	40021000 	.word	0x40021000
 8007a1c:	0800bda0 	.word	0x0800bda0

08007a20 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b087      	sub	sp, #28
 8007a24:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007a26:	4b1e      	ldr	r3, [pc, #120]	@ (8007aa0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a28:	68db      	ldr	r3, [r3, #12]
 8007a2a:	f003 0303 	and.w	r3, r3, #3
 8007a2e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007a30:	4b1b      	ldr	r3, [pc, #108]	@ (8007aa0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a32:	68db      	ldr	r3, [r3, #12]
 8007a34:	091b      	lsrs	r3, r3, #4
 8007a36:	f003 030f 	and.w	r3, r3, #15
 8007a3a:	3301      	adds	r3, #1
 8007a3c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	2b03      	cmp	r3, #3
 8007a42:	d10c      	bne.n	8007a5e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007a44:	4a17      	ldr	r2, [pc, #92]	@ (8007aa4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a4c:	4a14      	ldr	r2, [pc, #80]	@ (8007aa0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a4e:	68d2      	ldr	r2, [r2, #12]
 8007a50:	0a12      	lsrs	r2, r2, #8
 8007a52:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007a56:	fb02 f303 	mul.w	r3, r2, r3
 8007a5a:	617b      	str	r3, [r7, #20]
    break;
 8007a5c:	e00c      	b.n	8007a78 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007a5e:	4a12      	ldr	r2, [pc, #72]	@ (8007aa8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a66:	4a0e      	ldr	r2, [pc, #56]	@ (8007aa0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a68:	68d2      	ldr	r2, [r2, #12]
 8007a6a:	0a12      	lsrs	r2, r2, #8
 8007a6c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007a70:	fb02 f303 	mul.w	r3, r2, r3
 8007a74:	617b      	str	r3, [r7, #20]
    break;
 8007a76:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007a78:	4b09      	ldr	r3, [pc, #36]	@ (8007aa0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007a7a:	68db      	ldr	r3, [r3, #12]
 8007a7c:	0e5b      	lsrs	r3, r3, #25
 8007a7e:	f003 0303 	and.w	r3, r3, #3
 8007a82:	3301      	adds	r3, #1
 8007a84:	005b      	lsls	r3, r3, #1
 8007a86:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007a88:	697a      	ldr	r2, [r7, #20]
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a90:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007a92:	687b      	ldr	r3, [r7, #4]
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	371c      	adds	r7, #28
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr
 8007aa0:	40021000 	.word	0x40021000
 8007aa4:	007a1200 	.word	0x007a1200
 8007aa8:	00f42400 	.word	0x00f42400

08007aac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b086      	sub	sp, #24
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007ab8:	2300      	movs	r3, #0
 8007aba:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f000 8098 	beq.w	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007aca:	2300      	movs	r3, #0
 8007acc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ace:	4b43      	ldr	r3, [pc, #268]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10d      	bne.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ada:	4b40      	ldr	r3, [pc, #256]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ade:	4a3f      	ldr	r2, [pc, #252]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ae0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ae4:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ae6:	4b3d      	ldr	r3, [pc, #244]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007aee:	60bb      	str	r3, [r7, #8]
 8007af0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007af2:	2301      	movs	r3, #1
 8007af4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007af6:	4b3a      	ldr	r3, [pc, #232]	@ (8007be0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a39      	ldr	r2, [pc, #228]	@ (8007be0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007afc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b00:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007b02:	f7fe fc5b 	bl	80063bc <HAL_GetTick>
 8007b06:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b08:	e009      	b.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b0a:	f7fe fc57 	bl	80063bc <HAL_GetTick>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	1ad3      	subs	r3, r2, r3
 8007b14:	2b02      	cmp	r3, #2
 8007b16:	d902      	bls.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	74fb      	strb	r3, [r7, #19]
        break;
 8007b1c:	e005      	b.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b1e:	4b30      	ldr	r3, [pc, #192]	@ (8007be0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d0ef      	beq.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007b2a:	7cfb      	ldrb	r3, [r7, #19]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d159      	bne.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007b30:	4b2a      	ldr	r3, [pc, #168]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b3a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d01e      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	429a      	cmp	r2, r3
 8007b4a:	d019      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007b4c:	4b23      	ldr	r3, [pc, #140]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b56:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007b58:	4b20      	ldr	r3, [pc, #128]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b5e:	4a1f      	ldr	r2, [pc, #124]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007b68:	4b1c      	ldr	r3, [pc, #112]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b6e:	4a1b      	ldr	r2, [pc, #108]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007b78:	4a18      	ldr	r2, [pc, #96]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	f003 0301 	and.w	r3, r3, #1
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d016      	beq.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b8a:	f7fe fc17 	bl	80063bc <HAL_GetTick>
 8007b8e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b90:	e00b      	b.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b92:	f7fe fc13 	bl	80063bc <HAL_GetTick>
 8007b96:	4602      	mov	r2, r0
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d902      	bls.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	74fb      	strb	r3, [r7, #19]
            break;
 8007ba8:	e006      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007baa:	4b0c      	ldr	r3, [pc, #48]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bb0:	f003 0302 	and.w	r3, r3, #2
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d0ec      	beq.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007bb8:	7cfb      	ldrb	r3, [r7, #19]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d10b      	bne.n	8007bd6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007bbe:	4b07      	ldr	r3, [pc, #28]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bc4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bcc:	4903      	ldr	r1, [pc, #12]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007bd4:	e008      	b.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007bd6:	7cfb      	ldrb	r3, [r7, #19]
 8007bd8:	74bb      	strb	r3, [r7, #18]
 8007bda:	e005      	b.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007bdc:	40021000 	.word	0x40021000
 8007be0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007be4:	7cfb      	ldrb	r3, [r7, #19]
 8007be6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007be8:	7c7b      	ldrb	r3, [r7, #17]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d105      	bne.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bee:	4ba7      	ldr	r3, [pc, #668]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bf2:	4aa6      	ldr	r2, [pc, #664]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bf4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bf8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 0301 	and.w	r3, r3, #1
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00a      	beq.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007c06:	4ba1      	ldr	r3, [pc, #644]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c0c:	f023 0203 	bic.w	r2, r3, #3
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	499d      	ldr	r1, [pc, #628]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c16:	4313      	orrs	r3, r2
 8007c18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0302 	and.w	r3, r3, #2
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00a      	beq.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007c28:	4b98      	ldr	r3, [pc, #608]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c2e:	f023 020c 	bic.w	r2, r3, #12
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	4995      	ldr	r1, [pc, #596]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 0304 	and.w	r3, r3, #4
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00a      	beq.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007c4a:	4b90      	ldr	r3, [pc, #576]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c50:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	68db      	ldr	r3, [r3, #12]
 8007c58:	498c      	ldr	r1, [pc, #560]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f003 0308 	and.w	r3, r3, #8
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00a      	beq.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007c6c:	4b87      	ldr	r3, [pc, #540]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c72:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	4984      	ldr	r1, [pc, #528]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 0310 	and.w	r3, r3, #16
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00a      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007c8e:	4b7f      	ldr	r3, [pc, #508]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	695b      	ldr	r3, [r3, #20]
 8007c9c:	497b      	ldr	r1, [pc, #492]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f003 0320 	and.w	r3, r3, #32
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d00a      	beq.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007cb0:	4b76      	ldr	r3, [pc, #472]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cb6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	699b      	ldr	r3, [r3, #24]
 8007cbe:	4973      	ldr	r1, [pc, #460]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00a      	beq.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007cd2:	4b6e      	ldr	r3, [pc, #440]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	69db      	ldr	r3, [r3, #28]
 8007ce0:	496a      	ldr	r1, [pc, #424]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d00a      	beq.n	8007d0a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007cf4:	4b65      	ldr	r3, [pc, #404]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cfa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	4962      	ldr	r1, [pc, #392]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d04:	4313      	orrs	r3, r2
 8007d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d00a      	beq.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007d16:	4b5d      	ldr	r3, [pc, #372]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d1c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d24:	4959      	ldr	r1, [pc, #356]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d26:	4313      	orrs	r3, r2
 8007d28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d00a      	beq.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007d38:	4b54      	ldr	r3, [pc, #336]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d3e:	f023 0203 	bic.w	r2, r3, #3
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d46:	4951      	ldr	r1, [pc, #324]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d00a      	beq.n	8007d70 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d5a:	4b4c      	ldr	r3, [pc, #304]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d60:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d68:	4948      	ldr	r1, [pc, #288]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d015      	beq.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007d7c:	4b43      	ldr	r3, [pc, #268]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d8a:	4940      	ldr	r1, [pc, #256]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d9a:	d105      	bne.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d9c:	4b3b      	ldr	r3, [pc, #236]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d9e:	68db      	ldr	r3, [r3, #12]
 8007da0:	4a3a      	ldr	r2, [pc, #232]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007da2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007da6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d015      	beq.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007db4:	4b35      	ldr	r3, [pc, #212]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dc2:	4932      	ldr	r1, [pc, #200]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007dd2:	d105      	bne.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007dd4:	4b2d      	ldr	r3, [pc, #180]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	4a2c      	ldr	r2, [pc, #176]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dde:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d015      	beq.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007dec:	4b27      	ldr	r3, [pc, #156]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007df2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dfa:	4924      	ldr	r1, [pc, #144]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e0a:	d105      	bne.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e0c:	4b1f      	ldr	r3, [pc, #124]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	4a1e      	ldr	r2, [pc, #120]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e16:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d015      	beq.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007e24:	4b19      	ldr	r3, [pc, #100]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e2a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e32:	4916      	ldr	r1, [pc, #88]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e34:	4313      	orrs	r3, r2
 8007e36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e42:	d105      	bne.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e44:	4b11      	ldr	r3, [pc, #68]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	4a10      	ldr	r2, [pc, #64]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e4e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d019      	beq.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e62:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e6a:	4908      	ldr	r1, [pc, #32]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e7a:	d109      	bne.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e7c:	4b03      	ldr	r3, [pc, #12]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	4a02      	ldr	r2, [pc, #8]	@ (8007e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e86:	60d3      	str	r3, [r2, #12]
 8007e88:	e002      	b.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007e8a:	bf00      	nop
 8007e8c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d015      	beq.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007e9c:	4b29      	ldr	r3, [pc, #164]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ea2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eaa:	4926      	ldr	r1, [pc, #152]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007eac:	4313      	orrs	r3, r2
 8007eae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007eba:	d105      	bne.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007ebc:	4b21      	ldr	r3, [pc, #132]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	4a20      	ldr	r2, [pc, #128]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ec6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d015      	beq.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eda:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ee2:	4918      	ldr	r1, [pc, #96]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007eee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ef2:	d105      	bne.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007ef4:	4b13      	ldr	r3, [pc, #76]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ef6:	68db      	ldr	r3, [r3, #12]
 8007ef8:	4a12      	ldr	r2, [pc, #72]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007efa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007efe:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d015      	beq.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007f0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f12:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f1a:	490a      	ldr	r1, [pc, #40]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f2a:	d105      	bne.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f2c:	4b05      	ldr	r3, [pc, #20]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	4a04      	ldr	r2, [pc, #16]	@ (8007f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007f32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f36:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007f38:	7cbb      	ldrb	r3, [r7, #18]
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3718      	adds	r7, #24
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	40021000 	.word	0x40021000

08007f48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b082      	sub	sp, #8
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d101      	bne.n	8007f5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	e049      	b.n	8007fee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d106      	bne.n	8007f74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f7fd f9f6 	bl	8005360 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2202      	movs	r2, #2
 8007f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	3304      	adds	r3, #4
 8007f84:	4619      	mov	r1, r3
 8007f86:	4610      	mov	r0, r2
 8007f88:	f000 fe10 	bl	8008bac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2201      	movs	r2, #1
 8007fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007fec:	2300      	movs	r3, #0
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3708      	adds	r7, #8
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
	...

08007ff8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b085      	sub	sp, #20
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008006:	b2db      	uxtb	r3, r3
 8008008:	2b01      	cmp	r3, #1
 800800a:	d001      	beq.n	8008010 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	e054      	b.n	80080ba <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2202      	movs	r2, #2
 8008014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	68da      	ldr	r2, [r3, #12]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f042 0201 	orr.w	r2, r2, #1
 8008026:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a26      	ldr	r2, [pc, #152]	@ (80080c8 <HAL_TIM_Base_Start_IT+0xd0>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d022      	beq.n	8008078 <HAL_TIM_Base_Start_IT+0x80>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800803a:	d01d      	beq.n	8008078 <HAL_TIM_Base_Start_IT+0x80>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a22      	ldr	r2, [pc, #136]	@ (80080cc <HAL_TIM_Base_Start_IT+0xd4>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d018      	beq.n	8008078 <HAL_TIM_Base_Start_IT+0x80>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a21      	ldr	r2, [pc, #132]	@ (80080d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d013      	beq.n	8008078 <HAL_TIM_Base_Start_IT+0x80>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a1f      	ldr	r2, [pc, #124]	@ (80080d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d00e      	beq.n	8008078 <HAL_TIM_Base_Start_IT+0x80>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a1e      	ldr	r2, [pc, #120]	@ (80080d8 <HAL_TIM_Base_Start_IT+0xe0>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d009      	beq.n	8008078 <HAL_TIM_Base_Start_IT+0x80>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a1c      	ldr	r2, [pc, #112]	@ (80080dc <HAL_TIM_Base_Start_IT+0xe4>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d004      	beq.n	8008078 <HAL_TIM_Base_Start_IT+0x80>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a1b      	ldr	r2, [pc, #108]	@ (80080e0 <HAL_TIM_Base_Start_IT+0xe8>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d115      	bne.n	80080a4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	689a      	ldr	r2, [r3, #8]
 800807e:	4b19      	ldr	r3, [pc, #100]	@ (80080e4 <HAL_TIM_Base_Start_IT+0xec>)
 8008080:	4013      	ands	r3, r2
 8008082:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2b06      	cmp	r3, #6
 8008088:	d015      	beq.n	80080b6 <HAL_TIM_Base_Start_IT+0xbe>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008090:	d011      	beq.n	80080b6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f042 0201 	orr.w	r2, r2, #1
 80080a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080a2:	e008      	b.n	80080b6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f042 0201 	orr.w	r2, r2, #1
 80080b2:	601a      	str	r2, [r3, #0]
 80080b4:	e000      	b.n	80080b8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3714      	adds	r7, #20
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop
 80080c8:	40012c00 	.word	0x40012c00
 80080cc:	40000400 	.word	0x40000400
 80080d0:	40000800 	.word	0x40000800
 80080d4:	40000c00 	.word	0x40000c00
 80080d8:	40013400 	.word	0x40013400
 80080dc:	40014000 	.word	0x40014000
 80080e0:	40015000 	.word	0x40015000
 80080e4:	00010007 	.word	0x00010007

080080e8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	68da      	ldr	r2, [r3, #12]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f022 0201 	bic.w	r2, r2, #1
 80080fe:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	6a1a      	ldr	r2, [r3, #32]
 8008106:	f241 1311 	movw	r3, #4369	@ 0x1111
 800810a:	4013      	ands	r3, r2
 800810c:	2b00      	cmp	r3, #0
 800810e:	d10f      	bne.n	8008130 <HAL_TIM_Base_Stop_IT+0x48>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	6a1a      	ldr	r2, [r3, #32]
 8008116:	f244 4344 	movw	r3, #17476	@ 0x4444
 800811a:	4013      	ands	r3, r2
 800811c:	2b00      	cmp	r3, #0
 800811e:	d107      	bne.n	8008130 <HAL_TIM_Base_Stop_IT+0x48>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f022 0201 	bic.w	r2, r2, #1
 800812e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2201      	movs	r2, #1
 8008134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8008138:	2300      	movs	r3, #0
}
 800813a:	4618      	mov	r0, r3
 800813c:	370c      	adds	r7, #12
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr

08008146 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008146:	b580      	push	{r7, lr}
 8008148:	b082      	sub	sp, #8
 800814a:	af00      	add	r7, sp, #0
 800814c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d101      	bne.n	8008158 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008154:	2301      	movs	r3, #1
 8008156:	e049      	b.n	80081ec <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800815e:	b2db      	uxtb	r3, r3
 8008160:	2b00      	cmp	r3, #0
 8008162:	d106      	bne.n	8008172 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f7fd f801 	bl	8005174 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2202      	movs	r2, #2
 8008176:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681a      	ldr	r2, [r3, #0]
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	3304      	adds	r3, #4
 8008182:	4619      	mov	r1, r3
 8008184:	4610      	mov	r0, r2
 8008186:	f000 fd11 	bl	8008bac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2201      	movs	r2, #1
 800818e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2201      	movs	r2, #1
 8008196:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2201      	movs	r2, #1
 800819e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2201      	movs	r2, #1
 80081a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2201      	movs	r2, #1
 80081ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2201      	movs	r2, #1
 80081b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2201      	movs	r2, #1
 80081be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2201      	movs	r2, #1
 80081c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2201      	movs	r2, #1
 80081ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2201      	movs	r2, #1
 80081d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2201      	movs	r2, #1
 80081de:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2201      	movs	r2, #1
 80081e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80081ea:	2300      	movs	r3, #0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3708      	adds	r7, #8
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d109      	bne.n	8008218 <HAL_TIM_PWM_Start+0x24>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800820a:	b2db      	uxtb	r3, r3
 800820c:	2b01      	cmp	r3, #1
 800820e:	bf14      	ite	ne
 8008210:	2301      	movne	r3, #1
 8008212:	2300      	moveq	r3, #0
 8008214:	b2db      	uxtb	r3, r3
 8008216:	e03c      	b.n	8008292 <HAL_TIM_PWM_Start+0x9e>
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	2b04      	cmp	r3, #4
 800821c:	d109      	bne.n	8008232 <HAL_TIM_PWM_Start+0x3e>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008224:	b2db      	uxtb	r3, r3
 8008226:	2b01      	cmp	r3, #1
 8008228:	bf14      	ite	ne
 800822a:	2301      	movne	r3, #1
 800822c:	2300      	moveq	r3, #0
 800822e:	b2db      	uxtb	r3, r3
 8008230:	e02f      	b.n	8008292 <HAL_TIM_PWM_Start+0x9e>
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	2b08      	cmp	r3, #8
 8008236:	d109      	bne.n	800824c <HAL_TIM_PWM_Start+0x58>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800823e:	b2db      	uxtb	r3, r3
 8008240:	2b01      	cmp	r3, #1
 8008242:	bf14      	ite	ne
 8008244:	2301      	movne	r3, #1
 8008246:	2300      	moveq	r3, #0
 8008248:	b2db      	uxtb	r3, r3
 800824a:	e022      	b.n	8008292 <HAL_TIM_PWM_Start+0x9e>
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	2b0c      	cmp	r3, #12
 8008250:	d109      	bne.n	8008266 <HAL_TIM_PWM_Start+0x72>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008258:	b2db      	uxtb	r3, r3
 800825a:	2b01      	cmp	r3, #1
 800825c:	bf14      	ite	ne
 800825e:	2301      	movne	r3, #1
 8008260:	2300      	moveq	r3, #0
 8008262:	b2db      	uxtb	r3, r3
 8008264:	e015      	b.n	8008292 <HAL_TIM_PWM_Start+0x9e>
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	2b10      	cmp	r3, #16
 800826a:	d109      	bne.n	8008280 <HAL_TIM_PWM_Start+0x8c>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008272:	b2db      	uxtb	r3, r3
 8008274:	2b01      	cmp	r3, #1
 8008276:	bf14      	ite	ne
 8008278:	2301      	movne	r3, #1
 800827a:	2300      	moveq	r3, #0
 800827c:	b2db      	uxtb	r3, r3
 800827e:	e008      	b.n	8008292 <HAL_TIM_PWM_Start+0x9e>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008286:	b2db      	uxtb	r3, r3
 8008288:	2b01      	cmp	r3, #1
 800828a:	bf14      	ite	ne
 800828c:	2301      	movne	r3, #1
 800828e:	2300      	moveq	r3, #0
 8008290:	b2db      	uxtb	r3, r3
 8008292:	2b00      	cmp	r3, #0
 8008294:	d001      	beq.n	800829a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	e0a6      	b.n	80083e8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d104      	bne.n	80082aa <HAL_TIM_PWM_Start+0xb6>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2202      	movs	r2, #2
 80082a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80082a8:	e023      	b.n	80082f2 <HAL_TIM_PWM_Start+0xfe>
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	2b04      	cmp	r3, #4
 80082ae:	d104      	bne.n	80082ba <HAL_TIM_PWM_Start+0xc6>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2202      	movs	r2, #2
 80082b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80082b8:	e01b      	b.n	80082f2 <HAL_TIM_PWM_Start+0xfe>
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	2b08      	cmp	r3, #8
 80082be:	d104      	bne.n	80082ca <HAL_TIM_PWM_Start+0xd6>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2202      	movs	r2, #2
 80082c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80082c8:	e013      	b.n	80082f2 <HAL_TIM_PWM_Start+0xfe>
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	2b0c      	cmp	r3, #12
 80082ce:	d104      	bne.n	80082da <HAL_TIM_PWM_Start+0xe6>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2202      	movs	r2, #2
 80082d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80082d8:	e00b      	b.n	80082f2 <HAL_TIM_PWM_Start+0xfe>
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	2b10      	cmp	r3, #16
 80082de:	d104      	bne.n	80082ea <HAL_TIM_PWM_Start+0xf6>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2202      	movs	r2, #2
 80082e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80082e8:	e003      	b.n	80082f2 <HAL_TIM_PWM_Start+0xfe>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2202      	movs	r2, #2
 80082ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	2201      	movs	r2, #1
 80082f8:	6839      	ldr	r1, [r7, #0]
 80082fa:	4618      	mov	r0, r3
 80082fc:	f001 f834 	bl	8009368 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a3a      	ldr	r2, [pc, #232]	@ (80083f0 <HAL_TIM_PWM_Start+0x1fc>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d018      	beq.n	800833c <HAL_TIM_PWM_Start+0x148>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a39      	ldr	r2, [pc, #228]	@ (80083f4 <HAL_TIM_PWM_Start+0x200>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d013      	beq.n	800833c <HAL_TIM_PWM_Start+0x148>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a37      	ldr	r2, [pc, #220]	@ (80083f8 <HAL_TIM_PWM_Start+0x204>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d00e      	beq.n	800833c <HAL_TIM_PWM_Start+0x148>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a36      	ldr	r2, [pc, #216]	@ (80083fc <HAL_TIM_PWM_Start+0x208>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d009      	beq.n	800833c <HAL_TIM_PWM_Start+0x148>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a34      	ldr	r2, [pc, #208]	@ (8008400 <HAL_TIM_PWM_Start+0x20c>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d004      	beq.n	800833c <HAL_TIM_PWM_Start+0x148>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a33      	ldr	r2, [pc, #204]	@ (8008404 <HAL_TIM_PWM_Start+0x210>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d101      	bne.n	8008340 <HAL_TIM_PWM_Start+0x14c>
 800833c:	2301      	movs	r3, #1
 800833e:	e000      	b.n	8008342 <HAL_TIM_PWM_Start+0x14e>
 8008340:	2300      	movs	r3, #0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d007      	beq.n	8008356 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008354:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a25      	ldr	r2, [pc, #148]	@ (80083f0 <HAL_TIM_PWM_Start+0x1fc>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d022      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x1b2>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008368:	d01d      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x1b2>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a26      	ldr	r2, [pc, #152]	@ (8008408 <HAL_TIM_PWM_Start+0x214>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d018      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x1b2>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a24      	ldr	r2, [pc, #144]	@ (800840c <HAL_TIM_PWM_Start+0x218>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d013      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x1b2>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a23      	ldr	r2, [pc, #140]	@ (8008410 <HAL_TIM_PWM_Start+0x21c>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d00e      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x1b2>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a19      	ldr	r2, [pc, #100]	@ (80083f4 <HAL_TIM_PWM_Start+0x200>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d009      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x1b2>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a18      	ldr	r2, [pc, #96]	@ (80083f8 <HAL_TIM_PWM_Start+0x204>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d004      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x1b2>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a18      	ldr	r2, [pc, #96]	@ (8008404 <HAL_TIM_PWM_Start+0x210>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d115      	bne.n	80083d2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	689a      	ldr	r2, [r3, #8]
 80083ac:	4b19      	ldr	r3, [pc, #100]	@ (8008414 <HAL_TIM_PWM_Start+0x220>)
 80083ae:	4013      	ands	r3, r2
 80083b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2b06      	cmp	r3, #6
 80083b6:	d015      	beq.n	80083e4 <HAL_TIM_PWM_Start+0x1f0>
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083be:	d011      	beq.n	80083e4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f042 0201 	orr.w	r2, r2, #1
 80083ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083d0:	e008      	b.n	80083e4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f042 0201 	orr.w	r2, r2, #1
 80083e0:	601a      	str	r2, [r3, #0]
 80083e2:	e000      	b.n	80083e6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3710      	adds	r7, #16
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}
 80083f0:	40012c00 	.word	0x40012c00
 80083f4:	40013400 	.word	0x40013400
 80083f8:	40014000 	.word	0x40014000
 80083fc:	40014400 	.word	0x40014400
 8008400:	40014800 	.word	0x40014800
 8008404:	40015000 	.word	0x40015000
 8008408:	40000400 	.word	0x40000400
 800840c:	40000800 	.word	0x40000800
 8008410:	40000c00 	.word	0x40000c00
 8008414:	00010007 	.word	0x00010007

08008418 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b086      	sub	sp, #24
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d101      	bne.n	800842c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008428:	2301      	movs	r3, #1
 800842a:	e097      	b.n	800855c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008432:	b2db      	uxtb	r3, r3
 8008434:	2b00      	cmp	r3, #0
 8008436:	d106      	bne.n	8008446 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f7fc feb7 	bl	80051b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2202      	movs	r2, #2
 800844a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	687a      	ldr	r2, [r7, #4]
 8008456:	6812      	ldr	r2, [r2, #0]
 8008458:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800845c:	f023 0307 	bic.w	r3, r3, #7
 8008460:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681a      	ldr	r2, [r3, #0]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	3304      	adds	r3, #4
 800846a:	4619      	mov	r1, r3
 800846c:	4610      	mov	r0, r2
 800846e:	f000 fb9d 	bl	8008bac <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	699b      	ldr	r3, [r3, #24]
 8008480:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	6a1b      	ldr	r3, [r3, #32]
 8008488:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	697a      	ldr	r2, [r7, #20]
 8008490:	4313      	orrs	r3, r2
 8008492:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800849a:	f023 0303 	bic.w	r3, r3, #3
 800849e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	689a      	ldr	r2, [r3, #8]
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	699b      	ldr	r3, [r3, #24]
 80084a8:	021b      	lsls	r3, r3, #8
 80084aa:	4313      	orrs	r3, r2
 80084ac:	693a      	ldr	r2, [r7, #16]
 80084ae:	4313      	orrs	r3, r2
 80084b0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80084b8:	f023 030c 	bic.w	r3, r3, #12
 80084bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80084c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	68da      	ldr	r2, [r3, #12]
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	69db      	ldr	r3, [r3, #28]
 80084d2:	021b      	lsls	r3, r3, #8
 80084d4:	4313      	orrs	r3, r2
 80084d6:	693a      	ldr	r2, [r7, #16]
 80084d8:	4313      	orrs	r3, r2
 80084da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	691b      	ldr	r3, [r3, #16]
 80084e0:	011a      	lsls	r2, r3, #4
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	6a1b      	ldr	r3, [r3, #32]
 80084e6:	031b      	lsls	r3, r3, #12
 80084e8:	4313      	orrs	r3, r2
 80084ea:	693a      	ldr	r2, [r7, #16]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80084f6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80084fe:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	685a      	ldr	r2, [r3, #4]
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	695b      	ldr	r3, [r3, #20]
 8008508:	011b      	lsls	r3, r3, #4
 800850a:	4313      	orrs	r3, r2
 800850c:	68fa      	ldr	r2, [r7, #12]
 800850e:	4313      	orrs	r3, r2
 8008510:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	697a      	ldr	r2, [r7, #20]
 8008518:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	693a      	ldr	r2, [r7, #16]
 8008520:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	68fa      	ldr	r2, [r7, #12]
 8008528:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2201      	movs	r2, #1
 800852e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2201      	movs	r2, #1
 8008536:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2201      	movs	r2, #1
 800853e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2201      	movs	r2, #1
 8008546:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2201      	movs	r2, #1
 800854e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2201      	movs	r2, #1
 8008556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800855a:	2300      	movs	r3, #0
}
 800855c:	4618      	mov	r0, r3
 800855e:	3718      	adds	r7, #24
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b084      	sub	sp, #16
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
 800856c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008574:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800857c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008584:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800858c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d110      	bne.n	80085b6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008594:	7bfb      	ldrb	r3, [r7, #15]
 8008596:	2b01      	cmp	r3, #1
 8008598:	d102      	bne.n	80085a0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800859a:	7b7b      	ldrb	r3, [r7, #13]
 800859c:	2b01      	cmp	r3, #1
 800859e:	d001      	beq.n	80085a4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80085a0:	2301      	movs	r3, #1
 80085a2:	e069      	b.n	8008678 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2202      	movs	r2, #2
 80085a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2202      	movs	r2, #2
 80085b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80085b4:	e031      	b.n	800861a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	2b04      	cmp	r3, #4
 80085ba:	d110      	bne.n	80085de <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80085bc:	7bbb      	ldrb	r3, [r7, #14]
 80085be:	2b01      	cmp	r3, #1
 80085c0:	d102      	bne.n	80085c8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80085c2:	7b3b      	ldrb	r3, [r7, #12]
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d001      	beq.n	80085cc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e055      	b.n	8008678 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2202      	movs	r2, #2
 80085d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2202      	movs	r2, #2
 80085d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80085dc:	e01d      	b.n	800861a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80085de:	7bfb      	ldrb	r3, [r7, #15]
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d108      	bne.n	80085f6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80085e4:	7bbb      	ldrb	r3, [r7, #14]
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d105      	bne.n	80085f6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80085ea:	7b7b      	ldrb	r3, [r7, #13]
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	d102      	bne.n	80085f6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80085f0:	7b3b      	ldrb	r3, [r7, #12]
 80085f2:	2b01      	cmp	r3, #1
 80085f4:	d001      	beq.n	80085fa <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80085f6:	2301      	movs	r3, #1
 80085f8:	e03e      	b.n	8008678 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2202      	movs	r2, #2
 80085fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2202      	movs	r2, #2
 8008606:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2202      	movs	r2, #2
 800860e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2202      	movs	r2, #2
 8008616:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d003      	beq.n	8008628 <HAL_TIM_Encoder_Start+0xc4>
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	2b04      	cmp	r3, #4
 8008624:	d008      	beq.n	8008638 <HAL_TIM_Encoder_Start+0xd4>
 8008626:	e00f      	b.n	8008648 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	2201      	movs	r2, #1
 800862e:	2100      	movs	r1, #0
 8008630:	4618      	mov	r0, r3
 8008632:	f000 fe99 	bl	8009368 <TIM_CCxChannelCmd>
      break;
 8008636:	e016      	b.n	8008666 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2201      	movs	r2, #1
 800863e:	2104      	movs	r1, #4
 8008640:	4618      	mov	r0, r3
 8008642:	f000 fe91 	bl	8009368 <TIM_CCxChannelCmd>
      break;
 8008646:	e00e      	b.n	8008666 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2201      	movs	r2, #1
 800864e:	2100      	movs	r1, #0
 8008650:	4618      	mov	r0, r3
 8008652:	f000 fe89 	bl	8009368 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2201      	movs	r2, #1
 800865c:	2104      	movs	r1, #4
 800865e:	4618      	mov	r0, r3
 8008660:	f000 fe82 	bl	8009368 <TIM_CCxChannelCmd>
      break;
 8008664:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f042 0201 	orr.w	r2, r2, #1
 8008674:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008676:	2300      	movs	r3, #0
}
 8008678:	4618      	mov	r0, r3
 800867a:	3710      	adds	r7, #16
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}

08008680 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	68db      	ldr	r3, [r3, #12]
 800868e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	691b      	ldr	r3, [r3, #16]
 8008696:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	f003 0302 	and.w	r3, r3, #2
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d020      	beq.n	80086e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	f003 0302 	and.w	r3, r3, #2
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d01b      	beq.n	80086e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f06f 0202 	mvn.w	r2, #2
 80086b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2201      	movs	r2, #1
 80086ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	699b      	ldr	r3, [r3, #24]
 80086c2:	f003 0303 	and.w	r3, r3, #3
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d003      	beq.n	80086d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f000 fa50 	bl	8008b70 <HAL_TIM_IC_CaptureCallback>
 80086d0:	e005      	b.n	80086de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f000 fa42 	bl	8008b5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f000 fa53 	bl	8008b84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	f003 0304 	and.w	r3, r3, #4
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d020      	beq.n	8008730 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	f003 0304 	and.w	r3, r3, #4
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d01b      	beq.n	8008730 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f06f 0204 	mvn.w	r2, #4
 8008700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2202      	movs	r2, #2
 8008706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	699b      	ldr	r3, [r3, #24]
 800870e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008712:	2b00      	cmp	r3, #0
 8008714:	d003      	beq.n	800871e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f000 fa2a 	bl	8008b70 <HAL_TIM_IC_CaptureCallback>
 800871c:	e005      	b.n	800872a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 fa1c 	bl	8008b5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f000 fa2d 	bl	8008b84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2200      	movs	r2, #0
 800872e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	f003 0308 	and.w	r3, r3, #8
 8008736:	2b00      	cmp	r3, #0
 8008738:	d020      	beq.n	800877c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	f003 0308 	and.w	r3, r3, #8
 8008740:	2b00      	cmp	r3, #0
 8008742:	d01b      	beq.n	800877c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f06f 0208 	mvn.w	r2, #8
 800874c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2204      	movs	r2, #4
 8008752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	69db      	ldr	r3, [r3, #28]
 800875a:	f003 0303 	and.w	r3, r3, #3
 800875e:	2b00      	cmp	r3, #0
 8008760:	d003      	beq.n	800876a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f000 fa04 	bl	8008b70 <HAL_TIM_IC_CaptureCallback>
 8008768:	e005      	b.n	8008776 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 f9f6 	bl	8008b5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f000 fa07 	bl	8008b84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2200      	movs	r2, #0
 800877a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	f003 0310 	and.w	r3, r3, #16
 8008782:	2b00      	cmp	r3, #0
 8008784:	d020      	beq.n	80087c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f003 0310 	and.w	r3, r3, #16
 800878c:	2b00      	cmp	r3, #0
 800878e:	d01b      	beq.n	80087c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f06f 0210 	mvn.w	r2, #16
 8008798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2208      	movs	r2, #8
 800879e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	69db      	ldr	r3, [r3, #28]
 80087a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d003      	beq.n	80087b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f000 f9de 	bl	8008b70 <HAL_TIM_IC_CaptureCallback>
 80087b4:	e005      	b.n	80087c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 f9d0 	bl	8008b5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f000 f9e1 	bl	8008b84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2200      	movs	r2, #0
 80087c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	f003 0301 	and.w	r3, r3, #1
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d00c      	beq.n	80087ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	f003 0301 	and.w	r3, r3, #1
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d007      	beq.n	80087ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f06f 0201 	mvn.w	r2, #1
 80087e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 f9ae 	bl	8008b48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d104      	bne.n	8008800 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d00c      	beq.n	800881a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008806:	2b00      	cmp	r3, #0
 8008808:	d007      	beq.n	800881a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f000 ff01 	bl	800961c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008820:	2b00      	cmp	r3, #0
 8008822:	d00c      	beq.n	800883e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800882a:	2b00      	cmp	r3, #0
 800882c:	d007      	beq.n	800883e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f000 fef9 	bl	8009630 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008844:	2b00      	cmp	r3, #0
 8008846:	d00c      	beq.n	8008862 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800884e:	2b00      	cmp	r3, #0
 8008850:	d007      	beq.n	8008862 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800885a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 f99b 	bl	8008b98 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	f003 0320 	and.w	r3, r3, #32
 8008868:	2b00      	cmp	r3, #0
 800886a:	d00c      	beq.n	8008886 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f003 0320 	and.w	r3, r3, #32
 8008872:	2b00      	cmp	r3, #0
 8008874:	d007      	beq.n	8008886 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f06f 0220 	mvn.w	r2, #32
 800887e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f000 fec1 	bl	8009608 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800888c:	2b00      	cmp	r3, #0
 800888e:	d00c      	beq.n	80088aa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008896:	2b00      	cmp	r3, #0
 8008898:	d007      	beq.n	80088aa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80088a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f000 fecd 	bl	8009644 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d00c      	beq.n	80088ce <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d007      	beq.n	80088ce <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80088c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f000 fec5 	bl	8009658 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d00c      	beq.n	80088f2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d007      	beq.n	80088f2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80088ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 febd 	bl	800966c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00c      	beq.n	8008916 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008902:	2b00      	cmp	r3, #0
 8008904:	d007      	beq.n	8008916 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800890e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 feb5 	bl	8009680 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008916:	bf00      	nop
 8008918:	3710      	adds	r7, #16
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
	...

08008920 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b086      	sub	sp, #24
 8008924:	af00      	add	r7, sp, #0
 8008926:	60f8      	str	r0, [r7, #12]
 8008928:	60b9      	str	r1, [r7, #8]
 800892a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800892c:	2300      	movs	r3, #0
 800892e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008936:	2b01      	cmp	r3, #1
 8008938:	d101      	bne.n	800893e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800893a:	2302      	movs	r3, #2
 800893c:	e0ff      	b.n	8008b3e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2201      	movs	r2, #1
 8008942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2b14      	cmp	r3, #20
 800894a:	f200 80f0 	bhi.w	8008b2e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800894e:	a201      	add	r2, pc, #4	@ (adr r2, 8008954 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008954:	080089a9 	.word	0x080089a9
 8008958:	08008b2f 	.word	0x08008b2f
 800895c:	08008b2f 	.word	0x08008b2f
 8008960:	08008b2f 	.word	0x08008b2f
 8008964:	080089e9 	.word	0x080089e9
 8008968:	08008b2f 	.word	0x08008b2f
 800896c:	08008b2f 	.word	0x08008b2f
 8008970:	08008b2f 	.word	0x08008b2f
 8008974:	08008a2b 	.word	0x08008a2b
 8008978:	08008b2f 	.word	0x08008b2f
 800897c:	08008b2f 	.word	0x08008b2f
 8008980:	08008b2f 	.word	0x08008b2f
 8008984:	08008a6b 	.word	0x08008a6b
 8008988:	08008b2f 	.word	0x08008b2f
 800898c:	08008b2f 	.word	0x08008b2f
 8008990:	08008b2f 	.word	0x08008b2f
 8008994:	08008aad 	.word	0x08008aad
 8008998:	08008b2f 	.word	0x08008b2f
 800899c:	08008b2f 	.word	0x08008b2f
 80089a0:	08008b2f 	.word	0x08008b2f
 80089a4:	08008aed 	.word	0x08008aed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	68b9      	ldr	r1, [r7, #8]
 80089ae:	4618      	mov	r0, r3
 80089b0:	f000 f9b0 	bl	8008d14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	699a      	ldr	r2, [r3, #24]
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f042 0208 	orr.w	r2, r2, #8
 80089c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	699a      	ldr	r2, [r3, #24]
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f022 0204 	bic.w	r2, r2, #4
 80089d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	6999      	ldr	r1, [r3, #24]
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	691a      	ldr	r2, [r3, #16]
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	430a      	orrs	r2, r1
 80089e4:	619a      	str	r2, [r3, #24]
      break;
 80089e6:	e0a5      	b.n	8008b34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	68b9      	ldr	r1, [r7, #8]
 80089ee:	4618      	mov	r0, r3
 80089f0:	f000 fa2a 	bl	8008e48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	699a      	ldr	r2, [r3, #24]
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	699a      	ldr	r2, [r3, #24]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	6999      	ldr	r1, [r3, #24]
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	691b      	ldr	r3, [r3, #16]
 8008a1e:	021a      	lsls	r2, r3, #8
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	430a      	orrs	r2, r1
 8008a26:	619a      	str	r2, [r3, #24]
      break;
 8008a28:	e084      	b.n	8008b34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68b9      	ldr	r1, [r7, #8]
 8008a30:	4618      	mov	r0, r3
 8008a32:	f000 fa9d 	bl	8008f70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	69da      	ldr	r2, [r3, #28]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f042 0208 	orr.w	r2, r2, #8
 8008a44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	69da      	ldr	r2, [r3, #28]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f022 0204 	bic.w	r2, r2, #4
 8008a54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	69d9      	ldr	r1, [r3, #28]
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	691a      	ldr	r2, [r3, #16]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	430a      	orrs	r2, r1
 8008a66:	61da      	str	r2, [r3, #28]
      break;
 8008a68:	e064      	b.n	8008b34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68b9      	ldr	r1, [r7, #8]
 8008a70:	4618      	mov	r0, r3
 8008a72:	f000 fb0f 	bl	8009094 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	69da      	ldr	r2, [r3, #28]
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	69da      	ldr	r2, [r3, #28]
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	69d9      	ldr	r1, [r3, #28]
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	691b      	ldr	r3, [r3, #16]
 8008aa0:	021a      	lsls	r2, r3, #8
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	430a      	orrs	r2, r1
 8008aa8:	61da      	str	r2, [r3, #28]
      break;
 8008aaa:	e043      	b.n	8008b34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	68b9      	ldr	r1, [r7, #8]
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f000 fb82 	bl	80091bc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f042 0208 	orr.w	r2, r2, #8
 8008ac6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f022 0204 	bic.w	r2, r2, #4
 8008ad6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	691a      	ldr	r2, [r3, #16]
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	430a      	orrs	r2, r1
 8008ae8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008aea:	e023      	b.n	8008b34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	68b9      	ldr	r1, [r7, #8]
 8008af2:	4618      	mov	r0, r3
 8008af4:	f000 fbcc 	bl	8009290 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b06:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b16:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	021a      	lsls	r2, r3, #8
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	430a      	orrs	r2, r1
 8008b2a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008b2c:	e002      	b.n	8008b34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	75fb      	strb	r3, [r7, #23]
      break;
 8008b32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2200      	movs	r2, #0
 8008b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008b3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b3e:	4618      	mov	r0, r3
 8008b40:	3718      	adds	r7, #24
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}
 8008b46:	bf00      	nop

08008b48 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b083      	sub	sp, #12
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008b50:	bf00      	nop
 8008b52:	370c      	adds	r7, #12
 8008b54:	46bd      	mov	sp, r7
 8008b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5a:	4770      	bx	lr

08008b5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b083      	sub	sp, #12
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b64:	bf00      	nop
 8008b66:	370c      	adds	r7, #12
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr

08008b70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b78:	bf00      	nop
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b8c:	bf00      	nop
 8008b8e:	370c      	adds	r7, #12
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr

08008b98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ba0:	bf00      	nop
 8008ba2:	370c      	adds	r7, #12
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008baa:	4770      	bx	lr

08008bac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b085      	sub	sp, #20
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	4a4c      	ldr	r2, [pc, #304]	@ (8008cf0 <TIM_Base_SetConfig+0x144>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d017      	beq.n	8008bf4 <TIM_Base_SetConfig+0x48>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bca:	d013      	beq.n	8008bf4 <TIM_Base_SetConfig+0x48>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	4a49      	ldr	r2, [pc, #292]	@ (8008cf4 <TIM_Base_SetConfig+0x148>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d00f      	beq.n	8008bf4 <TIM_Base_SetConfig+0x48>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	4a48      	ldr	r2, [pc, #288]	@ (8008cf8 <TIM_Base_SetConfig+0x14c>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d00b      	beq.n	8008bf4 <TIM_Base_SetConfig+0x48>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	4a47      	ldr	r2, [pc, #284]	@ (8008cfc <TIM_Base_SetConfig+0x150>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d007      	beq.n	8008bf4 <TIM_Base_SetConfig+0x48>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	4a46      	ldr	r2, [pc, #280]	@ (8008d00 <TIM_Base_SetConfig+0x154>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d003      	beq.n	8008bf4 <TIM_Base_SetConfig+0x48>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	4a45      	ldr	r2, [pc, #276]	@ (8008d04 <TIM_Base_SetConfig+0x158>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d108      	bne.n	8008c06 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	68fa      	ldr	r2, [r7, #12]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	4a39      	ldr	r2, [pc, #228]	@ (8008cf0 <TIM_Base_SetConfig+0x144>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d023      	beq.n	8008c56 <TIM_Base_SetConfig+0xaa>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c14:	d01f      	beq.n	8008c56 <TIM_Base_SetConfig+0xaa>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	4a36      	ldr	r2, [pc, #216]	@ (8008cf4 <TIM_Base_SetConfig+0x148>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d01b      	beq.n	8008c56 <TIM_Base_SetConfig+0xaa>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	4a35      	ldr	r2, [pc, #212]	@ (8008cf8 <TIM_Base_SetConfig+0x14c>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d017      	beq.n	8008c56 <TIM_Base_SetConfig+0xaa>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	4a34      	ldr	r2, [pc, #208]	@ (8008cfc <TIM_Base_SetConfig+0x150>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d013      	beq.n	8008c56 <TIM_Base_SetConfig+0xaa>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	4a33      	ldr	r2, [pc, #204]	@ (8008d00 <TIM_Base_SetConfig+0x154>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d00f      	beq.n	8008c56 <TIM_Base_SetConfig+0xaa>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	4a33      	ldr	r2, [pc, #204]	@ (8008d08 <TIM_Base_SetConfig+0x15c>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d00b      	beq.n	8008c56 <TIM_Base_SetConfig+0xaa>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4a32      	ldr	r2, [pc, #200]	@ (8008d0c <TIM_Base_SetConfig+0x160>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d007      	beq.n	8008c56 <TIM_Base_SetConfig+0xaa>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	4a31      	ldr	r2, [pc, #196]	@ (8008d10 <TIM_Base_SetConfig+0x164>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d003      	beq.n	8008c56 <TIM_Base_SetConfig+0xaa>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	4a2c      	ldr	r2, [pc, #176]	@ (8008d04 <TIM_Base_SetConfig+0x158>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d108      	bne.n	8008c68 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	68db      	ldr	r3, [r3, #12]
 8008c62:	68fa      	ldr	r2, [r7, #12]
 8008c64:	4313      	orrs	r3, r2
 8008c66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	695b      	ldr	r3, [r3, #20]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	68fa      	ldr	r2, [r7, #12]
 8008c7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	689a      	ldr	r2, [r3, #8]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	4a18      	ldr	r2, [pc, #96]	@ (8008cf0 <TIM_Base_SetConfig+0x144>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d013      	beq.n	8008cbc <TIM_Base_SetConfig+0x110>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	4a1a      	ldr	r2, [pc, #104]	@ (8008d00 <TIM_Base_SetConfig+0x154>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d00f      	beq.n	8008cbc <TIM_Base_SetConfig+0x110>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8008d08 <TIM_Base_SetConfig+0x15c>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d00b      	beq.n	8008cbc <TIM_Base_SetConfig+0x110>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	4a19      	ldr	r2, [pc, #100]	@ (8008d0c <TIM_Base_SetConfig+0x160>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d007      	beq.n	8008cbc <TIM_Base_SetConfig+0x110>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	4a18      	ldr	r2, [pc, #96]	@ (8008d10 <TIM_Base_SetConfig+0x164>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d003      	beq.n	8008cbc <TIM_Base_SetConfig+0x110>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	4a13      	ldr	r2, [pc, #76]	@ (8008d04 <TIM_Base_SetConfig+0x158>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d103      	bne.n	8008cc4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	691a      	ldr	r2, [r3, #16]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	691b      	ldr	r3, [r3, #16]
 8008cce:	f003 0301 	and.w	r3, r3, #1
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d105      	bne.n	8008ce2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	691b      	ldr	r3, [r3, #16]
 8008cda:	f023 0201 	bic.w	r2, r3, #1
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	611a      	str	r2, [r3, #16]
  }
}
 8008ce2:	bf00      	nop
 8008ce4:	3714      	adds	r7, #20
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cec:	4770      	bx	lr
 8008cee:	bf00      	nop
 8008cf0:	40012c00 	.word	0x40012c00
 8008cf4:	40000400 	.word	0x40000400
 8008cf8:	40000800 	.word	0x40000800
 8008cfc:	40000c00 	.word	0x40000c00
 8008d00:	40013400 	.word	0x40013400
 8008d04:	40015000 	.word	0x40015000
 8008d08:	40014000 	.word	0x40014000
 8008d0c:	40014400 	.word	0x40014400
 8008d10:	40014800 	.word	0x40014800

08008d14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b087      	sub	sp, #28
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
 8008d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6a1b      	ldr	r3, [r3, #32]
 8008d22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6a1b      	ldr	r3, [r3, #32]
 8008d28:	f023 0201 	bic.w	r2, r3, #1
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	699b      	ldr	r3, [r3, #24]
 8008d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f023 0303 	bic.w	r3, r3, #3
 8008d4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68fa      	ldr	r2, [r7, #12]
 8008d56:	4313      	orrs	r3, r2
 8008d58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	f023 0302 	bic.w	r3, r3, #2
 8008d60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	697a      	ldr	r2, [r7, #20]
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	4a30      	ldr	r2, [pc, #192]	@ (8008e30 <TIM_OC1_SetConfig+0x11c>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d013      	beq.n	8008d9c <TIM_OC1_SetConfig+0x88>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	4a2f      	ldr	r2, [pc, #188]	@ (8008e34 <TIM_OC1_SetConfig+0x120>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d00f      	beq.n	8008d9c <TIM_OC1_SetConfig+0x88>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	4a2e      	ldr	r2, [pc, #184]	@ (8008e38 <TIM_OC1_SetConfig+0x124>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d00b      	beq.n	8008d9c <TIM_OC1_SetConfig+0x88>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	4a2d      	ldr	r2, [pc, #180]	@ (8008e3c <TIM_OC1_SetConfig+0x128>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d007      	beq.n	8008d9c <TIM_OC1_SetConfig+0x88>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	4a2c      	ldr	r2, [pc, #176]	@ (8008e40 <TIM_OC1_SetConfig+0x12c>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d003      	beq.n	8008d9c <TIM_OC1_SetConfig+0x88>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	4a2b      	ldr	r2, [pc, #172]	@ (8008e44 <TIM_OC1_SetConfig+0x130>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d10c      	bne.n	8008db6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008d9c:	697b      	ldr	r3, [r7, #20]
 8008d9e:	f023 0308 	bic.w	r3, r3, #8
 8008da2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	68db      	ldr	r3, [r3, #12]
 8008da8:	697a      	ldr	r2, [r7, #20]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	f023 0304 	bic.w	r3, r3, #4
 8008db4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a1d      	ldr	r2, [pc, #116]	@ (8008e30 <TIM_OC1_SetConfig+0x11c>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d013      	beq.n	8008de6 <TIM_OC1_SetConfig+0xd2>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	4a1c      	ldr	r2, [pc, #112]	@ (8008e34 <TIM_OC1_SetConfig+0x120>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d00f      	beq.n	8008de6 <TIM_OC1_SetConfig+0xd2>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a1b      	ldr	r2, [pc, #108]	@ (8008e38 <TIM_OC1_SetConfig+0x124>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d00b      	beq.n	8008de6 <TIM_OC1_SetConfig+0xd2>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	4a1a      	ldr	r2, [pc, #104]	@ (8008e3c <TIM_OC1_SetConfig+0x128>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d007      	beq.n	8008de6 <TIM_OC1_SetConfig+0xd2>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	4a19      	ldr	r2, [pc, #100]	@ (8008e40 <TIM_OC1_SetConfig+0x12c>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d003      	beq.n	8008de6 <TIM_OC1_SetConfig+0xd2>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	4a18      	ldr	r2, [pc, #96]	@ (8008e44 <TIM_OC1_SetConfig+0x130>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d111      	bne.n	8008e0a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008dec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008df4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	695b      	ldr	r3, [r3, #20]
 8008dfa:	693a      	ldr	r2, [r7, #16]
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	699b      	ldr	r3, [r3, #24]
 8008e04:	693a      	ldr	r2, [r7, #16]
 8008e06:	4313      	orrs	r3, r2
 8008e08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	693a      	ldr	r2, [r7, #16]
 8008e0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	68fa      	ldr	r2, [r7, #12]
 8008e14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	685a      	ldr	r2, [r3, #4]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	697a      	ldr	r2, [r7, #20]
 8008e22:	621a      	str	r2, [r3, #32]
}
 8008e24:	bf00      	nop
 8008e26:	371c      	adds	r7, #28
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr
 8008e30:	40012c00 	.word	0x40012c00
 8008e34:	40013400 	.word	0x40013400
 8008e38:	40014000 	.word	0x40014000
 8008e3c:	40014400 	.word	0x40014400
 8008e40:	40014800 	.word	0x40014800
 8008e44:	40015000 	.word	0x40015000

08008e48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b087      	sub	sp, #28
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6a1b      	ldr	r3, [r3, #32]
 8008e56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a1b      	ldr	r3, [r3, #32]
 8008e5c:	f023 0210 	bic.w	r2, r3, #16
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	685b      	ldr	r3, [r3, #4]
 8008e68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	699b      	ldr	r3, [r3, #24]
 8008e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008e76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	021b      	lsls	r3, r3, #8
 8008e8a:	68fa      	ldr	r2, [r7, #12]
 8008e8c:	4313      	orrs	r3, r2
 8008e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	f023 0320 	bic.w	r3, r3, #32
 8008e96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	011b      	lsls	r3, r3, #4
 8008e9e:	697a      	ldr	r2, [r7, #20]
 8008ea0:	4313      	orrs	r3, r2
 8008ea2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	4a2c      	ldr	r2, [pc, #176]	@ (8008f58 <TIM_OC2_SetConfig+0x110>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d007      	beq.n	8008ebc <TIM_OC2_SetConfig+0x74>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a2b      	ldr	r2, [pc, #172]	@ (8008f5c <TIM_OC2_SetConfig+0x114>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d003      	beq.n	8008ebc <TIM_OC2_SetConfig+0x74>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a2a      	ldr	r2, [pc, #168]	@ (8008f60 <TIM_OC2_SetConfig+0x118>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d10d      	bne.n	8008ed8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ec2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	68db      	ldr	r3, [r3, #12]
 8008ec8:	011b      	lsls	r3, r3, #4
 8008eca:	697a      	ldr	r2, [r7, #20]
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ed6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	4a1f      	ldr	r2, [pc, #124]	@ (8008f58 <TIM_OC2_SetConfig+0x110>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d013      	beq.n	8008f08 <TIM_OC2_SetConfig+0xc0>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	4a1e      	ldr	r2, [pc, #120]	@ (8008f5c <TIM_OC2_SetConfig+0x114>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d00f      	beq.n	8008f08 <TIM_OC2_SetConfig+0xc0>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	4a1e      	ldr	r2, [pc, #120]	@ (8008f64 <TIM_OC2_SetConfig+0x11c>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d00b      	beq.n	8008f08 <TIM_OC2_SetConfig+0xc0>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8008f68 <TIM_OC2_SetConfig+0x120>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d007      	beq.n	8008f08 <TIM_OC2_SetConfig+0xc0>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	4a1c      	ldr	r2, [pc, #112]	@ (8008f6c <TIM_OC2_SetConfig+0x124>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d003      	beq.n	8008f08 <TIM_OC2_SetConfig+0xc0>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	4a17      	ldr	r2, [pc, #92]	@ (8008f60 <TIM_OC2_SetConfig+0x118>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d113      	bne.n	8008f30 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008f0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008f16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	695b      	ldr	r3, [r3, #20]
 8008f1c:	009b      	lsls	r3, r3, #2
 8008f1e:	693a      	ldr	r2, [r7, #16]
 8008f20:	4313      	orrs	r3, r2
 8008f22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	699b      	ldr	r3, [r3, #24]
 8008f28:	009b      	lsls	r3, r3, #2
 8008f2a:	693a      	ldr	r2, [r7, #16]
 8008f2c:	4313      	orrs	r3, r2
 8008f2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	693a      	ldr	r2, [r7, #16]
 8008f34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	68fa      	ldr	r2, [r7, #12]
 8008f3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	685a      	ldr	r2, [r3, #4]
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	697a      	ldr	r2, [r7, #20]
 8008f48:	621a      	str	r2, [r3, #32]
}
 8008f4a:	bf00      	nop
 8008f4c:	371c      	adds	r7, #28
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f54:	4770      	bx	lr
 8008f56:	bf00      	nop
 8008f58:	40012c00 	.word	0x40012c00
 8008f5c:	40013400 	.word	0x40013400
 8008f60:	40015000 	.word	0x40015000
 8008f64:	40014000 	.word	0x40014000
 8008f68:	40014400 	.word	0x40014400
 8008f6c:	40014800 	.word	0x40014800

08008f70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b087      	sub	sp, #28
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6a1b      	ldr	r3, [r3, #32]
 8008f7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6a1b      	ldr	r3, [r3, #32]
 8008f84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	69db      	ldr	r3, [r3, #28]
 8008f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f023 0303 	bic.w	r3, r3, #3
 8008faa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	68fa      	ldr	r2, [r7, #12]
 8008fb2:	4313      	orrs	r3, r2
 8008fb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008fbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	021b      	lsls	r3, r3, #8
 8008fc4:	697a      	ldr	r2, [r7, #20]
 8008fc6:	4313      	orrs	r3, r2
 8008fc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4a2b      	ldr	r2, [pc, #172]	@ (800907c <TIM_OC3_SetConfig+0x10c>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d007      	beq.n	8008fe2 <TIM_OC3_SetConfig+0x72>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	4a2a      	ldr	r2, [pc, #168]	@ (8009080 <TIM_OC3_SetConfig+0x110>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d003      	beq.n	8008fe2 <TIM_OC3_SetConfig+0x72>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	4a29      	ldr	r2, [pc, #164]	@ (8009084 <TIM_OC3_SetConfig+0x114>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d10d      	bne.n	8008ffe <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008fe8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	68db      	ldr	r3, [r3, #12]
 8008fee:	021b      	lsls	r3, r3, #8
 8008ff0:	697a      	ldr	r2, [r7, #20]
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ffc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a1e      	ldr	r2, [pc, #120]	@ (800907c <TIM_OC3_SetConfig+0x10c>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d013      	beq.n	800902e <TIM_OC3_SetConfig+0xbe>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	4a1d      	ldr	r2, [pc, #116]	@ (8009080 <TIM_OC3_SetConfig+0x110>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d00f      	beq.n	800902e <TIM_OC3_SetConfig+0xbe>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	4a1d      	ldr	r2, [pc, #116]	@ (8009088 <TIM_OC3_SetConfig+0x118>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d00b      	beq.n	800902e <TIM_OC3_SetConfig+0xbe>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	4a1c      	ldr	r2, [pc, #112]	@ (800908c <TIM_OC3_SetConfig+0x11c>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d007      	beq.n	800902e <TIM_OC3_SetConfig+0xbe>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	4a1b      	ldr	r2, [pc, #108]	@ (8009090 <TIM_OC3_SetConfig+0x120>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d003      	beq.n	800902e <TIM_OC3_SetConfig+0xbe>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	4a16      	ldr	r2, [pc, #88]	@ (8009084 <TIM_OC3_SetConfig+0x114>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d113      	bne.n	8009056 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009034:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800903c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	695b      	ldr	r3, [r3, #20]
 8009042:	011b      	lsls	r3, r3, #4
 8009044:	693a      	ldr	r2, [r7, #16]
 8009046:	4313      	orrs	r3, r2
 8009048:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	699b      	ldr	r3, [r3, #24]
 800904e:	011b      	lsls	r3, r3, #4
 8009050:	693a      	ldr	r2, [r7, #16]
 8009052:	4313      	orrs	r3, r2
 8009054:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	693a      	ldr	r2, [r7, #16]
 800905a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	68fa      	ldr	r2, [r7, #12]
 8009060:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	685a      	ldr	r2, [r3, #4]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	697a      	ldr	r2, [r7, #20]
 800906e:	621a      	str	r2, [r3, #32]
}
 8009070:	bf00      	nop
 8009072:	371c      	adds	r7, #28
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr
 800907c:	40012c00 	.word	0x40012c00
 8009080:	40013400 	.word	0x40013400
 8009084:	40015000 	.word	0x40015000
 8009088:	40014000 	.word	0x40014000
 800908c:	40014400 	.word	0x40014400
 8009090:	40014800 	.word	0x40014800

08009094 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009094:	b480      	push	{r7}
 8009096:	b087      	sub	sp, #28
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6a1b      	ldr	r3, [r3, #32]
 80090a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6a1b      	ldr	r3, [r3, #32]
 80090a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	69db      	ldr	r3, [r3, #28]
 80090ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80090c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80090c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	021b      	lsls	r3, r3, #8
 80090d6:	68fa      	ldr	r2, [r7, #12]
 80090d8:	4313      	orrs	r3, r2
 80090da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80090e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	689b      	ldr	r3, [r3, #8]
 80090e8:	031b      	lsls	r3, r3, #12
 80090ea:	697a      	ldr	r2, [r7, #20]
 80090ec:	4313      	orrs	r3, r2
 80090ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	4a2c      	ldr	r2, [pc, #176]	@ (80091a4 <TIM_OC4_SetConfig+0x110>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d007      	beq.n	8009108 <TIM_OC4_SetConfig+0x74>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	4a2b      	ldr	r2, [pc, #172]	@ (80091a8 <TIM_OC4_SetConfig+0x114>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d003      	beq.n	8009108 <TIM_OC4_SetConfig+0x74>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	4a2a      	ldr	r2, [pc, #168]	@ (80091ac <TIM_OC4_SetConfig+0x118>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d10d      	bne.n	8009124 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800910e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	68db      	ldr	r3, [r3, #12]
 8009114:	031b      	lsls	r3, r3, #12
 8009116:	697a      	ldr	r2, [r7, #20]
 8009118:	4313      	orrs	r3, r2
 800911a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009122:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4a1f      	ldr	r2, [pc, #124]	@ (80091a4 <TIM_OC4_SetConfig+0x110>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d013      	beq.n	8009154 <TIM_OC4_SetConfig+0xc0>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	4a1e      	ldr	r2, [pc, #120]	@ (80091a8 <TIM_OC4_SetConfig+0x114>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d00f      	beq.n	8009154 <TIM_OC4_SetConfig+0xc0>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	4a1e      	ldr	r2, [pc, #120]	@ (80091b0 <TIM_OC4_SetConfig+0x11c>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d00b      	beq.n	8009154 <TIM_OC4_SetConfig+0xc0>
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	4a1d      	ldr	r2, [pc, #116]	@ (80091b4 <TIM_OC4_SetConfig+0x120>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d007      	beq.n	8009154 <TIM_OC4_SetConfig+0xc0>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	4a1c      	ldr	r2, [pc, #112]	@ (80091b8 <TIM_OC4_SetConfig+0x124>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d003      	beq.n	8009154 <TIM_OC4_SetConfig+0xc0>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	4a17      	ldr	r2, [pc, #92]	@ (80091ac <TIM_OC4_SetConfig+0x118>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d113      	bne.n	800917c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800915a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009162:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	695b      	ldr	r3, [r3, #20]
 8009168:	019b      	lsls	r3, r3, #6
 800916a:	693a      	ldr	r2, [r7, #16]
 800916c:	4313      	orrs	r3, r2
 800916e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	699b      	ldr	r3, [r3, #24]
 8009174:	019b      	lsls	r3, r3, #6
 8009176:	693a      	ldr	r2, [r7, #16]
 8009178:	4313      	orrs	r3, r2
 800917a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	693a      	ldr	r2, [r7, #16]
 8009180:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	685a      	ldr	r2, [r3, #4]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	697a      	ldr	r2, [r7, #20]
 8009194:	621a      	str	r2, [r3, #32]
}
 8009196:	bf00      	nop
 8009198:	371c      	adds	r7, #28
 800919a:	46bd      	mov	sp, r7
 800919c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a0:	4770      	bx	lr
 80091a2:	bf00      	nop
 80091a4:	40012c00 	.word	0x40012c00
 80091a8:	40013400 	.word	0x40013400
 80091ac:	40015000 	.word	0x40015000
 80091b0:	40014000 	.word	0x40014000
 80091b4:	40014400 	.word	0x40014400
 80091b8:	40014800 	.word	0x40014800

080091bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80091bc:	b480      	push	{r7}
 80091be:	b087      	sub	sp, #28
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6a1b      	ldr	r3, [r3, #32]
 80091ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6a1b      	ldr	r3, [r3, #32]
 80091d0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80091ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	68fa      	ldr	r2, [r7, #12]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009200:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	041b      	lsls	r3, r3, #16
 8009208:	693a      	ldr	r2, [r7, #16]
 800920a:	4313      	orrs	r3, r2
 800920c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	4a19      	ldr	r2, [pc, #100]	@ (8009278 <TIM_OC5_SetConfig+0xbc>)
 8009212:	4293      	cmp	r3, r2
 8009214:	d013      	beq.n	800923e <TIM_OC5_SetConfig+0x82>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	4a18      	ldr	r2, [pc, #96]	@ (800927c <TIM_OC5_SetConfig+0xc0>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d00f      	beq.n	800923e <TIM_OC5_SetConfig+0x82>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4a17      	ldr	r2, [pc, #92]	@ (8009280 <TIM_OC5_SetConfig+0xc4>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d00b      	beq.n	800923e <TIM_OC5_SetConfig+0x82>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	4a16      	ldr	r2, [pc, #88]	@ (8009284 <TIM_OC5_SetConfig+0xc8>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d007      	beq.n	800923e <TIM_OC5_SetConfig+0x82>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	4a15      	ldr	r2, [pc, #84]	@ (8009288 <TIM_OC5_SetConfig+0xcc>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d003      	beq.n	800923e <TIM_OC5_SetConfig+0x82>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	4a14      	ldr	r2, [pc, #80]	@ (800928c <TIM_OC5_SetConfig+0xd0>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d109      	bne.n	8009252 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009244:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	695b      	ldr	r3, [r3, #20]
 800924a:	021b      	lsls	r3, r3, #8
 800924c:	697a      	ldr	r2, [r7, #20]
 800924e:	4313      	orrs	r3, r2
 8009250:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	697a      	ldr	r2, [r7, #20]
 8009256:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	68fa      	ldr	r2, [r7, #12]
 800925c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	685a      	ldr	r2, [r3, #4]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	693a      	ldr	r2, [r7, #16]
 800926a:	621a      	str	r2, [r3, #32]
}
 800926c:	bf00      	nop
 800926e:	371c      	adds	r7, #28
 8009270:	46bd      	mov	sp, r7
 8009272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009276:	4770      	bx	lr
 8009278:	40012c00 	.word	0x40012c00
 800927c:	40013400 	.word	0x40013400
 8009280:	40014000 	.word	0x40014000
 8009284:	40014400 	.word	0x40014400
 8009288:	40014800 	.word	0x40014800
 800928c:	40015000 	.word	0x40015000

08009290 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009290:	b480      	push	{r7}
 8009292:	b087      	sub	sp, #28
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6a1b      	ldr	r3, [r3, #32]
 800929e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6a1b      	ldr	r3, [r3, #32]
 80092a4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80092be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80092c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	021b      	lsls	r3, r3, #8
 80092ca:	68fa      	ldr	r2, [r7, #12]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80092d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	689b      	ldr	r3, [r3, #8]
 80092dc:	051b      	lsls	r3, r3, #20
 80092de:	693a      	ldr	r2, [r7, #16]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	4a1a      	ldr	r2, [pc, #104]	@ (8009350 <TIM_OC6_SetConfig+0xc0>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d013      	beq.n	8009314 <TIM_OC6_SetConfig+0x84>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	4a19      	ldr	r2, [pc, #100]	@ (8009354 <TIM_OC6_SetConfig+0xc4>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d00f      	beq.n	8009314 <TIM_OC6_SetConfig+0x84>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	4a18      	ldr	r2, [pc, #96]	@ (8009358 <TIM_OC6_SetConfig+0xc8>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d00b      	beq.n	8009314 <TIM_OC6_SetConfig+0x84>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	4a17      	ldr	r2, [pc, #92]	@ (800935c <TIM_OC6_SetConfig+0xcc>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d007      	beq.n	8009314 <TIM_OC6_SetConfig+0x84>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	4a16      	ldr	r2, [pc, #88]	@ (8009360 <TIM_OC6_SetConfig+0xd0>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d003      	beq.n	8009314 <TIM_OC6_SetConfig+0x84>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	4a15      	ldr	r2, [pc, #84]	@ (8009364 <TIM_OC6_SetConfig+0xd4>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d109      	bne.n	8009328 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800931a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	695b      	ldr	r3, [r3, #20]
 8009320:	029b      	lsls	r3, r3, #10
 8009322:	697a      	ldr	r2, [r7, #20]
 8009324:	4313      	orrs	r3, r2
 8009326:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	697a      	ldr	r2, [r7, #20]
 800932c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	68fa      	ldr	r2, [r7, #12]
 8009332:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	685a      	ldr	r2, [r3, #4]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	693a      	ldr	r2, [r7, #16]
 8009340:	621a      	str	r2, [r3, #32]
}
 8009342:	bf00      	nop
 8009344:	371c      	adds	r7, #28
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	40012c00 	.word	0x40012c00
 8009354:	40013400 	.word	0x40013400
 8009358:	40014000 	.word	0x40014000
 800935c:	40014400 	.word	0x40014400
 8009360:	40014800 	.word	0x40014800
 8009364:	40015000 	.word	0x40015000

08009368 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009368:	b480      	push	{r7}
 800936a:	b087      	sub	sp, #28
 800936c:	af00      	add	r7, sp, #0
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	60b9      	str	r1, [r7, #8]
 8009372:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	f003 031f 	and.w	r3, r3, #31
 800937a:	2201      	movs	r2, #1
 800937c:	fa02 f303 	lsl.w	r3, r2, r3
 8009380:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	6a1a      	ldr	r2, [r3, #32]
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	43db      	mvns	r3, r3
 800938a:	401a      	ands	r2, r3
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	6a1a      	ldr	r2, [r3, #32]
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	f003 031f 	and.w	r3, r3, #31
 800939a:	6879      	ldr	r1, [r7, #4]
 800939c:	fa01 f303 	lsl.w	r3, r1, r3
 80093a0:	431a      	orrs	r2, r3
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	621a      	str	r2, [r3, #32]
}
 80093a6:	bf00      	nop
 80093a8:	371c      	adds	r7, #28
 80093aa:	46bd      	mov	sp, r7
 80093ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b0:	4770      	bx	lr
	...

080093b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b085      	sub	sp, #20
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d101      	bne.n	80093cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80093c8:	2302      	movs	r3, #2
 80093ca:	e074      	b.n	80094b6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2201      	movs	r2, #1
 80093d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2202      	movs	r2, #2
 80093d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	689b      	ldr	r3, [r3, #8]
 80093ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a34      	ldr	r2, [pc, #208]	@ (80094c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d009      	beq.n	800940a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a33      	ldr	r2, [pc, #204]	@ (80094c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d004      	beq.n	800940a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4a31      	ldr	r2, [pc, #196]	@ (80094cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d108      	bne.n	800941c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009410:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	4313      	orrs	r3, r2
 800941a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009422:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009426:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	68fa      	ldr	r2, [r7, #12]
 800942e:	4313      	orrs	r3, r2
 8009430:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	68fa      	ldr	r2, [r7, #12]
 8009438:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a21      	ldr	r2, [pc, #132]	@ (80094c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d022      	beq.n	800948a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800944c:	d01d      	beq.n	800948a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a1f      	ldr	r2, [pc, #124]	@ (80094d0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d018      	beq.n	800948a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a1d      	ldr	r2, [pc, #116]	@ (80094d4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d013      	beq.n	800948a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a1c      	ldr	r2, [pc, #112]	@ (80094d8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d00e      	beq.n	800948a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4a15      	ldr	r2, [pc, #84]	@ (80094c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d009      	beq.n	800948a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a18      	ldr	r2, [pc, #96]	@ (80094dc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d004      	beq.n	800948a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4a11      	ldr	r2, [pc, #68]	@ (80094cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d10c      	bne.n	80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009490:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	689b      	ldr	r3, [r3, #8]
 8009496:	68ba      	ldr	r2, [r7, #8]
 8009498:	4313      	orrs	r3, r2
 800949a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	68ba      	ldr	r2, [r7, #8]
 80094a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2201      	movs	r2, #1
 80094a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80094b4:	2300      	movs	r3, #0
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3714      	adds	r7, #20
 80094ba:	46bd      	mov	sp, r7
 80094bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c0:	4770      	bx	lr
 80094c2:	bf00      	nop
 80094c4:	40012c00 	.word	0x40012c00
 80094c8:	40013400 	.word	0x40013400
 80094cc:	40015000 	.word	0x40015000
 80094d0:	40000400 	.word	0x40000400
 80094d4:	40000800 	.word	0x40000800
 80094d8:	40000c00 	.word	0x40000c00
 80094dc:	40014000 	.word	0x40014000

080094e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80094e0:	b480      	push	{r7}
 80094e2:	b085      	sub	sp, #20
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
 80094e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80094ea:	2300      	movs	r3, #0
 80094ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d101      	bne.n	80094fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80094f8:	2302      	movs	r3, #2
 80094fa:	e078      	b.n	80095ee <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2201      	movs	r2, #1
 8009500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	68db      	ldr	r3, [r3, #12]
 800950e:	4313      	orrs	r3, r2
 8009510:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	4313      	orrs	r3, r2
 800951e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	4313      	orrs	r3, r2
 800952c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4313      	orrs	r3, r2
 800953a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	691b      	ldr	r3, [r3, #16]
 8009546:	4313      	orrs	r3, r2
 8009548:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	695b      	ldr	r3, [r3, #20]
 8009554:	4313      	orrs	r3, r2
 8009556:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009562:	4313      	orrs	r3, r2
 8009564:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	699b      	ldr	r3, [r3, #24]
 8009570:	041b      	lsls	r3, r3, #16
 8009572:	4313      	orrs	r3, r2
 8009574:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	69db      	ldr	r3, [r3, #28]
 8009580:	4313      	orrs	r3, r2
 8009582:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a1c      	ldr	r2, [pc, #112]	@ (80095fc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d009      	beq.n	80095a2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	4a1b      	ldr	r2, [pc, #108]	@ (8009600 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d004      	beq.n	80095a2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4a19      	ldr	r2, [pc, #100]	@ (8009604 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d11c      	bne.n	80095dc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ac:	051b      	lsls	r3, r3, #20
 80095ae:	4313      	orrs	r3, r2
 80095b0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	6a1b      	ldr	r3, [r3, #32]
 80095bc:	4313      	orrs	r3, r2
 80095be:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095ca:	4313      	orrs	r3, r2
 80095cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095d8:	4313      	orrs	r3, r2
 80095da:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	68fa      	ldr	r2, [r7, #12]
 80095e2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2200      	movs	r2, #0
 80095e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80095ec:	2300      	movs	r3, #0
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3714      	adds	r7, #20
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr
 80095fa:	bf00      	nop
 80095fc:	40012c00 	.word	0x40012c00
 8009600:	40013400 	.word	0x40013400
 8009604:	40015000 	.word	0x40015000

08009608 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009610:	bf00      	nop
 8009612:	370c      	adds	r7, #12
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr

0800961c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800961c:	b480      	push	{r7}
 800961e:	b083      	sub	sp, #12
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009624:	bf00      	nop
 8009626:	370c      	adds	r7, #12
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr

08009630 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009638:	bf00      	nop
 800963a:	370c      	adds	r7, #12
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009644:	b480      	push	{r7}
 8009646:	b083      	sub	sp, #12
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800964c:	bf00      	nop
 800964e:	370c      	adds	r7, #12
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr

08009658 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009658:	b480      	push	{r7}
 800965a:	b083      	sub	sp, #12
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009660:	bf00      	nop
 8009662:	370c      	adds	r7, #12
 8009664:	46bd      	mov	sp, r7
 8009666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966a:	4770      	bx	lr

0800966c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800966c:	b480      	push	{r7}
 800966e:	b083      	sub	sp, #12
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009674:	bf00      	nop
 8009676:	370c      	adds	r7, #12
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr

08009680 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009680:	b480      	push	{r7}
 8009682:	b083      	sub	sp, #12
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009688:	bf00      	nop
 800968a:	370c      	adds	r7, #12
 800968c:	46bd      	mov	sp, r7
 800968e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009692:	4770      	bx	lr

08009694 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b082      	sub	sp, #8
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d101      	bne.n	80096a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80096a2:	2301      	movs	r3, #1
 80096a4:	e042      	b.n	800972c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d106      	bne.n	80096be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2200      	movs	r2, #0
 80096b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f7fb ff7f 	bl	80055bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2224      	movs	r2, #36	@ 0x24
 80096c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	681a      	ldr	r2, [r3, #0]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f022 0201 	bic.w	r2, r2, #1
 80096d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d002      	beq.n	80096e4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f000 ff70 	bl	800a5c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f000 fc71 	bl	8009fcc <UART_SetConfig>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b01      	cmp	r3, #1
 80096ee:	d101      	bne.n	80096f4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	e01b      	b.n	800972c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	685a      	ldr	r2, [r3, #4]
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009702:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	689a      	ldr	r2, [r3, #8]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009712:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f042 0201 	orr.w	r2, r2, #1
 8009722:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 ffef 	bl	800a708 <UART_CheckIdleState>
 800972a:	4603      	mov	r3, r0
}
 800972c:	4618      	mov	r0, r3
 800972e:	3708      	adds	r7, #8
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}

08009734 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009734:	b480      	push	{r7}
 8009736:	b091      	sub	sp, #68	@ 0x44
 8009738:	af00      	add	r7, sp, #0
 800973a:	60f8      	str	r0, [r7, #12]
 800973c:	60b9      	str	r1, [r7, #8]
 800973e:	4613      	mov	r3, r2
 8009740:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009748:	2b20      	cmp	r3, #32
 800974a:	d178      	bne.n	800983e <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d002      	beq.n	8009758 <HAL_UART_Transmit_IT+0x24>
 8009752:	88fb      	ldrh	r3, [r7, #6]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d101      	bne.n	800975c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8009758:	2301      	movs	r3, #1
 800975a:	e071      	b.n	8009840 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	68ba      	ldr	r2, [r7, #8]
 8009760:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	88fa      	ldrh	r2, [r7, #6]
 8009766:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	88fa      	ldrh	r2, [r7, #6]
 800976e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2200      	movs	r2, #0
 8009776:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2200      	movs	r2, #0
 800977c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2221      	movs	r2, #33	@ 0x21
 8009784:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800978c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009790:	d12a      	bne.n	80097e8 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800979a:	d107      	bne.n	80097ac <HAL_UART_Transmit_IT+0x78>
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	691b      	ldr	r3, [r3, #16]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d103      	bne.n	80097ac <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	4a29      	ldr	r2, [pc, #164]	@ (800984c <HAL_UART_Transmit_IT+0x118>)
 80097a8:	679a      	str	r2, [r3, #120]	@ 0x78
 80097aa:	e002      	b.n	80097b2 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	4a28      	ldr	r2, [pc, #160]	@ (8009850 <HAL_UART_Transmit_IT+0x11c>)
 80097b0:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	3308      	adds	r3, #8
 80097b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097bc:	e853 3f00 	ldrex	r3, [r3]
 80097c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80097c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	3308      	adds	r3, #8
 80097d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80097d2:	637a      	str	r2, [r7, #52]	@ 0x34
 80097d4:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80097d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80097da:	e841 2300 	strex	r3, r2, [r1]
 80097de:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80097e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d1e5      	bne.n	80097b2 <HAL_UART_Transmit_IT+0x7e>
 80097e6:	e028      	b.n	800983a <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	689b      	ldr	r3, [r3, #8]
 80097ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097f0:	d107      	bne.n	8009802 <HAL_UART_Transmit_IT+0xce>
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	691b      	ldr	r3, [r3, #16]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d103      	bne.n	8009802 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	4a15      	ldr	r2, [pc, #84]	@ (8009854 <HAL_UART_Transmit_IT+0x120>)
 80097fe:	679a      	str	r2, [r3, #120]	@ 0x78
 8009800:	e002      	b.n	8009808 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	4a14      	ldr	r2, [pc, #80]	@ (8009858 <HAL_UART_Transmit_IT+0x124>)
 8009806:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	e853 3f00 	ldrex	r3, [r3]
 8009814:	613b      	str	r3, [r7, #16]
   return(result);
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800981c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	461a      	mov	r2, r3
 8009824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009826:	623b      	str	r3, [r7, #32]
 8009828:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982a:	69f9      	ldr	r1, [r7, #28]
 800982c:	6a3a      	ldr	r2, [r7, #32]
 800982e:	e841 2300 	strex	r3, r2, [r1]
 8009832:	61bb      	str	r3, [r7, #24]
   return(result);
 8009834:	69bb      	ldr	r3, [r7, #24]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d1e6      	bne.n	8009808 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800983a:	2300      	movs	r3, #0
 800983c:	e000      	b.n	8009840 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800983e:	2302      	movs	r3, #2
  }
}
 8009840:	4618      	mov	r0, r3
 8009842:	3744      	adds	r7, #68	@ 0x44
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr
 800984c:	0800aec7 	.word	0x0800aec7
 8009850:	0800ade7 	.word	0x0800ade7
 8009854:	0800ad25 	.word	0x0800ad25
 8009858:	0800ac6d 	.word	0x0800ac6d

0800985c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b08a      	sub	sp, #40	@ 0x28
 8009860:	af00      	add	r7, sp, #0
 8009862:	60f8      	str	r0, [r7, #12]
 8009864:	60b9      	str	r1, [r7, #8]
 8009866:	4613      	mov	r3, r2
 8009868:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009870:	2b20      	cmp	r3, #32
 8009872:	d137      	bne.n	80098e4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d002      	beq.n	8009880 <HAL_UART_Receive_IT+0x24>
 800987a:	88fb      	ldrh	r3, [r7, #6]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d101      	bne.n	8009884 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009880:	2301      	movs	r3, #1
 8009882:	e030      	b.n	80098e6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2200      	movs	r2, #0
 8009888:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4a18      	ldr	r2, [pc, #96]	@ (80098f0 <HAL_UART_Receive_IT+0x94>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d01f      	beq.n	80098d4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d018      	beq.n	80098d4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a8:	697b      	ldr	r3, [r7, #20]
 80098aa:	e853 3f00 	ldrex	r3, [r3]
 80098ae:	613b      	str	r3, [r7, #16]
   return(result);
 80098b0:	693b      	ldr	r3, [r7, #16]
 80098b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80098b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	461a      	mov	r2, r3
 80098be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c0:	623b      	str	r3, [r7, #32]
 80098c2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c4:	69f9      	ldr	r1, [r7, #28]
 80098c6:	6a3a      	ldr	r2, [r7, #32]
 80098c8:	e841 2300 	strex	r3, r2, [r1]
 80098cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80098ce:	69bb      	ldr	r3, [r7, #24]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d1e6      	bne.n	80098a2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80098d4:	88fb      	ldrh	r3, [r7, #6]
 80098d6:	461a      	mov	r2, r3
 80098d8:	68b9      	ldr	r1, [r7, #8]
 80098da:	68f8      	ldr	r0, [r7, #12]
 80098dc:	f001 f82c 	bl	800a938 <UART_Start_Receive_IT>
 80098e0:	4603      	mov	r3, r0
 80098e2:	e000      	b.n	80098e6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80098e4:	2302      	movs	r3, #2
  }
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3728      	adds	r7, #40	@ 0x28
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
 80098ee:	bf00      	nop
 80098f0:	40008000 	.word	0x40008000

080098f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b0ba      	sub	sp, #232	@ 0xe8
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	69db      	ldr	r3, [r3, #28]
 8009902:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	689b      	ldr	r3, [r3, #8]
 8009916:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800991a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800991e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009922:	4013      	ands	r3, r2
 8009924:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009928:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800992c:	2b00      	cmp	r3, #0
 800992e:	d11b      	bne.n	8009968 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009934:	f003 0320 	and.w	r3, r3, #32
 8009938:	2b00      	cmp	r3, #0
 800993a:	d015      	beq.n	8009968 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800993c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009940:	f003 0320 	and.w	r3, r3, #32
 8009944:	2b00      	cmp	r3, #0
 8009946:	d105      	bne.n	8009954 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800994c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009950:	2b00      	cmp	r3, #0
 8009952:	d009      	beq.n	8009968 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009958:	2b00      	cmp	r3, #0
 800995a:	f000 8300 	beq.w	8009f5e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	4798      	blx	r3
      }
      return;
 8009966:	e2fa      	b.n	8009f5e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009968:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800996c:	2b00      	cmp	r3, #0
 800996e:	f000 8123 	beq.w	8009bb8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009972:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009976:	4b8d      	ldr	r3, [pc, #564]	@ (8009bac <HAL_UART_IRQHandler+0x2b8>)
 8009978:	4013      	ands	r3, r2
 800997a:	2b00      	cmp	r3, #0
 800997c:	d106      	bne.n	800998c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800997e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009982:	4b8b      	ldr	r3, [pc, #556]	@ (8009bb0 <HAL_UART_IRQHandler+0x2bc>)
 8009984:	4013      	ands	r3, r2
 8009986:	2b00      	cmp	r3, #0
 8009988:	f000 8116 	beq.w	8009bb8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800998c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009990:	f003 0301 	and.w	r3, r3, #1
 8009994:	2b00      	cmp	r3, #0
 8009996:	d011      	beq.n	80099bc <HAL_UART_IRQHandler+0xc8>
 8009998:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800999c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d00b      	beq.n	80099bc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	2201      	movs	r2, #1
 80099aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099b2:	f043 0201 	orr.w	r2, r3, #1
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099c0:	f003 0302 	and.w	r3, r3, #2
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d011      	beq.n	80099ec <HAL_UART_IRQHandler+0xf8>
 80099c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80099cc:	f003 0301 	and.w	r3, r3, #1
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d00b      	beq.n	80099ec <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	2202      	movs	r2, #2
 80099da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099e2:	f043 0204 	orr.w	r2, r3, #4
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099f0:	f003 0304 	and.w	r3, r3, #4
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d011      	beq.n	8009a1c <HAL_UART_IRQHandler+0x128>
 80099f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80099fc:	f003 0301 	and.w	r3, r3, #1
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d00b      	beq.n	8009a1c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	2204      	movs	r2, #4
 8009a0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a12:	f043 0202 	orr.w	r2, r3, #2
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009a1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a20:	f003 0308 	and.w	r3, r3, #8
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d017      	beq.n	8009a58 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a2c:	f003 0320 	and.w	r3, r3, #32
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d105      	bne.n	8009a40 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009a34:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009a38:	4b5c      	ldr	r3, [pc, #368]	@ (8009bac <HAL_UART_IRQHandler+0x2b8>)
 8009a3a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d00b      	beq.n	8009a58 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	2208      	movs	r2, #8
 8009a46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a4e:	f043 0208 	orr.w	r2, r3, #8
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d012      	beq.n	8009a8a <HAL_UART_IRQHandler+0x196>
 8009a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d00c      	beq.n	8009a8a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009a78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a80:	f043 0220 	orr.w	r2, r3, #32
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	f000 8266 	beq.w	8009f62 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a9a:	f003 0320 	and.w	r3, r3, #32
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d013      	beq.n	8009aca <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009aa6:	f003 0320 	and.w	r3, r3, #32
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d105      	bne.n	8009aba <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009aae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d007      	beq.n	8009aca <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d003      	beq.n	8009aca <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ad0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	689b      	ldr	r3, [r3, #8]
 8009ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ade:	2b40      	cmp	r3, #64	@ 0x40
 8009ae0:	d005      	beq.n	8009aee <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009ae2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009ae6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d054      	beq.n	8009b98 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f001 f844 	bl	800ab7c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	689b      	ldr	r3, [r3, #8]
 8009afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009afe:	2b40      	cmp	r3, #64	@ 0x40
 8009b00:	d146      	bne.n	8009b90 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	3308      	adds	r3, #8
 8009b08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009b10:	e853 3f00 	ldrex	r3, [r3]
 8009b14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009b18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009b1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	3308      	adds	r3, #8
 8009b2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009b2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009b32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009b3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009b3e:	e841 2300 	strex	r3, r2, [r1]
 8009b42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009b46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d1d9      	bne.n	8009b02 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d017      	beq.n	8009b88 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b5e:	4a15      	ldr	r2, [pc, #84]	@ (8009bb4 <HAL_UART_IRQHandler+0x2c0>)
 8009b60:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f7fc ffa4 	bl	8006ab6 <HAL_DMA_Abort_IT>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d019      	beq.n	8009ba8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b7c:	687a      	ldr	r2, [r7, #4]
 8009b7e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009b82:	4610      	mov	r0, r2
 8009b84:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b86:	e00f      	b.n	8009ba8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 fa09 	bl	8009fa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b8e:	e00b      	b.n	8009ba8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f000 fa05 	bl	8009fa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b96:	e007      	b.n	8009ba8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 fa01 	bl	8009fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009ba6:	e1dc      	b.n	8009f62 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ba8:	bf00      	nop
    return;
 8009baa:	e1da      	b.n	8009f62 <HAL_UART_IRQHandler+0x66e>
 8009bac:	10000001 	.word	0x10000001
 8009bb0:	04000120 	.word	0x04000120
 8009bb4:	0800ac49 	.word	0x0800ac49

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	f040 8170 	bne.w	8009ea2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bc6:	f003 0310 	and.w	r3, r3, #16
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	f000 8169 	beq.w	8009ea2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009bd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bd4:	f003 0310 	and.w	r3, r3, #16
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	f000 8162 	beq.w	8009ea2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	2210      	movs	r2, #16
 8009be4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	689b      	ldr	r3, [r3, #8]
 8009bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bf0:	2b40      	cmp	r3, #64	@ 0x40
 8009bf2:	f040 80d8 	bne.w	8009da6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	685b      	ldr	r3, [r3, #4]
 8009c00:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009c04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	f000 80af 	beq.w	8009d6c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009c14:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009c18:	429a      	cmp	r2, r3
 8009c1a:	f080 80a7 	bcs.w	8009d6c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009c24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f003 0320 	and.w	r3, r3, #32
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	f040 8087 	bne.w	8009d4a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009c48:	e853 3f00 	ldrex	r3, [r3]
 8009c4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009c50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009c54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	461a      	mov	r2, r3
 8009c62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009c66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009c6a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c6e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009c72:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009c76:	e841 2300 	strex	r3, r2, [r1]
 8009c7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009c7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d1da      	bne.n	8009c3c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	3308      	adds	r3, #8
 8009c8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c90:	e853 3f00 	ldrex	r3, [r3]
 8009c94:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009c96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c98:	f023 0301 	bic.w	r3, r3, #1
 8009c9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	3308      	adds	r3, #8
 8009ca6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009caa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009cae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009cb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009cb6:	e841 2300 	strex	r3, r2, [r1]
 8009cba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009cbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d1e1      	bne.n	8009c86 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	3308      	adds	r3, #8
 8009cc8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ccc:	e853 3f00 	ldrex	r3, [r3]
 8009cd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009cd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009cd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	3308      	adds	r3, #8
 8009ce2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009ce6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009ce8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009cec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009cee:	e841 2300 	strex	r3, r2, [r1]
 8009cf2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009cf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d1e3      	bne.n	8009cc2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2220      	movs	r2, #32
 8009cfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2200      	movs	r2, #0
 8009d06:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d10:	e853 3f00 	ldrex	r3, [r3]
 8009d14:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009d16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d18:	f023 0310 	bic.w	r3, r3, #16
 8009d1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	461a      	mov	r2, r3
 8009d26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d2c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d2e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d32:	e841 2300 	strex	r3, r2, [r1]
 8009d36:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d1e4      	bne.n	8009d08 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d44:	4618      	mov	r0, r3
 8009d46:	f7fc fe5d 	bl	8006a04 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2202      	movs	r2, #2
 8009d4e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d5c:	b29b      	uxth	r3, r3
 8009d5e:	1ad3      	subs	r3, r2, r3
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	4619      	mov	r1, r3
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	f000 f925 	bl	8009fb4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009d6a:	e0fc      	b.n	8009f66 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009d76:	429a      	cmp	r2, r3
 8009d78:	f040 80f5 	bne.w	8009f66 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f003 0320 	and.w	r3, r3, #32
 8009d8a:	2b20      	cmp	r3, #32
 8009d8c:	f040 80eb 	bne.w	8009f66 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2202      	movs	r2, #2
 8009d94:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d9c:	4619      	mov	r1, r3
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 f908 	bl	8009fb4 <HAL_UARTEx_RxEventCallback>
      return;
 8009da4:	e0df      	b.n	8009f66 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009db2:	b29b      	uxth	r3, r3
 8009db4:	1ad3      	subs	r3, r2, r3
 8009db6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009dc0:	b29b      	uxth	r3, r3
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	f000 80d1 	beq.w	8009f6a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009dc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	f000 80cc 	beq.w	8009f6a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dda:	e853 3f00 	ldrex	r3, [r3]
 8009dde:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009de2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009de6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	461a      	mov	r2, r3
 8009df0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009df4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009df6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009df8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009dfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009dfc:	e841 2300 	strex	r3, r2, [r1]
 8009e00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d1e4      	bne.n	8009dd2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	3308      	adds	r3, #8
 8009e0e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e12:	e853 3f00 	ldrex	r3, [r3]
 8009e16:	623b      	str	r3, [r7, #32]
   return(result);
 8009e18:	6a3b      	ldr	r3, [r7, #32]
 8009e1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e1e:	f023 0301 	bic.w	r3, r3, #1
 8009e22:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	3308      	adds	r3, #8
 8009e2c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009e30:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e38:	e841 2300 	strex	r3, r2, [r1]
 8009e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d1e1      	bne.n	8009e08 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2220      	movs	r2, #32
 8009e48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2200      	movs	r2, #0
 8009e56:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	e853 3f00 	ldrex	r3, [r3]
 8009e64:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	f023 0310 	bic.w	r3, r3, #16
 8009e6c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	461a      	mov	r2, r3
 8009e76:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009e7a:	61fb      	str	r3, [r7, #28]
 8009e7c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e7e:	69b9      	ldr	r1, [r7, #24]
 8009e80:	69fa      	ldr	r2, [r7, #28]
 8009e82:	e841 2300 	strex	r3, r2, [r1]
 8009e86:	617b      	str	r3, [r7, #20]
   return(result);
 8009e88:	697b      	ldr	r3, [r7, #20]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d1e4      	bne.n	8009e58 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2202      	movs	r2, #2
 8009e92:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009e94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009e98:	4619      	mov	r1, r3
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f000 f88a 	bl	8009fb4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009ea0:	e063      	b.n	8009f6a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d00e      	beq.n	8009ecc <HAL_UART_IRQHandler+0x5d8>
 8009eae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009eb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d008      	beq.n	8009ecc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009ec2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f001 fdbf 	bl	800ba48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009eca:	e051      	b.n	8009f70 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009ecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ed0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d014      	beq.n	8009f02 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d105      	bne.n	8009ef0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009ee4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ee8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d008      	beq.n	8009f02 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d03a      	beq.n	8009f6e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	4798      	blx	r3
    }
    return;
 8009f00:	e035      	b.n	8009f6e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d009      	beq.n	8009f22 <HAL_UART_IRQHandler+0x62e>
 8009f0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d003      	beq.n	8009f22 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f001 f848 	bl	800afb0 <UART_EndTransmit_IT>
    return;
 8009f20:	e026      	b.n	8009f70 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d009      	beq.n	8009f42 <HAL_UART_IRQHandler+0x64e>
 8009f2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f32:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d003      	beq.n	8009f42 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f001 fd98 	bl	800ba70 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009f40:	e016      	b.n	8009f70 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d010      	beq.n	8009f70 <HAL_UART_IRQHandler+0x67c>
 8009f4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	da0c      	bge.n	8009f70 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f001 fd80 	bl	800ba5c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009f5c:	e008      	b.n	8009f70 <HAL_UART_IRQHandler+0x67c>
      return;
 8009f5e:	bf00      	nop
 8009f60:	e006      	b.n	8009f70 <HAL_UART_IRQHandler+0x67c>
    return;
 8009f62:	bf00      	nop
 8009f64:	e004      	b.n	8009f70 <HAL_UART_IRQHandler+0x67c>
      return;
 8009f66:	bf00      	nop
 8009f68:	e002      	b.n	8009f70 <HAL_UART_IRQHandler+0x67c>
      return;
 8009f6a:	bf00      	nop
 8009f6c:	e000      	b.n	8009f70 <HAL_UART_IRQHandler+0x67c>
    return;
 8009f6e:	bf00      	nop
  }
}
 8009f70:	37e8      	adds	r7, #232	@ 0xe8
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}
 8009f76:	bf00      	nop

08009f78 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b083      	sub	sp, #12
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009f80:	bf00      	nop
 8009f82:	370c      	adds	r7, #12
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009f94:	bf00      	nop
 8009f96:	370c      	adds	r7, #12
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9e:	4770      	bx	lr

08009fa0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b083      	sub	sp, #12
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009fa8:	bf00      	nop
 8009faa:	370c      	adds	r7, #12
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b083      	sub	sp, #12
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
 8009fbc:	460b      	mov	r3, r1
 8009fbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009fc0:	bf00      	nop
 8009fc2:	370c      	adds	r7, #12
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fca:	4770      	bx	lr

08009fcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009fd0:	b08c      	sub	sp, #48	@ 0x30
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	689a      	ldr	r2, [r3, #8]
 8009fe0:	697b      	ldr	r3, [r7, #20]
 8009fe2:	691b      	ldr	r3, [r3, #16]
 8009fe4:	431a      	orrs	r2, r3
 8009fe6:	697b      	ldr	r3, [r7, #20]
 8009fe8:	695b      	ldr	r3, [r3, #20]
 8009fea:	431a      	orrs	r2, r3
 8009fec:	697b      	ldr	r3, [r7, #20]
 8009fee:	69db      	ldr	r3, [r3, #28]
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	681a      	ldr	r2, [r3, #0]
 8009ffa:	4baa      	ldr	r3, [pc, #680]	@ (800a2a4 <UART_SetConfig+0x2d8>)
 8009ffc:	4013      	ands	r3, r2
 8009ffe:	697a      	ldr	r2, [r7, #20]
 800a000:	6812      	ldr	r2, [r2, #0]
 800a002:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a004:	430b      	orrs	r3, r1
 800a006:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	685b      	ldr	r3, [r3, #4]
 800a00e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	68da      	ldr	r2, [r3, #12]
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	430a      	orrs	r2, r1
 800a01c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a01e:	697b      	ldr	r3, [r7, #20]
 800a020:	699b      	ldr	r3, [r3, #24]
 800a022:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	4a9f      	ldr	r2, [pc, #636]	@ (800a2a8 <UART_SetConfig+0x2dc>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d004      	beq.n	800a038 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	6a1b      	ldr	r3, [r3, #32]
 800a032:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a034:	4313      	orrs	r3, r2
 800a036:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	689b      	ldr	r3, [r3, #8]
 800a03e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a042:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a046:	697a      	ldr	r2, [r7, #20]
 800a048:	6812      	ldr	r2, [r2, #0]
 800a04a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a04c:	430b      	orrs	r3, r1
 800a04e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a056:	f023 010f 	bic.w	r1, r3, #15
 800a05a:	697b      	ldr	r3, [r7, #20]
 800a05c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	430a      	orrs	r2, r1
 800a064:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4a90      	ldr	r2, [pc, #576]	@ (800a2ac <UART_SetConfig+0x2e0>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d125      	bne.n	800a0bc <UART_SetConfig+0xf0>
 800a070:	4b8f      	ldr	r3, [pc, #572]	@ (800a2b0 <UART_SetConfig+0x2e4>)
 800a072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a076:	f003 0303 	and.w	r3, r3, #3
 800a07a:	2b03      	cmp	r3, #3
 800a07c:	d81a      	bhi.n	800a0b4 <UART_SetConfig+0xe8>
 800a07e:	a201      	add	r2, pc, #4	@ (adr r2, 800a084 <UART_SetConfig+0xb8>)
 800a080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a084:	0800a095 	.word	0x0800a095
 800a088:	0800a0a5 	.word	0x0800a0a5
 800a08c:	0800a09d 	.word	0x0800a09d
 800a090:	0800a0ad 	.word	0x0800a0ad
 800a094:	2301      	movs	r3, #1
 800a096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a09a:	e116      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a09c:	2302      	movs	r3, #2
 800a09e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0a2:	e112      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a0a4:	2304      	movs	r3, #4
 800a0a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0aa:	e10e      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a0ac:	2308      	movs	r3, #8
 800a0ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0b2:	e10a      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a0b4:	2310      	movs	r3, #16
 800a0b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0ba:	e106      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4a7c      	ldr	r2, [pc, #496]	@ (800a2b4 <UART_SetConfig+0x2e8>)
 800a0c2:	4293      	cmp	r3, r2
 800a0c4:	d138      	bne.n	800a138 <UART_SetConfig+0x16c>
 800a0c6:	4b7a      	ldr	r3, [pc, #488]	@ (800a2b0 <UART_SetConfig+0x2e4>)
 800a0c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0cc:	f003 030c 	and.w	r3, r3, #12
 800a0d0:	2b0c      	cmp	r3, #12
 800a0d2:	d82d      	bhi.n	800a130 <UART_SetConfig+0x164>
 800a0d4:	a201      	add	r2, pc, #4	@ (adr r2, 800a0dc <UART_SetConfig+0x110>)
 800a0d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0da:	bf00      	nop
 800a0dc:	0800a111 	.word	0x0800a111
 800a0e0:	0800a131 	.word	0x0800a131
 800a0e4:	0800a131 	.word	0x0800a131
 800a0e8:	0800a131 	.word	0x0800a131
 800a0ec:	0800a121 	.word	0x0800a121
 800a0f0:	0800a131 	.word	0x0800a131
 800a0f4:	0800a131 	.word	0x0800a131
 800a0f8:	0800a131 	.word	0x0800a131
 800a0fc:	0800a119 	.word	0x0800a119
 800a100:	0800a131 	.word	0x0800a131
 800a104:	0800a131 	.word	0x0800a131
 800a108:	0800a131 	.word	0x0800a131
 800a10c:	0800a129 	.word	0x0800a129
 800a110:	2300      	movs	r3, #0
 800a112:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a116:	e0d8      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a118:	2302      	movs	r3, #2
 800a11a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a11e:	e0d4      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a120:	2304      	movs	r3, #4
 800a122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a126:	e0d0      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a128:	2308      	movs	r3, #8
 800a12a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a12e:	e0cc      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a130:	2310      	movs	r3, #16
 800a132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a136:	e0c8      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	4a5e      	ldr	r2, [pc, #376]	@ (800a2b8 <UART_SetConfig+0x2ec>)
 800a13e:	4293      	cmp	r3, r2
 800a140:	d125      	bne.n	800a18e <UART_SetConfig+0x1c2>
 800a142:	4b5b      	ldr	r3, [pc, #364]	@ (800a2b0 <UART_SetConfig+0x2e4>)
 800a144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a148:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a14c:	2b30      	cmp	r3, #48	@ 0x30
 800a14e:	d016      	beq.n	800a17e <UART_SetConfig+0x1b2>
 800a150:	2b30      	cmp	r3, #48	@ 0x30
 800a152:	d818      	bhi.n	800a186 <UART_SetConfig+0x1ba>
 800a154:	2b20      	cmp	r3, #32
 800a156:	d00a      	beq.n	800a16e <UART_SetConfig+0x1a2>
 800a158:	2b20      	cmp	r3, #32
 800a15a:	d814      	bhi.n	800a186 <UART_SetConfig+0x1ba>
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d002      	beq.n	800a166 <UART_SetConfig+0x19a>
 800a160:	2b10      	cmp	r3, #16
 800a162:	d008      	beq.n	800a176 <UART_SetConfig+0x1aa>
 800a164:	e00f      	b.n	800a186 <UART_SetConfig+0x1ba>
 800a166:	2300      	movs	r3, #0
 800a168:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a16c:	e0ad      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a16e:	2302      	movs	r3, #2
 800a170:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a174:	e0a9      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a176:	2304      	movs	r3, #4
 800a178:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a17c:	e0a5      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a17e:	2308      	movs	r3, #8
 800a180:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a184:	e0a1      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a186:	2310      	movs	r3, #16
 800a188:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a18c:	e09d      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	4a4a      	ldr	r2, [pc, #296]	@ (800a2bc <UART_SetConfig+0x2f0>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d125      	bne.n	800a1e4 <UART_SetConfig+0x218>
 800a198:	4b45      	ldr	r3, [pc, #276]	@ (800a2b0 <UART_SetConfig+0x2e4>)
 800a19a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a19e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a1a2:	2bc0      	cmp	r3, #192	@ 0xc0
 800a1a4:	d016      	beq.n	800a1d4 <UART_SetConfig+0x208>
 800a1a6:	2bc0      	cmp	r3, #192	@ 0xc0
 800a1a8:	d818      	bhi.n	800a1dc <UART_SetConfig+0x210>
 800a1aa:	2b80      	cmp	r3, #128	@ 0x80
 800a1ac:	d00a      	beq.n	800a1c4 <UART_SetConfig+0x1f8>
 800a1ae:	2b80      	cmp	r3, #128	@ 0x80
 800a1b0:	d814      	bhi.n	800a1dc <UART_SetConfig+0x210>
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d002      	beq.n	800a1bc <UART_SetConfig+0x1f0>
 800a1b6:	2b40      	cmp	r3, #64	@ 0x40
 800a1b8:	d008      	beq.n	800a1cc <UART_SetConfig+0x200>
 800a1ba:	e00f      	b.n	800a1dc <UART_SetConfig+0x210>
 800a1bc:	2300      	movs	r3, #0
 800a1be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1c2:	e082      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a1c4:	2302      	movs	r3, #2
 800a1c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1ca:	e07e      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a1cc:	2304      	movs	r3, #4
 800a1ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1d2:	e07a      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a1d4:	2308      	movs	r3, #8
 800a1d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1da:	e076      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a1dc:	2310      	movs	r3, #16
 800a1de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1e2:	e072      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	4a35      	ldr	r2, [pc, #212]	@ (800a2c0 <UART_SetConfig+0x2f4>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d12a      	bne.n	800a244 <UART_SetConfig+0x278>
 800a1ee:	4b30      	ldr	r3, [pc, #192]	@ (800a2b0 <UART_SetConfig+0x2e4>)
 800a1f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a1f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a1fc:	d01a      	beq.n	800a234 <UART_SetConfig+0x268>
 800a1fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a202:	d81b      	bhi.n	800a23c <UART_SetConfig+0x270>
 800a204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a208:	d00c      	beq.n	800a224 <UART_SetConfig+0x258>
 800a20a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a20e:	d815      	bhi.n	800a23c <UART_SetConfig+0x270>
 800a210:	2b00      	cmp	r3, #0
 800a212:	d003      	beq.n	800a21c <UART_SetConfig+0x250>
 800a214:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a218:	d008      	beq.n	800a22c <UART_SetConfig+0x260>
 800a21a:	e00f      	b.n	800a23c <UART_SetConfig+0x270>
 800a21c:	2300      	movs	r3, #0
 800a21e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a222:	e052      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a224:	2302      	movs	r3, #2
 800a226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a22a:	e04e      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a22c:	2304      	movs	r3, #4
 800a22e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a232:	e04a      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a234:	2308      	movs	r3, #8
 800a236:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a23a:	e046      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a23c:	2310      	movs	r3, #16
 800a23e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a242:	e042      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	4a17      	ldr	r2, [pc, #92]	@ (800a2a8 <UART_SetConfig+0x2dc>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	d13a      	bne.n	800a2c4 <UART_SetConfig+0x2f8>
 800a24e:	4b18      	ldr	r3, [pc, #96]	@ (800a2b0 <UART_SetConfig+0x2e4>)
 800a250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a254:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a258:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a25c:	d01a      	beq.n	800a294 <UART_SetConfig+0x2c8>
 800a25e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a262:	d81b      	bhi.n	800a29c <UART_SetConfig+0x2d0>
 800a264:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a268:	d00c      	beq.n	800a284 <UART_SetConfig+0x2b8>
 800a26a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a26e:	d815      	bhi.n	800a29c <UART_SetConfig+0x2d0>
 800a270:	2b00      	cmp	r3, #0
 800a272:	d003      	beq.n	800a27c <UART_SetConfig+0x2b0>
 800a274:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a278:	d008      	beq.n	800a28c <UART_SetConfig+0x2c0>
 800a27a:	e00f      	b.n	800a29c <UART_SetConfig+0x2d0>
 800a27c:	2300      	movs	r3, #0
 800a27e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a282:	e022      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a284:	2302      	movs	r3, #2
 800a286:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a28a:	e01e      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a28c:	2304      	movs	r3, #4
 800a28e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a292:	e01a      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a294:	2308      	movs	r3, #8
 800a296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a29a:	e016      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a29c:	2310      	movs	r3, #16
 800a29e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2a2:	e012      	b.n	800a2ca <UART_SetConfig+0x2fe>
 800a2a4:	cfff69f3 	.word	0xcfff69f3
 800a2a8:	40008000 	.word	0x40008000
 800a2ac:	40013800 	.word	0x40013800
 800a2b0:	40021000 	.word	0x40021000
 800a2b4:	40004400 	.word	0x40004400
 800a2b8:	40004800 	.word	0x40004800
 800a2bc:	40004c00 	.word	0x40004c00
 800a2c0:	40005000 	.word	0x40005000
 800a2c4:	2310      	movs	r3, #16
 800a2c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4aae      	ldr	r2, [pc, #696]	@ (800a588 <UART_SetConfig+0x5bc>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	f040 8097 	bne.w	800a404 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a2d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a2da:	2b08      	cmp	r3, #8
 800a2dc:	d823      	bhi.n	800a326 <UART_SetConfig+0x35a>
 800a2de:	a201      	add	r2, pc, #4	@ (adr r2, 800a2e4 <UART_SetConfig+0x318>)
 800a2e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2e4:	0800a309 	.word	0x0800a309
 800a2e8:	0800a327 	.word	0x0800a327
 800a2ec:	0800a311 	.word	0x0800a311
 800a2f0:	0800a327 	.word	0x0800a327
 800a2f4:	0800a317 	.word	0x0800a317
 800a2f8:	0800a327 	.word	0x0800a327
 800a2fc:	0800a327 	.word	0x0800a327
 800a300:	0800a327 	.word	0x0800a327
 800a304:	0800a31f 	.word	0x0800a31f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a308:	f7fd fb5e 	bl	80079c8 <HAL_RCC_GetPCLK1Freq>
 800a30c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a30e:	e010      	b.n	800a332 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a310:	4b9e      	ldr	r3, [pc, #632]	@ (800a58c <UART_SetConfig+0x5c0>)
 800a312:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a314:	e00d      	b.n	800a332 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a316:	f7fd fae9 	bl	80078ec <HAL_RCC_GetSysClockFreq>
 800a31a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a31c:	e009      	b.n	800a332 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a31e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a322:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a324:	e005      	b.n	800a332 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a326:	2300      	movs	r3, #0
 800a328:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a32a:	2301      	movs	r3, #1
 800a32c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a330:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a334:	2b00      	cmp	r3, #0
 800a336:	f000 8130 	beq.w	800a59a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a33a:	697b      	ldr	r3, [r7, #20]
 800a33c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a33e:	4a94      	ldr	r2, [pc, #592]	@ (800a590 <UART_SetConfig+0x5c4>)
 800a340:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a344:	461a      	mov	r2, r3
 800a346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a348:	fbb3 f3f2 	udiv	r3, r3, r2
 800a34c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	685a      	ldr	r2, [r3, #4]
 800a352:	4613      	mov	r3, r2
 800a354:	005b      	lsls	r3, r3, #1
 800a356:	4413      	add	r3, r2
 800a358:	69ba      	ldr	r2, [r7, #24]
 800a35a:	429a      	cmp	r2, r3
 800a35c:	d305      	bcc.n	800a36a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a35e:	697b      	ldr	r3, [r7, #20]
 800a360:	685b      	ldr	r3, [r3, #4]
 800a362:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a364:	69ba      	ldr	r2, [r7, #24]
 800a366:	429a      	cmp	r2, r3
 800a368:	d903      	bls.n	800a372 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a36a:	2301      	movs	r3, #1
 800a36c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a370:	e113      	b.n	800a59a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a374:	2200      	movs	r2, #0
 800a376:	60bb      	str	r3, [r7, #8]
 800a378:	60fa      	str	r2, [r7, #12]
 800a37a:	697b      	ldr	r3, [r7, #20]
 800a37c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a37e:	4a84      	ldr	r2, [pc, #528]	@ (800a590 <UART_SetConfig+0x5c4>)
 800a380:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a384:	b29b      	uxth	r3, r3
 800a386:	2200      	movs	r2, #0
 800a388:	603b      	str	r3, [r7, #0]
 800a38a:	607a      	str	r2, [r7, #4]
 800a38c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a390:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a394:	f7f6 f8d6 	bl	8000544 <__aeabi_uldivmod>
 800a398:	4602      	mov	r2, r0
 800a39a:	460b      	mov	r3, r1
 800a39c:	4610      	mov	r0, r2
 800a39e:	4619      	mov	r1, r3
 800a3a0:	f04f 0200 	mov.w	r2, #0
 800a3a4:	f04f 0300 	mov.w	r3, #0
 800a3a8:	020b      	lsls	r3, r1, #8
 800a3aa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a3ae:	0202      	lsls	r2, r0, #8
 800a3b0:	6979      	ldr	r1, [r7, #20]
 800a3b2:	6849      	ldr	r1, [r1, #4]
 800a3b4:	0849      	lsrs	r1, r1, #1
 800a3b6:	2000      	movs	r0, #0
 800a3b8:	460c      	mov	r4, r1
 800a3ba:	4605      	mov	r5, r0
 800a3bc:	eb12 0804 	adds.w	r8, r2, r4
 800a3c0:	eb43 0905 	adc.w	r9, r3, r5
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	685b      	ldr	r3, [r3, #4]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	469a      	mov	sl, r3
 800a3cc:	4693      	mov	fp, r2
 800a3ce:	4652      	mov	r2, sl
 800a3d0:	465b      	mov	r3, fp
 800a3d2:	4640      	mov	r0, r8
 800a3d4:	4649      	mov	r1, r9
 800a3d6:	f7f6 f8b5 	bl	8000544 <__aeabi_uldivmod>
 800a3da:	4602      	mov	r2, r0
 800a3dc:	460b      	mov	r3, r1
 800a3de:	4613      	mov	r3, r2
 800a3e0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a3e2:	6a3b      	ldr	r3, [r7, #32]
 800a3e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a3e8:	d308      	bcc.n	800a3fc <UART_SetConfig+0x430>
 800a3ea:	6a3b      	ldr	r3, [r7, #32]
 800a3ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a3f0:	d204      	bcs.n	800a3fc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a3f2:	697b      	ldr	r3, [r7, #20]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	6a3a      	ldr	r2, [r7, #32]
 800a3f8:	60da      	str	r2, [r3, #12]
 800a3fa:	e0ce      	b.n	800a59a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a402:	e0ca      	b.n	800a59a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a404:	697b      	ldr	r3, [r7, #20]
 800a406:	69db      	ldr	r3, [r3, #28]
 800a408:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a40c:	d166      	bne.n	800a4dc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a40e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a412:	2b08      	cmp	r3, #8
 800a414:	d827      	bhi.n	800a466 <UART_SetConfig+0x49a>
 800a416:	a201      	add	r2, pc, #4	@ (adr r2, 800a41c <UART_SetConfig+0x450>)
 800a418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a41c:	0800a441 	.word	0x0800a441
 800a420:	0800a449 	.word	0x0800a449
 800a424:	0800a451 	.word	0x0800a451
 800a428:	0800a467 	.word	0x0800a467
 800a42c:	0800a457 	.word	0x0800a457
 800a430:	0800a467 	.word	0x0800a467
 800a434:	0800a467 	.word	0x0800a467
 800a438:	0800a467 	.word	0x0800a467
 800a43c:	0800a45f 	.word	0x0800a45f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a440:	f7fd fac2 	bl	80079c8 <HAL_RCC_GetPCLK1Freq>
 800a444:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a446:	e014      	b.n	800a472 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a448:	f7fd fad4 	bl	80079f4 <HAL_RCC_GetPCLK2Freq>
 800a44c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a44e:	e010      	b.n	800a472 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a450:	4b4e      	ldr	r3, [pc, #312]	@ (800a58c <UART_SetConfig+0x5c0>)
 800a452:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a454:	e00d      	b.n	800a472 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a456:	f7fd fa49 	bl	80078ec <HAL_RCC_GetSysClockFreq>
 800a45a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a45c:	e009      	b.n	800a472 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a45e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a462:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a464:	e005      	b.n	800a472 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a466:	2300      	movs	r3, #0
 800a468:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a46a:	2301      	movs	r3, #1
 800a46c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a470:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a474:	2b00      	cmp	r3, #0
 800a476:	f000 8090 	beq.w	800a59a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a47e:	4a44      	ldr	r2, [pc, #272]	@ (800a590 <UART_SetConfig+0x5c4>)
 800a480:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a484:	461a      	mov	r2, r3
 800a486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a488:	fbb3 f3f2 	udiv	r3, r3, r2
 800a48c:	005a      	lsls	r2, r3, #1
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	685b      	ldr	r3, [r3, #4]
 800a492:	085b      	lsrs	r3, r3, #1
 800a494:	441a      	add	r2, r3
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	685b      	ldr	r3, [r3, #4]
 800a49a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a49e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a4a0:	6a3b      	ldr	r3, [r7, #32]
 800a4a2:	2b0f      	cmp	r3, #15
 800a4a4:	d916      	bls.n	800a4d4 <UART_SetConfig+0x508>
 800a4a6:	6a3b      	ldr	r3, [r7, #32]
 800a4a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4ac:	d212      	bcs.n	800a4d4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a4ae:	6a3b      	ldr	r3, [r7, #32]
 800a4b0:	b29b      	uxth	r3, r3
 800a4b2:	f023 030f 	bic.w	r3, r3, #15
 800a4b6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a4b8:	6a3b      	ldr	r3, [r7, #32]
 800a4ba:	085b      	lsrs	r3, r3, #1
 800a4bc:	b29b      	uxth	r3, r3
 800a4be:	f003 0307 	and.w	r3, r3, #7
 800a4c2:	b29a      	uxth	r2, r3
 800a4c4:	8bfb      	ldrh	r3, [r7, #30]
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	8bfa      	ldrh	r2, [r7, #30]
 800a4d0:	60da      	str	r2, [r3, #12]
 800a4d2:	e062      	b.n	800a59a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a4da:	e05e      	b.n	800a59a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a4dc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a4e0:	2b08      	cmp	r3, #8
 800a4e2:	d828      	bhi.n	800a536 <UART_SetConfig+0x56a>
 800a4e4:	a201      	add	r2, pc, #4	@ (adr r2, 800a4ec <UART_SetConfig+0x520>)
 800a4e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4ea:	bf00      	nop
 800a4ec:	0800a511 	.word	0x0800a511
 800a4f0:	0800a519 	.word	0x0800a519
 800a4f4:	0800a521 	.word	0x0800a521
 800a4f8:	0800a537 	.word	0x0800a537
 800a4fc:	0800a527 	.word	0x0800a527
 800a500:	0800a537 	.word	0x0800a537
 800a504:	0800a537 	.word	0x0800a537
 800a508:	0800a537 	.word	0x0800a537
 800a50c:	0800a52f 	.word	0x0800a52f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a510:	f7fd fa5a 	bl	80079c8 <HAL_RCC_GetPCLK1Freq>
 800a514:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a516:	e014      	b.n	800a542 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a518:	f7fd fa6c 	bl	80079f4 <HAL_RCC_GetPCLK2Freq>
 800a51c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a51e:	e010      	b.n	800a542 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a520:	4b1a      	ldr	r3, [pc, #104]	@ (800a58c <UART_SetConfig+0x5c0>)
 800a522:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a524:	e00d      	b.n	800a542 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a526:	f7fd f9e1 	bl	80078ec <HAL_RCC_GetSysClockFreq>
 800a52a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a52c:	e009      	b.n	800a542 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a52e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a532:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a534:	e005      	b.n	800a542 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a536:	2300      	movs	r3, #0
 800a538:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a53a:	2301      	movs	r3, #1
 800a53c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a540:	bf00      	nop
    }

    if (pclk != 0U)
 800a542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a544:	2b00      	cmp	r3, #0
 800a546:	d028      	beq.n	800a59a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a548:	697b      	ldr	r3, [r7, #20]
 800a54a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a54c:	4a10      	ldr	r2, [pc, #64]	@ (800a590 <UART_SetConfig+0x5c4>)
 800a54e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a552:	461a      	mov	r2, r3
 800a554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a556:	fbb3 f2f2 	udiv	r2, r3, r2
 800a55a:	697b      	ldr	r3, [r7, #20]
 800a55c:	685b      	ldr	r3, [r3, #4]
 800a55e:	085b      	lsrs	r3, r3, #1
 800a560:	441a      	add	r2, r3
 800a562:	697b      	ldr	r3, [r7, #20]
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	fbb2 f3f3 	udiv	r3, r2, r3
 800a56a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a56c:	6a3b      	ldr	r3, [r7, #32]
 800a56e:	2b0f      	cmp	r3, #15
 800a570:	d910      	bls.n	800a594 <UART_SetConfig+0x5c8>
 800a572:	6a3b      	ldr	r3, [r7, #32]
 800a574:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a578:	d20c      	bcs.n	800a594 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a57a:	6a3b      	ldr	r3, [r7, #32]
 800a57c:	b29a      	uxth	r2, r3
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	60da      	str	r2, [r3, #12]
 800a584:	e009      	b.n	800a59a <UART_SetConfig+0x5ce>
 800a586:	bf00      	nop
 800a588:	40008000 	.word	0x40008000
 800a58c:	00f42400 	.word	0x00f42400
 800a590:	0800bdac 	.word	0x0800bdac
      }
      else
      {
        ret = HAL_ERROR;
 800a594:	2301      	movs	r3, #1
 800a596:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	2201      	movs	r2, #1
 800a59e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	2201      	movs	r2, #1
 800a5a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a5b6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	3730      	adds	r7, #48	@ 0x30
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a5c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b083      	sub	sp, #12
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5d0:	f003 0308 	and.w	r3, r3, #8
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d00a      	beq.n	800a5ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	685b      	ldr	r3, [r3, #4]
 800a5de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	430a      	orrs	r2, r1
 800a5ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5f2:	f003 0301 	and.w	r3, r3, #1
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d00a      	beq.n	800a610 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	430a      	orrs	r2, r1
 800a60e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a614:	f003 0302 	and.w	r3, r3, #2
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d00a      	beq.n	800a632 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	685b      	ldr	r3, [r3, #4]
 800a622:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	430a      	orrs	r2, r1
 800a630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a636:	f003 0304 	and.w	r3, r3, #4
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d00a      	beq.n	800a654 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	685b      	ldr	r3, [r3, #4]
 800a644:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	430a      	orrs	r2, r1
 800a652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a658:	f003 0310 	and.w	r3, r3, #16
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d00a      	beq.n	800a676 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	689b      	ldr	r3, [r3, #8]
 800a666:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	430a      	orrs	r2, r1
 800a674:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a67a:	f003 0320 	and.w	r3, r3, #32
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d00a      	beq.n	800a698 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	689b      	ldr	r3, [r3, #8]
 800a688:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	430a      	orrs	r2, r1
 800a696:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a69c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d01a      	beq.n	800a6da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	430a      	orrs	r2, r1
 800a6b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a6c2:	d10a      	bne.n	800a6da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	685b      	ldr	r3, [r3, #4]
 800a6ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	430a      	orrs	r2, r1
 800a6d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d00a      	beq.n	800a6fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	685b      	ldr	r3, [r3, #4]
 800a6ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	430a      	orrs	r2, r1
 800a6fa:	605a      	str	r2, [r3, #4]
  }
}
 800a6fc:	bf00      	nop
 800a6fe:	370c      	adds	r7, #12
 800a700:	46bd      	mov	sp, r7
 800a702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a706:	4770      	bx	lr

0800a708 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b098      	sub	sp, #96	@ 0x60
 800a70c:	af02      	add	r7, sp, #8
 800a70e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2200      	movs	r2, #0
 800a714:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a718:	f7fb fe50 	bl	80063bc <HAL_GetTick>
 800a71c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f003 0308 	and.w	r3, r3, #8
 800a728:	2b08      	cmp	r3, #8
 800a72a:	d12f      	bne.n	800a78c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a72c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a730:	9300      	str	r3, [sp, #0]
 800a732:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a734:	2200      	movs	r2, #0
 800a736:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f000 f88e 	bl	800a85c <UART_WaitOnFlagUntilTimeout>
 800a740:	4603      	mov	r3, r0
 800a742:	2b00      	cmp	r3, #0
 800a744:	d022      	beq.n	800a78c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a74c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a74e:	e853 3f00 	ldrex	r3, [r3]
 800a752:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a756:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a75a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	461a      	mov	r2, r3
 800a762:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a764:	647b      	str	r3, [r7, #68]	@ 0x44
 800a766:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a768:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a76a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a76c:	e841 2300 	strex	r3, r2, [r1]
 800a770:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a774:	2b00      	cmp	r3, #0
 800a776:	d1e6      	bne.n	800a746 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2220      	movs	r2, #32
 800a77c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2200      	movs	r2, #0
 800a784:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a788:	2303      	movs	r3, #3
 800a78a:	e063      	b.n	800a854 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f003 0304 	and.w	r3, r3, #4
 800a796:	2b04      	cmp	r3, #4
 800a798:	d149      	bne.n	800a82e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a79a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a79e:	9300      	str	r3, [sp, #0]
 800a7a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 f857 	bl	800a85c <UART_WaitOnFlagUntilTimeout>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d03c      	beq.n	800a82e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7bc:	e853 3f00 	ldrex	r3, [r3]
 800a7c0:	623b      	str	r3, [r7, #32]
   return(result);
 800a7c2:	6a3b      	ldr	r3, [r7, #32]
 800a7c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a7c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	461a      	mov	r2, r3
 800a7d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7d2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a7d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a7d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7da:	e841 2300 	strex	r3, r2, [r1]
 800a7de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a7e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d1e6      	bne.n	800a7b4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	3308      	adds	r3, #8
 800a7ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ee:	693b      	ldr	r3, [r7, #16]
 800a7f0:	e853 3f00 	ldrex	r3, [r3]
 800a7f4:	60fb      	str	r3, [r7, #12]
   return(result);
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	f023 0301 	bic.w	r3, r3, #1
 800a7fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	3308      	adds	r3, #8
 800a804:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a806:	61fa      	str	r2, [r7, #28]
 800a808:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a80a:	69b9      	ldr	r1, [r7, #24]
 800a80c:	69fa      	ldr	r2, [r7, #28]
 800a80e:	e841 2300 	strex	r3, r2, [r1]
 800a812:	617b      	str	r3, [r7, #20]
   return(result);
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d1e5      	bne.n	800a7e6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2220      	movs	r2, #32
 800a81e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2200      	movs	r2, #0
 800a826:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a82a:	2303      	movs	r3, #3
 800a82c:	e012      	b.n	800a854 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	2220      	movs	r2, #32
 800a832:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	2220      	movs	r2, #32
 800a83a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2200      	movs	r2, #0
 800a842:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2200      	movs	r2, #0
 800a848:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2200      	movs	r2, #0
 800a84e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a852:	2300      	movs	r3, #0
}
 800a854:	4618      	mov	r0, r3
 800a856:	3758      	adds	r7, #88	@ 0x58
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}

0800a85c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b084      	sub	sp, #16
 800a860:	af00      	add	r7, sp, #0
 800a862:	60f8      	str	r0, [r7, #12]
 800a864:	60b9      	str	r1, [r7, #8]
 800a866:	603b      	str	r3, [r7, #0]
 800a868:	4613      	mov	r3, r2
 800a86a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a86c:	e04f      	b.n	800a90e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a86e:	69bb      	ldr	r3, [r7, #24]
 800a870:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a874:	d04b      	beq.n	800a90e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a876:	f7fb fda1 	bl	80063bc <HAL_GetTick>
 800a87a:	4602      	mov	r2, r0
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	1ad3      	subs	r3, r2, r3
 800a880:	69ba      	ldr	r2, [r7, #24]
 800a882:	429a      	cmp	r2, r3
 800a884:	d302      	bcc.n	800a88c <UART_WaitOnFlagUntilTimeout+0x30>
 800a886:	69bb      	ldr	r3, [r7, #24]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d101      	bne.n	800a890 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a88c:	2303      	movs	r3, #3
 800a88e:	e04e      	b.n	800a92e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f003 0304 	and.w	r3, r3, #4
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d037      	beq.n	800a90e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	2b80      	cmp	r3, #128	@ 0x80
 800a8a2:	d034      	beq.n	800a90e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	2b40      	cmp	r3, #64	@ 0x40
 800a8a8:	d031      	beq.n	800a90e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	69db      	ldr	r3, [r3, #28]
 800a8b0:	f003 0308 	and.w	r3, r3, #8
 800a8b4:	2b08      	cmp	r3, #8
 800a8b6:	d110      	bne.n	800a8da <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	2208      	movs	r2, #8
 800a8be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a8c0:	68f8      	ldr	r0, [r7, #12]
 800a8c2:	f000 f95b 	bl	800ab7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2208      	movs	r2, #8
 800a8ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	e029      	b.n	800a92e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	69db      	ldr	r3, [r3, #28]
 800a8e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a8e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a8e8:	d111      	bne.n	800a90e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a8f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a8f4:	68f8      	ldr	r0, [r7, #12]
 800a8f6:	f000 f941 	bl	800ab7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2220      	movs	r2, #32
 800a8fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	2200      	movs	r2, #0
 800a906:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a90a:	2303      	movs	r3, #3
 800a90c:	e00f      	b.n	800a92e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	69da      	ldr	r2, [r3, #28]
 800a914:	68bb      	ldr	r3, [r7, #8]
 800a916:	4013      	ands	r3, r2
 800a918:	68ba      	ldr	r2, [r7, #8]
 800a91a:	429a      	cmp	r2, r3
 800a91c:	bf0c      	ite	eq
 800a91e:	2301      	moveq	r3, #1
 800a920:	2300      	movne	r3, #0
 800a922:	b2db      	uxtb	r3, r3
 800a924:	461a      	mov	r2, r3
 800a926:	79fb      	ldrb	r3, [r7, #7]
 800a928:	429a      	cmp	r2, r3
 800a92a:	d0a0      	beq.n	800a86e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a92c:	2300      	movs	r3, #0
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3710      	adds	r7, #16
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}
	...

0800a938 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a938:	b480      	push	{r7}
 800a93a:	b0a3      	sub	sp, #140	@ 0x8c
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	4613      	mov	r3, r2
 800a944:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	68ba      	ldr	r2, [r7, #8]
 800a94a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	88fa      	ldrh	r2, [r7, #6]
 800a950:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	88fa      	ldrh	r2, [r7, #6]
 800a958:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	2200      	movs	r2, #0
 800a960:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a96a:	d10e      	bne.n	800a98a <UART_Start_Receive_IT+0x52>
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	691b      	ldr	r3, [r3, #16]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d105      	bne.n	800a980 <UART_Start_Receive_IT+0x48>
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a97a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a97e:	e02d      	b.n	800a9dc <UART_Start_Receive_IT+0xa4>
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	22ff      	movs	r2, #255	@ 0xff
 800a984:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a988:	e028      	b.n	800a9dc <UART_Start_Receive_IT+0xa4>
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	689b      	ldr	r3, [r3, #8]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d10d      	bne.n	800a9ae <UART_Start_Receive_IT+0x76>
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	691b      	ldr	r3, [r3, #16]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d104      	bne.n	800a9a4 <UART_Start_Receive_IT+0x6c>
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	22ff      	movs	r2, #255	@ 0xff
 800a99e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a9a2:	e01b      	b.n	800a9dc <UART_Start_Receive_IT+0xa4>
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	227f      	movs	r2, #127	@ 0x7f
 800a9a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a9ac:	e016      	b.n	800a9dc <UART_Start_Receive_IT+0xa4>
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	689b      	ldr	r3, [r3, #8]
 800a9b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9b6:	d10d      	bne.n	800a9d4 <UART_Start_Receive_IT+0x9c>
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	691b      	ldr	r3, [r3, #16]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d104      	bne.n	800a9ca <UART_Start_Receive_IT+0x92>
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	227f      	movs	r2, #127	@ 0x7f
 800a9c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a9c8:	e008      	b.n	800a9dc <UART_Start_Receive_IT+0xa4>
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	223f      	movs	r2, #63	@ 0x3f
 800a9ce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a9d2:	e003      	b.n	800a9dc <UART_Start_Receive_IT+0xa4>
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	2200      	movs	r2, #0
 800a9e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	2222      	movs	r2, #34	@ 0x22
 800a9e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	3308      	adds	r3, #8
 800a9f2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a9f6:	e853 3f00 	ldrex	r3, [r3]
 800a9fa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a9fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9fe:	f043 0301 	orr.w	r3, r3, #1
 800aa02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	3308      	adds	r3, #8
 800aa0c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800aa10:	673a      	str	r2, [r7, #112]	@ 0x70
 800aa12:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa14:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800aa16:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800aa18:	e841 2300 	strex	r3, r2, [r1]
 800aa1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800aa1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d1e3      	bne.n	800a9ec <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aa28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa2c:	d14f      	bne.n	800aace <UART_Start_Receive_IT+0x196>
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aa34:	88fa      	ldrh	r2, [r7, #6]
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d349      	bcc.n	800aace <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	689b      	ldr	r3, [r3, #8]
 800aa3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aa42:	d107      	bne.n	800aa54 <UART_Start_Receive_IT+0x11c>
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	691b      	ldr	r3, [r3, #16]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d103      	bne.n	800aa54 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	4a47      	ldr	r2, [pc, #284]	@ (800ab6c <UART_Start_Receive_IT+0x234>)
 800aa50:	675a      	str	r2, [r3, #116]	@ 0x74
 800aa52:	e002      	b.n	800aa5a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	4a46      	ldr	r2, [pc, #280]	@ (800ab70 <UART_Start_Receive_IT+0x238>)
 800aa58:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	691b      	ldr	r3, [r3, #16]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d01a      	beq.n	800aa98 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa6a:	e853 3f00 	ldrex	r3, [r3]
 800aa6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800aa70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa76:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	461a      	mov	r2, r3
 800aa80:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800aa84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aa86:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa88:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800aa8a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800aa8c:	e841 2300 	strex	r3, r2, [r1]
 800aa90:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800aa92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d1e4      	bne.n	800aa62 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	3308      	adds	r3, #8
 800aa9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aaa2:	e853 3f00 	ldrex	r3, [r3]
 800aaa6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aaa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aaae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	3308      	adds	r3, #8
 800aab6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800aab8:	64ba      	str	r2, [r7, #72]	@ 0x48
 800aaba:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aabc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800aabe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aac0:	e841 2300 	strex	r3, r2, [r1]
 800aac4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800aac6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d1e5      	bne.n	800aa98 <UART_Start_Receive_IT+0x160>
 800aacc:	e046      	b.n	800ab5c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	689b      	ldr	r3, [r3, #8]
 800aad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aad6:	d107      	bne.n	800aae8 <UART_Start_Receive_IT+0x1b0>
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	691b      	ldr	r3, [r3, #16]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d103      	bne.n	800aae8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	4a24      	ldr	r2, [pc, #144]	@ (800ab74 <UART_Start_Receive_IT+0x23c>)
 800aae4:	675a      	str	r2, [r3, #116]	@ 0x74
 800aae6:	e002      	b.n	800aaee <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	4a23      	ldr	r2, [pc, #140]	@ (800ab78 <UART_Start_Receive_IT+0x240>)
 800aaec:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	691b      	ldr	r3, [r3, #16]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d019      	beq.n	800ab2a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aafc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aafe:	e853 3f00 	ldrex	r3, [r3]
 800ab02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab06:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800ab0a:	677b      	str	r3, [r7, #116]	@ 0x74
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	461a      	mov	r2, r3
 800ab12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab14:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab16:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab18:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ab1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab1c:	e841 2300 	strex	r3, r2, [r1]
 800ab20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ab22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d1e6      	bne.n	800aaf6 <UART_Start_Receive_IT+0x1be>
 800ab28:	e018      	b.n	800ab5c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab30:	697b      	ldr	r3, [r7, #20]
 800ab32:	e853 3f00 	ldrex	r3, [r3]
 800ab36:	613b      	str	r3, [r7, #16]
   return(result);
 800ab38:	693b      	ldr	r3, [r7, #16]
 800ab3a:	f043 0320 	orr.w	r3, r3, #32
 800ab3e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	461a      	mov	r2, r3
 800ab46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ab48:	623b      	str	r3, [r7, #32]
 800ab4a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab4c:	69f9      	ldr	r1, [r7, #28]
 800ab4e:	6a3a      	ldr	r2, [r7, #32]
 800ab50:	e841 2300 	strex	r3, r2, [r1]
 800ab54:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab56:	69bb      	ldr	r3, [r7, #24]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d1e6      	bne.n	800ab2a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800ab5c:	2300      	movs	r3, #0
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	378c      	adds	r7, #140	@ 0x8c
 800ab62:	46bd      	mov	sp, r7
 800ab64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab68:	4770      	bx	lr
 800ab6a:	bf00      	nop
 800ab6c:	0800b6dd 	.word	0x0800b6dd
 800ab70:	0800b379 	.word	0x0800b379
 800ab74:	0800b1c1 	.word	0x0800b1c1
 800ab78:	0800b009 	.word	0x0800b009

0800ab7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b095      	sub	sp, #84	@ 0x54
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab8c:	e853 3f00 	ldrex	r3, [r3]
 800ab90:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ab92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ab98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	461a      	mov	r2, r3
 800aba0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aba2:	643b      	str	r3, [r7, #64]	@ 0x40
 800aba4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aba6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aba8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800abaa:	e841 2300 	strex	r3, r2, [r1]
 800abae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800abb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d1e6      	bne.n	800ab84 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	3308      	adds	r3, #8
 800abbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abbe:	6a3b      	ldr	r3, [r7, #32]
 800abc0:	e853 3f00 	ldrex	r3, [r3]
 800abc4:	61fb      	str	r3, [r7, #28]
   return(result);
 800abc6:	69fb      	ldr	r3, [r7, #28]
 800abc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800abcc:	f023 0301 	bic.w	r3, r3, #1
 800abd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	3308      	adds	r3, #8
 800abd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800abda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800abdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800abe0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abe2:	e841 2300 	strex	r3, r2, [r1]
 800abe6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800abe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abea:	2b00      	cmp	r3, #0
 800abec:	d1e3      	bne.n	800abb6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abf2:	2b01      	cmp	r3, #1
 800abf4:	d118      	bne.n	800ac28 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	e853 3f00 	ldrex	r3, [r3]
 800ac02:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	f023 0310 	bic.w	r3, r3, #16
 800ac0a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	461a      	mov	r2, r3
 800ac12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac14:	61bb      	str	r3, [r7, #24]
 800ac16:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac18:	6979      	ldr	r1, [r7, #20]
 800ac1a:	69ba      	ldr	r2, [r7, #24]
 800ac1c:	e841 2300 	strex	r3, r2, [r1]
 800ac20:	613b      	str	r3, [r7, #16]
   return(result);
 800ac22:	693b      	ldr	r3, [r7, #16]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d1e6      	bne.n	800abf6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2220      	movs	r2, #32
 800ac2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2200      	movs	r2, #0
 800ac34:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2200      	movs	r2, #0
 800ac3a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ac3c:	bf00      	nop
 800ac3e:	3754      	adds	r7, #84	@ 0x54
 800ac40:	46bd      	mov	sp, r7
 800ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac46:	4770      	bx	lr

0800ac48 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b084      	sub	sp, #16
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ac5e:	68f8      	ldr	r0, [r7, #12]
 800ac60:	f7ff f99e 	bl	8009fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac64:	bf00      	nop
 800ac66:	3710      	adds	r7, #16
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}

0800ac6c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b08f      	sub	sp, #60	@ 0x3c
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac7a:	2b21      	cmp	r3, #33	@ 0x21
 800ac7c:	d14c      	bne.n	800ad18 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ac84:	b29b      	uxth	r3, r3
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d132      	bne.n	800acf0 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac90:	6a3b      	ldr	r3, [r7, #32]
 800ac92:	e853 3f00 	ldrex	r3, [r3]
 800ac96:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac98:	69fb      	ldr	r3, [r7, #28]
 800ac9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac9e:	637b      	str	r3, [r7, #52]	@ 0x34
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	461a      	mov	r2, r3
 800aca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800acaa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800acae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800acb0:	e841 2300 	strex	r3, r2, [r1]
 800acb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800acb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d1e6      	bne.n	800ac8a <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	e853 3f00 	ldrex	r3, [r3]
 800acc8:	60bb      	str	r3, [r7, #8]
   return(result);
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acd0:	633b      	str	r3, [r7, #48]	@ 0x30
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	461a      	mov	r2, r3
 800acd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acda:	61bb      	str	r3, [r7, #24]
 800acdc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acde:	6979      	ldr	r1, [r7, #20]
 800ace0:	69ba      	ldr	r2, [r7, #24]
 800ace2:	e841 2300 	strex	r3, r2, [r1]
 800ace6:	613b      	str	r3, [r7, #16]
   return(result);
 800ace8:	693b      	ldr	r3, [r7, #16]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d1e6      	bne.n	800acbc <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800acee:	e013      	b.n	800ad18 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acf4:	781a      	ldrb	r2, [r3, #0]
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad00:	1c5a      	adds	r2, r3, #1
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ad0c:	b29b      	uxth	r3, r3
 800ad0e:	3b01      	subs	r3, #1
 800ad10:	b29a      	uxth	r2, r3
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800ad18:	bf00      	nop
 800ad1a:	373c      	adds	r7, #60	@ 0x3c
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad22:	4770      	bx	lr

0800ad24 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ad24:	b480      	push	{r7}
 800ad26:	b091      	sub	sp, #68	@ 0x44
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad32:	2b21      	cmp	r3, #33	@ 0x21
 800ad34:	d151      	bne.n	800adda <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ad3c:	b29b      	uxth	r3, r3
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d132      	bne.n	800ada8 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad4a:	e853 3f00 	ldrex	r3, [r3]
 800ad4e:	623b      	str	r3, [r7, #32]
   return(result);
 800ad50:	6a3b      	ldr	r3, [r7, #32]
 800ad52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad56:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	461a      	mov	r2, r3
 800ad5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad60:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad62:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad68:	e841 2300 	strex	r3, r2, [r1]
 800ad6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d1e6      	bne.n	800ad42 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	e853 3f00 	ldrex	r3, [r3]
 800ad80:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad88:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	461a      	mov	r2, r3
 800ad90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad92:	61fb      	str	r3, [r7, #28]
 800ad94:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad96:	69b9      	ldr	r1, [r7, #24]
 800ad98:	69fa      	ldr	r2, [r7, #28]
 800ad9a:	e841 2300 	strex	r3, r2, [r1]
 800ad9e:	617b      	str	r3, [r7, #20]
   return(result);
 800ada0:	697b      	ldr	r3, [r7, #20]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d1e6      	bne.n	800ad74 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800ada6:	e018      	b.n	800adda <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adac:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800adae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adb0:	881b      	ldrh	r3, [r3, #0]
 800adb2:	461a      	mov	r2, r3
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800adbc:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adc2:	1c9a      	adds	r2, r3, #2
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800adce:	b29b      	uxth	r3, r3
 800add0:	3b01      	subs	r3, #1
 800add2:	b29a      	uxth	r2, r3
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800adda:	bf00      	nop
 800addc:	3744      	adds	r7, #68	@ 0x44
 800adde:	46bd      	mov	sp, r7
 800ade0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade4:	4770      	bx	lr

0800ade6 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ade6:	b480      	push	{r7}
 800ade8:	b091      	sub	sp, #68	@ 0x44
 800adea:	af00      	add	r7, sp, #0
 800adec:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adf4:	2b21      	cmp	r3, #33	@ 0x21
 800adf6:	d160      	bne.n	800aeba <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800adfe:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ae00:	e057      	b.n	800aeb2 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ae08:	b29b      	uxth	r3, r3
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d133      	bne.n	800ae76 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	3308      	adds	r3, #8
 800ae14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae18:	e853 3f00 	ldrex	r3, [r3]
 800ae1c:	623b      	str	r3, [r7, #32]
   return(result);
 800ae1e:	6a3b      	ldr	r3, [r7, #32]
 800ae20:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ae24:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	3308      	adds	r3, #8
 800ae2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ae2e:	633a      	str	r2, [r7, #48]	@ 0x30
 800ae30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae36:	e841 2300 	strex	r3, r2, [r1]
 800ae3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d1e5      	bne.n	800ae0e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae48:	693b      	ldr	r3, [r7, #16]
 800ae4a:	e853 3f00 	ldrex	r3, [r3]
 800ae4e:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae56:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	461a      	mov	r2, r3
 800ae5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae60:	61fb      	str	r3, [r7, #28]
 800ae62:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae64:	69b9      	ldr	r1, [r7, #24]
 800ae66:	69fa      	ldr	r2, [r7, #28]
 800ae68:	e841 2300 	strex	r3, r2, [r1]
 800ae6c:	617b      	str	r3, [r7, #20]
   return(result);
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d1e6      	bne.n	800ae42 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800ae74:	e021      	b.n	800aeba <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	69db      	ldr	r3, [r3, #28]
 800ae7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d013      	beq.n	800aeac <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae88:	781a      	ldrb	r2, [r3, #0]
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae94:	1c5a      	adds	r2, r3, #1
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aea0:	b29b      	uxth	r3, r3
 800aea2:	3b01      	subs	r3, #1
 800aea4:	b29a      	uxth	r2, r3
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800aeac:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800aeae:	3b01      	subs	r3, #1
 800aeb0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800aeb2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d1a4      	bne.n	800ae02 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800aeb8:	e7ff      	b.n	800aeba <UART_TxISR_8BIT_FIFOEN+0xd4>
 800aeba:	bf00      	nop
 800aebc:	3744      	adds	r7, #68	@ 0x44
 800aebe:	46bd      	mov	sp, r7
 800aec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec4:	4770      	bx	lr

0800aec6 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800aec6:	b480      	push	{r7}
 800aec8:	b091      	sub	sp, #68	@ 0x44
 800aeca:	af00      	add	r7, sp, #0
 800aecc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aed4:	2b21      	cmp	r3, #33	@ 0x21
 800aed6:	d165      	bne.n	800afa4 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800aede:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800aee0:	e05c      	b.n	800af9c <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aee8:	b29b      	uxth	r3, r3
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d133      	bne.n	800af56 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	3308      	adds	r3, #8
 800aef4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aef6:	6a3b      	ldr	r3, [r7, #32]
 800aef8:	e853 3f00 	ldrex	r3, [r3]
 800aefc:	61fb      	str	r3, [r7, #28]
   return(result);
 800aefe:	69fb      	ldr	r3, [r7, #28]
 800af00:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800af04:	637b      	str	r3, [r7, #52]	@ 0x34
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	3308      	adds	r3, #8
 800af0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800af0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800af10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af16:	e841 2300 	strex	r3, r2, [r1]
 800af1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d1e5      	bne.n	800aeee <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	e853 3f00 	ldrex	r3, [r3]
 800af2e:	60bb      	str	r3, [r7, #8]
   return(result);
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af36:	633b      	str	r3, [r7, #48]	@ 0x30
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	461a      	mov	r2, r3
 800af3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af40:	61bb      	str	r3, [r7, #24]
 800af42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af44:	6979      	ldr	r1, [r7, #20]
 800af46:	69ba      	ldr	r2, [r7, #24]
 800af48:	e841 2300 	strex	r3, r2, [r1]
 800af4c:	613b      	str	r3, [r7, #16]
   return(result);
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d1e6      	bne.n	800af22 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800af54:	e026      	b.n	800afa4 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	69db      	ldr	r3, [r3, #28]
 800af5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af60:	2b00      	cmp	r3, #0
 800af62:	d018      	beq.n	800af96 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af68:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800af6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af6c:	881b      	ldrh	r3, [r3, #0]
 800af6e:	461a      	mov	r2, r3
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af78:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af7e:	1c9a      	adds	r2, r3, #2
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800af8a:	b29b      	uxth	r3, r3
 800af8c:	3b01      	subs	r3, #1
 800af8e:	b29a      	uxth	r2, r3
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800af96:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800af98:	3b01      	subs	r3, #1
 800af9a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800af9c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d19f      	bne.n	800aee2 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800afa2:	e7ff      	b.n	800afa4 <UART_TxISR_16BIT_FIFOEN+0xde>
 800afa4:	bf00      	nop
 800afa6:	3744      	adds	r7, #68	@ 0x44
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr

0800afb0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b088      	sub	sp, #32
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	e853 3f00 	ldrex	r3, [r3]
 800afc4:	60bb      	str	r3, [r7, #8]
   return(result);
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afcc:	61fb      	str	r3, [r7, #28]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	461a      	mov	r2, r3
 800afd4:	69fb      	ldr	r3, [r7, #28]
 800afd6:	61bb      	str	r3, [r7, #24]
 800afd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afda:	6979      	ldr	r1, [r7, #20]
 800afdc:	69ba      	ldr	r2, [r7, #24]
 800afde:	e841 2300 	strex	r3, r2, [r1]
 800afe2:	613b      	str	r3, [r7, #16]
   return(result);
 800afe4:	693b      	ldr	r3, [r7, #16]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d1e6      	bne.n	800afb8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2220      	movs	r2, #32
 800afee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2200      	movs	r2, #0
 800aff6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800aff8:	6878      	ldr	r0, [r7, #4]
 800affa:	f7fe ffbd 	bl	8009f78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800affe:	bf00      	nop
 800b000:	3720      	adds	r7, #32
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
	...

0800b008 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b09c      	sub	sp, #112	@ 0x70
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b016:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b020:	2b22      	cmp	r3, #34	@ 0x22
 800b022:	f040 80be 	bne.w	800b1a2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b02c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b030:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b034:	b2d9      	uxtb	r1, r3
 800b036:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b03a:	b2da      	uxtb	r2, r3
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b040:	400a      	ands	r2, r1
 800b042:	b2d2      	uxtb	r2, r2
 800b044:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b04a:	1c5a      	adds	r2, r3, #1
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b056:	b29b      	uxth	r3, r3
 800b058:	3b01      	subs	r3, #1
 800b05a:	b29a      	uxth	r2, r3
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b068:	b29b      	uxth	r3, r3
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	f040 80a1 	bne.w	800b1b2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b076:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b078:	e853 3f00 	ldrex	r3, [r3]
 800b07c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b07e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b080:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b084:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	461a      	mov	r2, r3
 800b08c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b08e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b090:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b092:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b094:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b096:	e841 2300 	strex	r3, r2, [r1]
 800b09a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b09c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d1e6      	bne.n	800b070 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	3308      	adds	r3, #8
 800b0a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ac:	e853 3f00 	ldrex	r3, [r3]
 800b0b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0b4:	f023 0301 	bic.w	r3, r3, #1
 800b0b8:	667b      	str	r3, [r7, #100]	@ 0x64
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	3308      	adds	r3, #8
 800b0c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b0c2:	647a      	str	r2, [r7, #68]	@ 0x44
 800b0c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0ca:	e841 2300 	strex	r3, r2, [r1]
 800b0ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b0d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d1e5      	bne.n	800b0a2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	2220      	movs	r2, #32
 800b0da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	4a33      	ldr	r2, [pc, #204]	@ (800b1bc <UART_RxISR_8BIT+0x1b4>)
 800b0f0:	4293      	cmp	r3, r2
 800b0f2:	d01f      	beq.n	800b134 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d018      	beq.n	800b134 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b10a:	e853 3f00 	ldrex	r3, [r3]
 800b10e:	623b      	str	r3, [r7, #32]
   return(result);
 800b110:	6a3b      	ldr	r3, [r7, #32]
 800b112:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b116:	663b      	str	r3, [r7, #96]	@ 0x60
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	461a      	mov	r2, r3
 800b11e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b120:	633b      	str	r3, [r7, #48]	@ 0x30
 800b122:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b124:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b126:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b128:	e841 2300 	strex	r3, r2, [r1]
 800b12c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b12e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b130:	2b00      	cmp	r3, #0
 800b132:	d1e6      	bne.n	800b102 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b138:	2b01      	cmp	r3, #1
 800b13a:	d12e      	bne.n	800b19a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2200      	movs	r2, #0
 800b140:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	e853 3f00 	ldrex	r3, [r3]
 800b14e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	f023 0310 	bic.w	r3, r3, #16
 800b156:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	461a      	mov	r2, r3
 800b15e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b160:	61fb      	str	r3, [r7, #28]
 800b162:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b164:	69b9      	ldr	r1, [r7, #24]
 800b166:	69fa      	ldr	r2, [r7, #28]
 800b168:	e841 2300 	strex	r3, r2, [r1]
 800b16c:	617b      	str	r3, [r7, #20]
   return(result);
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d1e6      	bne.n	800b142 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	69db      	ldr	r3, [r3, #28]
 800b17a:	f003 0310 	and.w	r3, r3, #16
 800b17e:	2b10      	cmp	r3, #16
 800b180:	d103      	bne.n	800b18a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	2210      	movs	r2, #16
 800b188:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b190:	4619      	mov	r1, r3
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f7fe ff0e 	bl	8009fb4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b198:	e00b      	b.n	800b1b2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f7fe fef6 	bl	8009f8c <HAL_UART_RxCpltCallback>
}
 800b1a0:	e007      	b.n	800b1b2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	699a      	ldr	r2, [r3, #24]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	f042 0208 	orr.w	r2, r2, #8
 800b1b0:	619a      	str	r2, [r3, #24]
}
 800b1b2:	bf00      	nop
 800b1b4:	3770      	adds	r7, #112	@ 0x70
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}
 800b1ba:	bf00      	nop
 800b1bc:	40008000 	.word	0x40008000

0800b1c0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b09c      	sub	sp, #112	@ 0x70
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b1ce:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b1d8:	2b22      	cmp	r3, #34	@ 0x22
 800b1da:	f040 80be 	bne.w	800b35a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1e4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1ec:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800b1ee:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800b1f2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b1f6:	4013      	ands	r3, r2
 800b1f8:	b29a      	uxth	r2, r3
 800b1fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b1fc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b202:	1c9a      	adds	r2, r3, #2
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b20e:	b29b      	uxth	r3, r3
 800b210:	3b01      	subs	r3, #1
 800b212:	b29a      	uxth	r2, r3
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b220:	b29b      	uxth	r3, r3
 800b222:	2b00      	cmp	r3, #0
 800b224:	f040 80a1 	bne.w	800b36a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b22e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b230:	e853 3f00 	ldrex	r3, [r3]
 800b234:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b236:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b238:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b23c:	667b      	str	r3, [r7, #100]	@ 0x64
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	461a      	mov	r2, r3
 800b244:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b246:	657b      	str	r3, [r7, #84]	@ 0x54
 800b248:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b24a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b24c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b24e:	e841 2300 	strex	r3, r2, [r1]
 800b252:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b254:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b256:	2b00      	cmp	r3, #0
 800b258:	d1e6      	bne.n	800b228 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	3308      	adds	r3, #8
 800b260:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b264:	e853 3f00 	ldrex	r3, [r3]
 800b268:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b26a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b26c:	f023 0301 	bic.w	r3, r3, #1
 800b270:	663b      	str	r3, [r7, #96]	@ 0x60
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	3308      	adds	r3, #8
 800b278:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b27a:	643a      	str	r2, [r7, #64]	@ 0x40
 800b27c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b27e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b280:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b282:	e841 2300 	strex	r3, r2, [r1]
 800b286:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d1e5      	bne.n	800b25a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2220      	movs	r2, #32
 800b292:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	2200      	movs	r2, #0
 800b29a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2200      	movs	r2, #0
 800b2a0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	4a33      	ldr	r2, [pc, #204]	@ (800b374 <UART_RxISR_16BIT+0x1b4>)
 800b2a8:	4293      	cmp	r3, r2
 800b2aa:	d01f      	beq.n	800b2ec <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	685b      	ldr	r3, [r3, #4]
 800b2b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d018      	beq.n	800b2ec <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2c0:	6a3b      	ldr	r3, [r7, #32]
 800b2c2:	e853 3f00 	ldrex	r3, [r3]
 800b2c6:	61fb      	str	r3, [r7, #28]
   return(result);
 800b2c8:	69fb      	ldr	r3, [r7, #28]
 800b2ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b2ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	461a      	mov	r2, r3
 800b2d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b2da:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b2de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b2e0:	e841 2300 	strex	r3, r2, [r1]
 800b2e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d1e6      	bne.n	800b2ba <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2f0:	2b01      	cmp	r3, #1
 800b2f2:	d12e      	bne.n	800b352 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	e853 3f00 	ldrex	r3, [r3]
 800b306:	60bb      	str	r3, [r7, #8]
   return(result);
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	f023 0310 	bic.w	r3, r3, #16
 800b30e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	461a      	mov	r2, r3
 800b316:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b318:	61bb      	str	r3, [r7, #24]
 800b31a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b31c:	6979      	ldr	r1, [r7, #20]
 800b31e:	69ba      	ldr	r2, [r7, #24]
 800b320:	e841 2300 	strex	r3, r2, [r1]
 800b324:	613b      	str	r3, [r7, #16]
   return(result);
 800b326:	693b      	ldr	r3, [r7, #16]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d1e6      	bne.n	800b2fa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	69db      	ldr	r3, [r3, #28]
 800b332:	f003 0310 	and.w	r3, r3, #16
 800b336:	2b10      	cmp	r3, #16
 800b338:	d103      	bne.n	800b342 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	2210      	movs	r2, #16
 800b340:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b348:	4619      	mov	r1, r3
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f7fe fe32 	bl	8009fb4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b350:	e00b      	b.n	800b36a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f7fe fe1a 	bl	8009f8c <HAL_UART_RxCpltCallback>
}
 800b358:	e007      	b.n	800b36a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	699a      	ldr	r2, [r3, #24]
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	f042 0208 	orr.w	r2, r2, #8
 800b368:	619a      	str	r2, [r3, #24]
}
 800b36a:	bf00      	nop
 800b36c:	3770      	adds	r7, #112	@ 0x70
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}
 800b372:	bf00      	nop
 800b374:	40008000 	.word	0x40008000

0800b378 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b0ac      	sub	sp, #176	@ 0xb0
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b386:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	69db      	ldr	r3, [r3, #28]
 800b390:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	689b      	ldr	r3, [r3, #8]
 800b3a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b3ae:	2b22      	cmp	r3, #34	@ 0x22
 800b3b0:	f040 8183 	bne.w	800b6ba <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b3ba:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b3be:	e126      	b.n	800b60e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3c6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b3ca:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800b3ce:	b2d9      	uxtb	r1, r3
 800b3d0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800b3d4:	b2da      	uxtb	r2, r3
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3da:	400a      	ands	r2, r1
 800b3dc:	b2d2      	uxtb	r2, r2
 800b3de:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3e4:	1c5a      	adds	r2, r3, #1
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b3f0:	b29b      	uxth	r3, r3
 800b3f2:	3b01      	subs	r3, #1
 800b3f4:	b29a      	uxth	r2, r3
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	69db      	ldr	r3, [r3, #28]
 800b402:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b406:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b40a:	f003 0307 	and.w	r3, r3, #7
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d053      	beq.n	800b4ba <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b412:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b416:	f003 0301 	and.w	r3, r3, #1
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d011      	beq.n	800b442 <UART_RxISR_8BIT_FIFOEN+0xca>
 800b41e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b426:	2b00      	cmp	r3, #0
 800b428:	d00b      	beq.n	800b442 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	2201      	movs	r2, #1
 800b430:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b438:	f043 0201 	orr.w	r2, r3, #1
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b442:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b446:	f003 0302 	and.w	r3, r3, #2
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d011      	beq.n	800b472 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800b44e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b452:	f003 0301 	and.w	r3, r3, #1
 800b456:	2b00      	cmp	r3, #0
 800b458:	d00b      	beq.n	800b472 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	2202      	movs	r2, #2
 800b460:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b468:	f043 0204 	orr.w	r2, r3, #4
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b472:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b476:	f003 0304 	and.w	r3, r3, #4
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d011      	beq.n	800b4a2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800b47e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b482:	f003 0301 	and.w	r3, r3, #1
 800b486:	2b00      	cmp	r3, #0
 800b488:	d00b      	beq.n	800b4a2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	2204      	movs	r2, #4
 800b490:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b498:	f043 0202 	orr.w	r2, r3, #2
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d006      	beq.n	800b4ba <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f7fe fd77 	bl	8009fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b4c0:	b29b      	uxth	r3, r3
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	f040 80a3 	bne.w	800b60e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4d0:	e853 3f00 	ldrex	r3, [r3]
 800b4d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800b4d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b4d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b4dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	461a      	mov	r2, r3
 800b4e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b4ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b4ec:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ee:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800b4f0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b4f2:	e841 2300 	strex	r3, r2, [r1]
 800b4f6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800b4f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d1e4      	bne.n	800b4c8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	3308      	adds	r3, #8
 800b504:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b506:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b508:	e853 3f00 	ldrex	r3, [r3]
 800b50c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800b50e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b510:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b514:	f023 0301 	bic.w	r3, r3, #1
 800b518:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	3308      	adds	r3, #8
 800b522:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b526:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b528:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b52a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800b52c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b52e:	e841 2300 	strex	r3, r2, [r1]
 800b532:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b534:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b536:	2b00      	cmp	r3, #0
 800b538:	d1e1      	bne.n	800b4fe <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	2220      	movs	r2, #32
 800b53e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	2200      	movs	r2, #0
 800b546:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2200      	movs	r2, #0
 800b54c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	4a60      	ldr	r2, [pc, #384]	@ (800b6d4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800b554:	4293      	cmp	r3, r2
 800b556:	d021      	beq.n	800b59c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	685b      	ldr	r3, [r3, #4]
 800b55e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b562:	2b00      	cmp	r3, #0
 800b564:	d01a      	beq.n	800b59c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b56c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b56e:	e853 3f00 	ldrex	r3, [r3]
 800b572:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b576:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b57a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	461a      	mov	r2, r3
 800b584:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b588:	657b      	str	r3, [r7, #84]	@ 0x54
 800b58a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b58c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b58e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b590:	e841 2300 	strex	r3, r2, [r1]
 800b594:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b596:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d1e4      	bne.n	800b566 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b5a0:	2b01      	cmp	r3, #1
 800b5a2:	d130      	bne.n	800b606 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5b2:	e853 3f00 	ldrex	r3, [r3]
 800b5b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b5b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ba:	f023 0310 	bic.w	r3, r3, #16
 800b5be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	461a      	mov	r2, r3
 800b5c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b5cc:	643b      	str	r3, [r7, #64]	@ 0x40
 800b5ce:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b5d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b5d4:	e841 2300 	strex	r3, r2, [r1]
 800b5d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b5da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d1e4      	bne.n	800b5aa <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	69db      	ldr	r3, [r3, #28]
 800b5e6:	f003 0310 	and.w	r3, r3, #16
 800b5ea:	2b10      	cmp	r3, #16
 800b5ec:	d103      	bne.n	800b5f6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	2210      	movs	r2, #16
 800b5f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b5fc:	4619      	mov	r1, r3
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f7fe fcd8 	bl	8009fb4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b604:	e00e      	b.n	800b624 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	f7fe fcc0 	bl	8009f8c <HAL_UART_RxCpltCallback>
        break;
 800b60c:	e00a      	b.n	800b624 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b60e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800b612:	2b00      	cmp	r3, #0
 800b614:	d006      	beq.n	800b624 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800b616:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b61a:	f003 0320 	and.w	r3, r3, #32
 800b61e:	2b00      	cmp	r3, #0
 800b620:	f47f aece 	bne.w	800b3c0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b62a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b62e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b632:	2b00      	cmp	r3, #0
 800b634:	d049      	beq.n	800b6ca <UART_RxISR_8BIT_FIFOEN+0x352>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b63c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800b640:	429a      	cmp	r2, r3
 800b642:	d242      	bcs.n	800b6ca <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	3308      	adds	r3, #8
 800b64a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b64c:	6a3b      	ldr	r3, [r7, #32]
 800b64e:	e853 3f00 	ldrex	r3, [r3]
 800b652:	61fb      	str	r3, [r7, #28]
   return(result);
 800b654:	69fb      	ldr	r3, [r7, #28]
 800b656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b65a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	3308      	adds	r3, #8
 800b664:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b668:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b66a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b66c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b66e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b670:	e841 2300 	strex	r3, r2, [r1]
 800b674:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d1e3      	bne.n	800b644 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	4a16      	ldr	r2, [pc, #88]	@ (800b6d8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800b680:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	e853 3f00 	ldrex	r3, [r3]
 800b68e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b690:	68bb      	ldr	r3, [r7, #8]
 800b692:	f043 0320 	orr.w	r3, r3, #32
 800b696:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	461a      	mov	r2, r3
 800b6a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b6a4:	61bb      	str	r3, [r7, #24]
 800b6a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6a8:	6979      	ldr	r1, [r7, #20]
 800b6aa:	69ba      	ldr	r2, [r7, #24]
 800b6ac:	e841 2300 	strex	r3, r2, [r1]
 800b6b0:	613b      	str	r3, [r7, #16]
   return(result);
 800b6b2:	693b      	ldr	r3, [r7, #16]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d1e4      	bne.n	800b682 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b6b8:	e007      	b.n	800b6ca <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	699a      	ldr	r2, [r3, #24]
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f042 0208 	orr.w	r2, r2, #8
 800b6c8:	619a      	str	r2, [r3, #24]
}
 800b6ca:	bf00      	nop
 800b6cc:	37b0      	adds	r7, #176	@ 0xb0
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}
 800b6d2:	bf00      	nop
 800b6d4:	40008000 	.word	0x40008000
 800b6d8:	0800b009 	.word	0x0800b009

0800b6dc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b0ae      	sub	sp, #184	@ 0xb8
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b6ea:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	69db      	ldr	r3, [r3, #28]
 800b6f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	689b      	ldr	r3, [r3, #8]
 800b708:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b712:	2b22      	cmp	r3, #34	@ 0x22
 800b714:	f040 8187 	bne.w	800ba26 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b71e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b722:	e12a      	b.n	800b97a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b72a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b732:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800b736:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800b73a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800b73e:	4013      	ands	r3, r2
 800b740:	b29a      	uxth	r2, r3
 800b742:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b746:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b74c:	1c9a      	adds	r2, r3, #2
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b758:	b29b      	uxth	r3, r3
 800b75a:	3b01      	subs	r3, #1
 800b75c:	b29a      	uxth	r2, r3
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	69db      	ldr	r3, [r3, #28]
 800b76a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b76e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b772:	f003 0307 	and.w	r3, r3, #7
 800b776:	2b00      	cmp	r3, #0
 800b778:	d053      	beq.n	800b822 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b77a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b77e:	f003 0301 	and.w	r3, r3, #1
 800b782:	2b00      	cmp	r3, #0
 800b784:	d011      	beq.n	800b7aa <UART_RxISR_16BIT_FIFOEN+0xce>
 800b786:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b78a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d00b      	beq.n	800b7aa <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	2201      	movs	r2, #1
 800b798:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7a0:	f043 0201 	orr.w	r2, r3, #1
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b7aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b7ae:	f003 0302 	and.w	r3, r3, #2
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d011      	beq.n	800b7da <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b7b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b7ba:	f003 0301 	and.w	r3, r3, #1
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d00b      	beq.n	800b7da <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	2202      	movs	r2, #2
 800b7c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7d0:	f043 0204 	orr.w	r2, r3, #4
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b7da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b7de:	f003 0304 	and.w	r3, r3, #4
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d011      	beq.n	800b80a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b7e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b7ea:	f003 0301 	and.w	r3, r3, #1
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d00b      	beq.n	800b80a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	2204      	movs	r2, #4
 800b7f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b800:	f043 0202 	orr.w	r2, r3, #2
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b810:	2b00      	cmp	r3, #0
 800b812:	d006      	beq.n	800b822 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b814:	6878      	ldr	r0, [r7, #4]
 800b816:	f7fe fbc3 	bl	8009fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	2200      	movs	r2, #0
 800b81e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b828:	b29b      	uxth	r3, r3
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	f040 80a5 	bne.w	800b97a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b836:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b838:	e853 3f00 	ldrex	r3, [r3]
 800b83c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b83e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b840:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b844:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	461a      	mov	r2, r3
 800b84e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b852:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b856:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b858:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b85a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b85e:	e841 2300 	strex	r3, r2, [r1]
 800b862:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b864:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b866:	2b00      	cmp	r3, #0
 800b868:	d1e2      	bne.n	800b830 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	3308      	adds	r3, #8
 800b870:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b872:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b874:	e853 3f00 	ldrex	r3, [r3]
 800b878:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b87a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b87c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b880:	f023 0301 	bic.w	r3, r3, #1
 800b884:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	3308      	adds	r3, #8
 800b88e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b892:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b894:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b896:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b898:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b89a:	e841 2300 	strex	r3, r2, [r1]
 800b89e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b8a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d1e1      	bne.n	800b86a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	2220      	movs	r2, #32
 800b8aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	4a60      	ldr	r2, [pc, #384]	@ (800ba40 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b8c0:	4293      	cmp	r3, r2
 800b8c2:	d021      	beq.n	800b908 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	685b      	ldr	r3, [r3, #4]
 800b8ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d01a      	beq.n	800b908 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8da:	e853 3f00 	ldrex	r3, [r3]
 800b8de:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b8e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b8e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	461a      	mov	r2, r3
 800b8f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b8f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b8f6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8f8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b8fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b8fc:	e841 2300 	strex	r3, r2, [r1]
 800b900:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b902:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b904:	2b00      	cmp	r3, #0
 800b906:	d1e4      	bne.n	800b8d2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	d130      	bne.n	800b972 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2200      	movs	r2, #0
 800b914:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b91c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b91e:	e853 3f00 	ldrex	r3, [r3]
 800b922:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b926:	f023 0310 	bic.w	r3, r3, #16
 800b92a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	461a      	mov	r2, r3
 800b934:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b938:	647b      	str	r3, [r7, #68]	@ 0x44
 800b93a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b93c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b93e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b940:	e841 2300 	strex	r3, r2, [r1]
 800b944:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d1e4      	bne.n	800b916 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	69db      	ldr	r3, [r3, #28]
 800b952:	f003 0310 	and.w	r3, r3, #16
 800b956:	2b10      	cmp	r3, #16
 800b958:	d103      	bne.n	800b962 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	2210      	movs	r2, #16
 800b960:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b968:	4619      	mov	r1, r3
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f7fe fb22 	bl	8009fb4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b970:	e00e      	b.n	800b990 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f7fe fb0a 	bl	8009f8c <HAL_UART_RxCpltCallback>
        break;
 800b978:	e00a      	b.n	800b990 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b97a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d006      	beq.n	800b990 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800b982:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b986:	f003 0320 	and.w	r3, r3, #32
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	f47f aeca 	bne.w	800b724 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b996:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b99a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d049      	beq.n	800ba36 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b9a8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	d242      	bcs.n	800ba36 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	3308      	adds	r3, #8
 800b9b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ba:	e853 3f00 	ldrex	r3, [r3]
 800b9be:	623b      	str	r3, [r7, #32]
   return(result);
 800b9c0:	6a3b      	ldr	r3, [r7, #32]
 800b9c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	3308      	adds	r3, #8
 800b9d0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b9d4:	633a      	str	r2, [r7, #48]	@ 0x30
 800b9d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9dc:	e841 2300 	strex	r3, r2, [r1]
 800b9e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b9e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d1e3      	bne.n	800b9b0 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	4a16      	ldr	r2, [pc, #88]	@ (800ba44 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800b9ec:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9f4:	693b      	ldr	r3, [r7, #16]
 800b9f6:	e853 3f00 	ldrex	r3, [r3]
 800b9fa:	60fb      	str	r3, [r7, #12]
   return(result);
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	f043 0320 	orr.w	r3, r3, #32
 800ba02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	461a      	mov	r2, r3
 800ba0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ba10:	61fb      	str	r3, [r7, #28]
 800ba12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba14:	69b9      	ldr	r1, [r7, #24]
 800ba16:	69fa      	ldr	r2, [r7, #28]
 800ba18:	e841 2300 	strex	r3, r2, [r1]
 800ba1c:	617b      	str	r3, [r7, #20]
   return(result);
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d1e4      	bne.n	800b9ee <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ba24:	e007      	b.n	800ba36 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	699a      	ldr	r2, [r3, #24]
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	f042 0208 	orr.w	r2, r2, #8
 800ba34:	619a      	str	r2, [r3, #24]
}
 800ba36:	bf00      	nop
 800ba38:	37b8      	adds	r7, #184	@ 0xb8
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	bd80      	pop	{r7, pc}
 800ba3e:	bf00      	nop
 800ba40:	40008000 	.word	0x40008000
 800ba44:	0800b1c1 	.word	0x0800b1c1

0800ba48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b083      	sub	sp, #12
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ba50:	bf00      	nop
 800ba52:	370c      	adds	r7, #12
 800ba54:	46bd      	mov	sp, r7
 800ba56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5a:	4770      	bx	lr

0800ba5c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ba5c:	b480      	push	{r7}
 800ba5e:	b083      	sub	sp, #12
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ba64:	bf00      	nop
 800ba66:	370c      	adds	r7, #12
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6e:	4770      	bx	lr

0800ba70 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ba70:	b480      	push	{r7}
 800ba72:	b083      	sub	sp, #12
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ba78:	bf00      	nop
 800ba7a:	370c      	adds	r7, #12
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba82:	4770      	bx	lr

0800ba84 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ba84:	b480      	push	{r7}
 800ba86:	b085      	sub	sp, #20
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ba92:	2b01      	cmp	r3, #1
 800ba94:	d101      	bne.n	800ba9a <HAL_UARTEx_DisableFifoMode+0x16>
 800ba96:	2302      	movs	r3, #2
 800ba98:	e027      	b.n	800baea <HAL_UARTEx_DisableFifoMode+0x66>
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	2201      	movs	r2, #1
 800ba9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2224      	movs	r2, #36	@ 0x24
 800baa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	681a      	ldr	r2, [r3, #0]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f022 0201 	bic.w	r2, r2, #1
 800bac0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bac8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2200      	movs	r2, #0
 800bace:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	68fa      	ldr	r2, [r7, #12]
 800bad6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2220      	movs	r2, #32
 800badc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	2200      	movs	r2, #0
 800bae4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bae8:	2300      	movs	r3, #0
}
 800baea:	4618      	mov	r0, r3
 800baec:	3714      	adds	r7, #20
 800baee:	46bd      	mov	sp, r7
 800baf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf4:	4770      	bx	lr

0800baf6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800baf6:	b580      	push	{r7, lr}
 800baf8:	b084      	sub	sp, #16
 800bafa:	af00      	add	r7, sp, #0
 800bafc:	6078      	str	r0, [r7, #4]
 800bafe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bb06:	2b01      	cmp	r3, #1
 800bb08:	d101      	bne.n	800bb0e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bb0a:	2302      	movs	r3, #2
 800bb0c:	e02d      	b.n	800bb6a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2201      	movs	r2, #1
 800bb12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2224      	movs	r2, #36	@ 0x24
 800bb1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	681a      	ldr	r2, [r3, #0]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f022 0201 	bic.w	r2, r2, #1
 800bb34:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	689b      	ldr	r3, [r3, #8]
 800bb3c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	683a      	ldr	r2, [r7, #0]
 800bb46:	430a      	orrs	r2, r1
 800bb48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	f000 f850 	bl	800bbf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	68fa      	ldr	r2, [r7, #12]
 800bb56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2220      	movs	r2, #32
 800bb5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2200      	movs	r2, #0
 800bb64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bb68:	2300      	movs	r3, #0
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3710      	adds	r7, #16
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}

0800bb72 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bb72:	b580      	push	{r7, lr}
 800bb74:	b084      	sub	sp, #16
 800bb76:	af00      	add	r7, sp, #0
 800bb78:	6078      	str	r0, [r7, #4]
 800bb7a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bb82:	2b01      	cmp	r3, #1
 800bb84:	d101      	bne.n	800bb8a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bb86:	2302      	movs	r3, #2
 800bb88:	e02d      	b.n	800bbe6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2201      	movs	r2, #1
 800bb8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2224      	movs	r2, #36	@ 0x24
 800bb96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	681a      	ldr	r2, [r3, #0]
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	f022 0201 	bic.w	r2, r2, #1
 800bbb0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	689b      	ldr	r3, [r3, #8]
 800bbb8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	683a      	ldr	r2, [r7, #0]
 800bbc2:	430a      	orrs	r2, r1
 800bbc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bbc6:	6878      	ldr	r0, [r7, #4]
 800bbc8:	f000 f812 	bl	800bbf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	68fa      	ldr	r2, [r7, #12]
 800bbd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2220      	movs	r2, #32
 800bbd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bbe4:	2300      	movs	r3, #0
}
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	3710      	adds	r7, #16
 800bbea:	46bd      	mov	sp, r7
 800bbec:	bd80      	pop	{r7, pc}
	...

0800bbf0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b085      	sub	sp, #20
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d108      	bne.n	800bc12 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2201      	movs	r2, #1
 800bc04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bc10:	e031      	b.n	800bc76 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bc12:	2308      	movs	r3, #8
 800bc14:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bc16:	2308      	movs	r3, #8
 800bc18:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	689b      	ldr	r3, [r3, #8]
 800bc20:	0e5b      	lsrs	r3, r3, #25
 800bc22:	b2db      	uxtb	r3, r3
 800bc24:	f003 0307 	and.w	r3, r3, #7
 800bc28:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	689b      	ldr	r3, [r3, #8]
 800bc30:	0f5b      	lsrs	r3, r3, #29
 800bc32:	b2db      	uxtb	r3, r3
 800bc34:	f003 0307 	and.w	r3, r3, #7
 800bc38:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bc3a:	7bbb      	ldrb	r3, [r7, #14]
 800bc3c:	7b3a      	ldrb	r2, [r7, #12]
 800bc3e:	4911      	ldr	r1, [pc, #68]	@ (800bc84 <UARTEx_SetNbDataToProcess+0x94>)
 800bc40:	5c8a      	ldrb	r2, [r1, r2]
 800bc42:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bc46:	7b3a      	ldrb	r2, [r7, #12]
 800bc48:	490f      	ldr	r1, [pc, #60]	@ (800bc88 <UARTEx_SetNbDataToProcess+0x98>)
 800bc4a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bc4c:	fb93 f3f2 	sdiv	r3, r3, r2
 800bc50:	b29a      	uxth	r2, r3
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bc58:	7bfb      	ldrb	r3, [r7, #15]
 800bc5a:	7b7a      	ldrb	r2, [r7, #13]
 800bc5c:	4909      	ldr	r1, [pc, #36]	@ (800bc84 <UARTEx_SetNbDataToProcess+0x94>)
 800bc5e:	5c8a      	ldrb	r2, [r1, r2]
 800bc60:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bc64:	7b7a      	ldrb	r2, [r7, #13]
 800bc66:	4908      	ldr	r1, [pc, #32]	@ (800bc88 <UARTEx_SetNbDataToProcess+0x98>)
 800bc68:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bc6a:	fb93 f3f2 	sdiv	r3, r3, r2
 800bc6e:	b29a      	uxth	r2, r3
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bc76:	bf00      	nop
 800bc78:	3714      	adds	r7, #20
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc80:	4770      	bx	lr
 800bc82:	bf00      	nop
 800bc84:	0800bdc4 	.word	0x0800bdc4
 800bc88:	0800bdcc 	.word	0x0800bdcc

0800bc8c <memset>:
 800bc8c:	4402      	add	r2, r0
 800bc8e:	4603      	mov	r3, r0
 800bc90:	4293      	cmp	r3, r2
 800bc92:	d100      	bne.n	800bc96 <memset+0xa>
 800bc94:	4770      	bx	lr
 800bc96:	f803 1b01 	strb.w	r1, [r3], #1
 800bc9a:	e7f9      	b.n	800bc90 <memset+0x4>

0800bc9c <__libc_init_array>:
 800bc9c:	b570      	push	{r4, r5, r6, lr}
 800bc9e:	4d0d      	ldr	r5, [pc, #52]	@ (800bcd4 <__libc_init_array+0x38>)
 800bca0:	4c0d      	ldr	r4, [pc, #52]	@ (800bcd8 <__libc_init_array+0x3c>)
 800bca2:	1b64      	subs	r4, r4, r5
 800bca4:	10a4      	asrs	r4, r4, #2
 800bca6:	2600      	movs	r6, #0
 800bca8:	42a6      	cmp	r6, r4
 800bcaa:	d109      	bne.n	800bcc0 <__libc_init_array+0x24>
 800bcac:	4d0b      	ldr	r5, [pc, #44]	@ (800bcdc <__libc_init_array+0x40>)
 800bcae:	4c0c      	ldr	r4, [pc, #48]	@ (800bce0 <__libc_init_array+0x44>)
 800bcb0:	f000 f84a 	bl	800bd48 <_init>
 800bcb4:	1b64      	subs	r4, r4, r5
 800bcb6:	10a4      	asrs	r4, r4, #2
 800bcb8:	2600      	movs	r6, #0
 800bcba:	42a6      	cmp	r6, r4
 800bcbc:	d105      	bne.n	800bcca <__libc_init_array+0x2e>
 800bcbe:	bd70      	pop	{r4, r5, r6, pc}
 800bcc0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcc4:	4798      	blx	r3
 800bcc6:	3601      	adds	r6, #1
 800bcc8:	e7ee      	b.n	800bca8 <__libc_init_array+0xc>
 800bcca:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcce:	4798      	blx	r3
 800bcd0:	3601      	adds	r6, #1
 800bcd2:	e7f2      	b.n	800bcba <__libc_init_array+0x1e>
 800bcd4:	0800bddc 	.word	0x0800bddc
 800bcd8:	0800bddc 	.word	0x0800bddc
 800bcdc:	0800bddc 	.word	0x0800bddc
 800bce0:	0800bde0 	.word	0x0800bde0

0800bce4 <memcpy>:
 800bce4:	440a      	add	r2, r1
 800bce6:	4291      	cmp	r1, r2
 800bce8:	f100 33ff 	add.w	r3, r0, #4294967295
 800bcec:	d100      	bne.n	800bcf0 <memcpy+0xc>
 800bcee:	4770      	bx	lr
 800bcf0:	b510      	push	{r4, lr}
 800bcf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcf6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bcfa:	4291      	cmp	r1, r2
 800bcfc:	d1f9      	bne.n	800bcf2 <memcpy+0xe>
 800bcfe:	bd10      	pop	{r4, pc}

0800bd00 <roundf>:
 800bd00:	ee10 0a10 	vmov	r0, s0
 800bd04:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800bd08:	3a7f      	subs	r2, #127	@ 0x7f
 800bd0a:	2a16      	cmp	r2, #22
 800bd0c:	dc15      	bgt.n	800bd3a <roundf+0x3a>
 800bd0e:	2a00      	cmp	r2, #0
 800bd10:	da08      	bge.n	800bd24 <roundf+0x24>
 800bd12:	3201      	adds	r2, #1
 800bd14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800bd18:	d101      	bne.n	800bd1e <roundf+0x1e>
 800bd1a:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800bd1e:	ee00 3a10 	vmov	s0, r3
 800bd22:	4770      	bx	lr
 800bd24:	4907      	ldr	r1, [pc, #28]	@ (800bd44 <roundf+0x44>)
 800bd26:	4111      	asrs	r1, r2
 800bd28:	4201      	tst	r1, r0
 800bd2a:	d0fa      	beq.n	800bd22 <roundf+0x22>
 800bd2c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800bd30:	4113      	asrs	r3, r2
 800bd32:	4403      	add	r3, r0
 800bd34:	ea23 0301 	bic.w	r3, r3, r1
 800bd38:	e7f1      	b.n	800bd1e <roundf+0x1e>
 800bd3a:	2a80      	cmp	r2, #128	@ 0x80
 800bd3c:	d1f1      	bne.n	800bd22 <roundf+0x22>
 800bd3e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bd42:	4770      	bx	lr
 800bd44:	007fffff 	.word	0x007fffff

0800bd48 <_init>:
 800bd48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd4a:	bf00      	nop
 800bd4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd4e:	bc08      	pop	{r3}
 800bd50:	469e      	mov	lr, r3
 800bd52:	4770      	bx	lr

0800bd54 <_fini>:
 800bd54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd56:	bf00      	nop
 800bd58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd5a:	bc08      	pop	{r3}
 800bd5c:	469e      	mov	lr, r3
 800bd5e:	4770      	bx	lr
