{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641473163568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641473163573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 20:46:03 2022 " "Processing started: Thu Jan 06 20:46:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641473163573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473163573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473163573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641473163781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641473163782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/beeper/yt3817_beeper.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/beeper/yt3817_beeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 yt3817_beeper " "Found entity 1: yt3817_beeper" {  } { { "rtl/beeper/yt3817_beeper.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170957 ""} { "Info" "ISGN_ENTITY_NAME" "2 yt3817_beepctl " "Found entity 2: yt3817_beepctl" {  } { { "rtl/beeper/yt3817_beeper.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170957 ""} { "Info" "ISGN_ENTITY_NAME" "3 yt3817_clk_diver " "Found entity 3: yt3817_clk_diver" {  } { { "rtl/beeper/yt3817_beeper.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/beeper/pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/beeper/pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "rtl/beeper/pwm_generator.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/pwm_generator.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/yt3817_btnsctl.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/yt3817_btnsctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 yt3817_btnsctl " "Found entity 1: yt3817_btnsctl" {  } { { "rtl/yt3817_btnsctl.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170959 ""} { "Info" "ISGN_ENTITY_NAME" "2 yt3817_key_vibration " "Found entity 2: yt3817_key_vibration" {  } { { "rtl/yt3817_btnsctl.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170959 ""} { "Info" "ISGN_ENTITY_NAME" "3 yt3817_key2switch " "Found entity 3: yt3817_key2switch" {  } { { "rtl/yt3817_btnsctl.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tb_yt3817_bppu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tb_yt3817_bppu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_yt3817_BPPU " "Found entity 1: tb_yt3817_BPPU" {  } { { "rtl/tb_yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/tb_yt3817_BPPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hex/yt3817_displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hex/yt3817_displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 yt3817_displayer " "Found entity 1: yt3817_displayer" {  } { { "rtl/HEX/yt3817_displayer.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_displayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hex/yt3817_decoder.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/hex/yt3817_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 yt3817_adder3 " "Found entity 1: yt3817_adder3" {  } { { "rtl/HEX/yt3817_decoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_decoder.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170965 ""} { "Info" "ISGN_ENTITY_NAME" "2 yt3817_bin2BCD " "Found entity 2: yt3817_bin2BCD" {  } { { "rtl/HEX/yt3817_decoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_decoder.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170965 ""} { "Info" "ISGN_ENTITY_NAME" "3 yt3817_timedecoder " "Found entity 3: yt3817_timedecoder" {  } { { "rtl/HEX/yt3817_decoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_decoder.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hex/hex8.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hex/hex8.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX8 " "Found entity 1: HEX8" {  } { { "rtl/HEX/HEX8.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/HEX8.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hex/hc595_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hex/hc595_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC595_Driver " "Found entity 1: HC595_Driver" {  } { { "rtl/HEX/HC595_Driver.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/HC595_Driver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170967 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/HEX8.v " "Can't analyze file -- file rtl/HEX8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641473170968 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/yt3817_decoder.v " "Can't analyze file -- file rtl/yt3817_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641473170970 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/yt3817_displayer.v " "Can't analyze file -- file rtl/yt3817_displayer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641473170971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/yt3817_bppu.v 2 2 " "Found 2 design units, including 2 entities, in source file rtl/yt3817_bppu.v" { { "Info" "ISGN_ENTITY_NAME" "1 yt3817_BPPU " "Found entity 1: yt3817_BPPU" {  } { { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170972 ""} { "Info" "ISGN_ENTITY_NAME" "2 yt3817_vibkill " "Found entity 2: yt3817_vibkill" {  } { { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rgb2ycbcr/rgb_to_ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rgb2ycbcr/rgb_to_ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_ycbcr " "Found entity 1: rgb_to_ycbcr" {  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "rtl/sdram/sdram_init.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_init.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top " "Found entity 1: sdram_control_top" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(98) " "Verilog HDL warning at sdram_control.v(98): extended using \"x\" or \"z\"" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641473170979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(36) " "Verilog HDL Declaration information at Sdram_Params.h(36): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "rtl/sdram/Sdram_Params.h" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/Sdram_Params.h" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641473170980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "rtl/sdram/fifo_wr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "rtl/sdram/fifo_rd.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dvp_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dvp_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVP_Capture " "Found entity 1: DVP_Capture" {  } { { "rtl/DVP_Capture.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/DVP_Capture.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/ov5640_init_table_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/ov5640_init_table_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_init_table_rgb " "Found entity 1: ov5640_init_table_rgb" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/ov5640_init_table_rgb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/ov5640_init_table_jpeg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/ov5640_init_table_jpeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_init_table_jpeg " "Found entity 1: ov5640_init_table_jpeg" {  } { { "rtl/camera_init/ov5640_init_table_jpeg.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/ov5640_init_table_jpeg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK i2c_control.v(48) " "Verilog HDL Declaration information at i2c_control.v(48): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "rtl/camera_init/i2c_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/i2c_control.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641473170988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/i2c_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/i2c_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_control " "Found entity 1: i2c_control" {  } { { "rtl/camera_init/i2c_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/i2c_control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/i2c_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/i2c_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_bit_shift " "Found entity 1: i2c_bit_shift" {  } { { "rtl/camera_init/i2c_bit_shift.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/i2c_bit_shift.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/camera_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/camera_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_init " "Found entity 1: camera_init" {  } { { "rtl/camera_init/camera_init.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/camera_init.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dvi_encoder.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/dvi_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_encoder " "Found entity 1: dvi_encoder" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170992 ""} { "Info" "ISGN_ENTITY_NAME" "2 encode " "Found entity 2: encode" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170992 ""} { "Info" "ISGN_ENTITY_NAME" "3 serdes_4b_10to1 " "Found entity 3: serdes_4b_10to1" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/disp_parameter_cfg.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/vga/disp_parameter_cfg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/disp_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/disp_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp_driver " "Found entity 1: disp_driver" {  } { { "rtl/vga/disp_driver.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/vga/disp_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi " "Found entity 1: pll_hdmi" {  } { { "ip/pll_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll_hdmi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640_sdram_hdmi_tft.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640_sdram_hdmi_tft.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_sdram_hdmi_tft " "Found entity 1: ov5640_sdram_hdmi_tft" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473170999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473170999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_sdram_hdmi_tft " "Elaborating entity \"ov5640_sdram_hdmi_tft\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641473171078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_btnsctl yt3817_btnsctl:btnsctl " "Elaborating entity \"yt3817_btnsctl\" for hierarchy \"yt3817_btnsctl:btnsctl\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "btnsctl" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_key_vibration yt3817_btnsctl:btnsctl\|yt3817_key_vibration:key_vibration " "Elaborating entity \"yt3817_key_vibration\" for hierarchy \"yt3817_btnsctl:btnsctl\|yt3817_key_vibration:key_vibration\"" {  } { { "rtl/yt3817_btnsctl.v" "key_vibration" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_key2switch yt3817_btnsctl:btnsctl\|yt3817_key2switch:btn1_SWITCH " "Elaborating entity \"yt3817_key2switch\" for hierarchy \"yt3817_btnsctl:btnsctl\|yt3817_key2switch:btn1_SWITCH\"" {  } { { "rtl/yt3817_btnsctl.v" "btn1_SWITCH" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yt3817_btnsctl.v(79) " "Verilog HDL assignment warning at yt3817_btnsctl.v(79): truncated value with size 32 to match size of target (1)" {  } { { "rtl/yt3817_btnsctl.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473171082 "|ov5640_sdram_hdmi_tft|yt3817_btnsctl:btnsctl|yt3817_key2switch:btn1_SWITCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_key2switch yt3817_btnsctl:btnsctl\|yt3817_key2switch:btn2_SWITCH " "Elaborating entity \"yt3817_key2switch\" for hierarchy \"yt3817_btnsctl:btnsctl\|yt3817_key2switch:btn2_SWITCH\"" {  } { { "rtl/yt3817_btnsctl.v" "btn2_SWITCH" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 yt3817_btnsctl.v(79) " "Verilog HDL assignment warning at yt3817_btnsctl.v(79): truncated value with size 32 to match size of target (2)" {  } { { "rtl/yt3817_btnsctl.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_btnsctl.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473171083 "|ov5640_sdram_hdmi_tft|yt3817_btnsctl:btnsctl|yt3817_key2switch:btn2_SWITCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "pll_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2000 " "Parameter \"clk1_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 52 " "Parameter \"clk3_divide_by\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 25 " "Parameter \"clk3_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 8 " "Parameter \"clk4_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 5 " "Parameter \"clk4_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171107 ""}  } { { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473171107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi pll_hdmi:pll_hdmi_inst " "Elaborating entity \"pll_hdmi\" for hierarchy \"pll_hdmi:pll_hdmi_inst\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "pll_hdmi_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "ip/pll_hdmi.v" "altpll_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll_hdmi.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "ip/pll_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll_hdmi.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 33 " "Parameter \"clk1_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_hdmi " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_hdmi\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171161 ""}  } { { "ip/pll_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll_hdmi.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473171161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_hdmi_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_hdmi_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_altpll " "Found entity 1: pll_hdmi_altpll" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_hdmi_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_altpll pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated " "Elaborating entity \"pll_hdmi_altpll\" for hierarchy \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_init camera_init:camera_init " "Elaborating entity \"camera_init\" for hierarchy \"camera_init:camera_init\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "camera_init" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_init_table_rgb camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table " "Elaborating entity \"ov5640_init_table_rgb\" for hierarchy \"camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\"" {  } { { "rtl/camera_init/camera_init.v" "camera_init_table" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/camera_init.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171196 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ov5640_init_table_rgb.v(34) " "Net \"rom.data_a\" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/ov5640_init_table_rgb.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641473171196 "|ov5640_sdram_hdmi_tft|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ov5640_init_table_rgb.v(34) " "Net \"rom.waddr_a\" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/ov5640_init_table_rgb.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641473171196 "|ov5640_sdram_hdmi_tft|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ov5640_init_table_rgb.v(34) " "Net \"rom.we_a\" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/ov5640_init_table_rgb.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641473171196 "|ov5640_sdram_hdmi_tft|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_control camera_init:camera_init\|i2c_control:i2c_control " "Elaborating entity \"i2c_control\" for hierarchy \"camera_init:camera_init\|i2c_control:i2c_control\"" {  } { { "rtl/camera_init/camera_init.v" "i2c_control" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/camera_init.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_bit_shift camera_init:camera_init\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift " "Elaborating entity \"i2c_bit_shift\" for hierarchy \"camera_init:camera_init\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift\"" {  } { { "rtl/camera_init/i2c_control.v" "i2c_bit_shift" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/i2c_control.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVP_Capture DVP_Capture:DVP_Capture " "Elaborating entity \"DVP_Capture\" for hierarchy \"DVP_Capture:DVP_Capture\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "DVP_Capture" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control_top sdram_control_top:sdram_control_top " "Elaborating entity \"sdram_control_top\" for hierarchy \"sdram_control_top:sdram_control_top\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "sdram_control_top" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(163) " "Verilog HDL assignment warning at sdram_control_top.v(163): truncated value with size 32 to match size of target (24)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(180) " "Verilog HDL assignment warning at sdram_control_top.v(180): truncated value with size 32 to match size of target (24)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_caddr sdram_control_top.v(234) " "Verilog HDL Always Construct warning at sdram_control_top.v(234): inferring latch(es) for variable \"sd_caddr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 234 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_raddr sdram_control_top.v(247) " "Verilog HDL Always Construct warning at sdram_control_top.v(247): inferring latch(es) for variable \"sd_raddr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 247 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_baddr sdram_control_top.v(260) " "Verilog HDL Always Construct warning at sdram_control_top.v(260): inferring latch(es) for variable \"sd_baddr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 260 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[0\] sdram_control_top.v(262) " "Inferred latch for \"sd_baddr\[0\]\" at sdram_control_top.v(262)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[1\] sdram_control_top.v(262) " "Inferred latch for \"sd_baddr\[1\]\" at sdram_control_top.v(262)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[0\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[0\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[1\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[1\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[2\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[2\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[3\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[3\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[4\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[4\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[5\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[5\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[6\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[6\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[7\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[7\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[8\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[8\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[9\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[9\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[10\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[10\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[11\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[11\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[12\] sdram_control_top.v(249) " "Inferred latch for \"sd_raddr\[12\]\" at sdram_control_top.v(249)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[0\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[0\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[1\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[1\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[2\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[2\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[3\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[3\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171202 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[4\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[4\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171203 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[5\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[5\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171203 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[6\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[6\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171203 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[7\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[7\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171203 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[8\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[8\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171203 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[9\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[9\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171203 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[10\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[10\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171203 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[11\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[11\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171203 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[12\] sdram_control_top.v(236) " "Inferred latch for \"sd_caddr\[12\]\" at sdram_control_top.v(236)" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171203 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control_top:sdram_control_top\|sdram_control:sdram_control " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control_top:sdram_control_top\|sdram_control:sdram_control\"" {  } { { "rtl/sdram/sdram_control_top.v" "sdram_control" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_control.v(335) " "Verilog HDL assignment warning at sdram_control.v(335): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473171205 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_control.v(434) " "Verilog HDL assignment warning at sdram_control.v(434): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473171205 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(543) " "Verilog HDL Case Statement information at sdram_control.v(543): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 543 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641473171205 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(575) " "Verilog HDL Case Statement information at sdram_control.v(575): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 575 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641473171205 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(609) " "Verilog HDL Case Statement information at sdram_control.v(609): all case item expressions in this case statement are onehot" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 609 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641473171205 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_break_ref sdram_control.v(535) " "Inferred latch for \"rd_break_ref\" at sdram_control.v(535)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 535 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171205 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_break_ref sdram_control.v(531) " "Inferred latch for \"wr_break_ref\" at sdram_control.v(531)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171205 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_rd sdram_control.v(527) " "Inferred latch for \"ref_break_rd\" at sdram_control.v(527)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171205 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_wr sdram_control.v(523) " "Inferred latch for \"ref_break_wr\" at sdram_control.v(523)" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171205 "|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_control_top:sdram_control_top\|sdram_control:sdram_control\|sdram_init:sdram_init " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_control_top:sdram_control_top\|sdram_control:sdram_control\|sdram_init:sdram_init\"" {  } { { "rtl/sdram/sdram_control.v" "sdram_init" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo " "Elaborating entity \"fifo_wr\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\"" {  } { { "rtl/sdram/sdram_control_top.v" "sd_wr_fifo" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "rtl/sdram/fifo_wr.v" "dcfifo_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/fifo_wr.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "rtl/sdram/fifo_wr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/fifo_wr.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171419 ""}  } { { "rtl/sdram/fifo_wr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/fifo_wr.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473171419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6tn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_6tn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6tn1 " "Found entity 1: dcfifo_6tn1" {  } { { "db/dcfifo_6tn1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6tn1 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated " "Elaborating entity \"dcfifo_6tn1\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_6tn1.tdf" "rdptr_g_gray2bin" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_6tn1.tdf" "rdptr_g1p" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_6tn1.tdf" "wrptr_g1p" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fo41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fo41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fo41 " "Found entity 1: altsyncram_fo41" {  } { { "db/altsyncram_fo41.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/altsyncram_fo41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fo41 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|altsyncram_fo41:fifo_ram " "Elaborating entity \"altsyncram_fo41\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|altsyncram_fo41:fifo_ram\"" {  } { { "db/dcfifo_6tn1.tdf" "fifo_ram" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dffpipe_8d9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_6tn1.tdf" "rdfull_reg" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_6tn1.tdf" "rs_brp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_6tn1.tdf" "rs_dgwp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe14 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe14\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe14" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_6tn1.tdf" "ws_dgrp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe17 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe17\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe17" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_6tn1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_6tn1.tdf" "rdempty_eq_comp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/dcfifo_6tn1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd sdram_control_top:sdram_control_top\|fifo_rd:sd_rd_fifo " "Elaborating entity \"fifo_rd\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_rd:sd_rd_fifo\"" {  } { { "rtl/sdram/sdram_control_top.v" "sd_rd_fifo" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_driver disp_driver:disp_driver " "Elaborating entity \"disp_driver\" for hierarchy \"disp_driver:disp_driver\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "disp_driver" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_ycbcr rgb_to_ycbcr:rgb_to_ycbcr_inst " "Elaborating entity \"rgb_to_ycbcr\" for hierarchy \"rgb_to_ycbcr:rgb_to_ycbcr_inst\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "rgb_to_ycbcr_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_BPPU yt3817_BPPU:BPPU " "Elaborating entity \"yt3817_BPPU\" for hierarchy \"yt3817_BPPU:BPPU\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "BPPU" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 yt3817_BPPU.v(210) " "Verilog HDL assignment warning at yt3817_BPPU.v(210): truncated value with size 32 to match size of target (2)" {  } { { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473171871 "|ov5640_sdram_hdmi_tft|yt3817_BPPU:BPPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 yt3817_BPPU.v(218) " "Verilog HDL assignment warning at yt3817_BPPU.v(218): truncated value with size 32 to match size of target (2)" {  } { { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473171871 "|ov5640_sdram_hdmi_tft|yt3817_BPPU:BPPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 yt3817_BPPU.v(226) " "Verilog HDL assignment warning at yt3817_BPPU.v(226): truncated value with size 32 to match size of target (2)" {  } { { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473171871 "|ov5640_sdram_hdmi_tft|yt3817_BPPU:BPPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_vibkill yt3817_BPPU:BPPU\|yt3817_vibkill:x_vibkill " "Elaborating entity \"yt3817_vibkill\" for hierarchy \"yt3817_BPPU:BPPU\|yt3817_vibkill:x_vibkill\"" {  } { { "rtl/yt3817_BPPU.v" "x_vibkill" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_displayer yt3817_displayer:Displayer " "Elaborating entity \"yt3817_displayer\" for hierarchy \"yt3817_displayer:Displayer\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "Displayer" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX8 yt3817_displayer:Displayer\|HEX8:HEX8 " "Elaborating entity \"HEX8\" for hierarchy \"yt3817_displayer:Displayer\|HEX8:HEX8\"" {  } { { "rtl/HEX/yt3817_displayer.v" "HEX8" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_displayer.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171874 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "HEX8.v(66) " "Verilog HDL Case Statement information at HEX8.v(66): all case item expressions in this case statement are onehot" {  } { { "rtl/HEX/HEX8.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/HEX8.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1641473171875 "|ov5640_sdram_hdmi_tft|yt3817_displayer:Displayer|HEX8:HEX8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC595_Driver yt3817_displayer:Displayer\|HC595_Driver:HC595_Driver " "Elaborating entity \"HC595_Driver\" for hierarchy \"yt3817_displayer:Displayer\|HC595_Driver:HC595_Driver\"" {  } { { "rtl/HEX/yt3817_displayer.v" "HC595_Driver" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/yt3817_displayer.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_beeper yt3817_beeper:Beeper " "Elaborating entity \"yt3817_beeper\" for hierarchy \"yt3817_beeper:Beeper\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "Beeper" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_beepctl yt3817_beeper:Beeper\|yt3817_beepctl:beepctl " "Elaborating entity \"yt3817_beepctl\" for hierarchy \"yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\"" {  } { { "rtl/beeper/yt3817_beeper.v" "beepctl" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yt3817_clk_diver yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver " "Elaborating entity \"yt3817_clk_diver\" for hierarchy \"yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\"" {  } { { "rtl/beeper/yt3817_beeper.v" "QS_diver" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator yt3817_beeper:Beeper\|pwm_generator:pwm_gen " "Elaborating entity \"pwm_generator\" for hierarchy \"yt3817_beeper:Beeper\|pwm_generator:pwm_gen\"" {  } { { "rtl/beeper/yt3817_beeper.v" "pwm_gen" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_encoder dvi_encoder:u_dvi_encoder " "Elaborating entity \"dvi_encoder\" for hierarchy \"dvi_encoder:u_dvi_encoder\"" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "u_dvi_encoder" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode dvi_encoder:u_dvi_encoder\|encode:encb " "Elaborating entity \"encode\" for hierarchy \"dvi_encoder:u_dvi_encoder\|encode:encb\"" {  } { { "rtl/dvi_encoder.v" "encb" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 dvi_encoder.v(199) " "Verilog HDL assignment warning at dvi_encoder.v(199): truncated value with size 9 to match size of target (8)" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641473171904 "|ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|encode:encb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serdes_4b_10to1 dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst " "Elaborating entity \"serdes_4b_10to1\" for hierarchy \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\"" {  } { { "rtl/dvi_encoder.v" "serdes_4b_10to1_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0 " "Elaborating entity \"altddio_out\" for hierarchy \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\"" {  } { { "rtl/dvi_encoder.v" "altddio_out_0" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0 " "Elaborated megafunction instantiation \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\"" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 303 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0 " "Instantiated megafunction \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473171926 ""}  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/dvi_encoder.v" 303 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473171926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_s9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_s9j " "Found entity 1: ddio_out_s9j" {  } { { "db/ddio_out_s9j.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/ddio_out_s9j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473171963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473171963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_s9j dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\|ddio_out_s9j:auto_generated " "Elaborating entity \"ddio_out_s9j\" for hierarchy \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\|ddio_out_s9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473171963 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473173242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473173242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473173242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473173242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473173242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473173242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473173242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473173242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473173242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif " "Parameter INIT_FILE set to db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641473173242 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641473173242 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641473173242 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|Mult2\"" {  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "Mult2" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641473173242 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|Mult0\"" {  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "Mult0" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641473173242 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641473173242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473173271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ov5640_sdram_hdmi_tft.ram0_ov5640_init_table_rgb_29d10271.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173271 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473173271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ua91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ua91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ua91 " "Found entity 1: altsyncram_ua91" {  } { { "db/altsyncram_ua91.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/altsyncram_ua91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473173305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473173305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473173320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173320 ""}  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473173320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473173336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473173345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473173358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473173388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473173388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 141 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473173396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473173400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641473173400 ""}  } { { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641473173400 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473173402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473173403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473173406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641473173436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473173436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "rtl/rgb2ycbcr/rgb_to_ycbcr.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/rgb2ycbcr/rgb_to_ycbcr.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473173438 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641473173681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_baddr\[0\] " "Latch sdram_control_top:sdram_control_top\|sd_baddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_baddr\[1\] " "Latch sdram_control_top:sdram_control_top\|sd_baddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[0\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[1\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[2\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[3\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[4\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[5\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[6\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[7\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_caddr\[8\] " "Latch sdram_control_top:sdram_control_top\|sd_caddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 236 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[8\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[9\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173714 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[10\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173715 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[11\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173715 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_control_top:sdram_control_top\|sd_raddr\[12\] " "Latch sdram_control_top:sdram_control_top\|sd_raddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_control_top:sdram_control_top\|sd_wr_req " "Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top\|sd_wr_req" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641473173715 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641473173715 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/sdram/sdram_init.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_init.v" 56 -1 0 } } { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control.v" 77 -1 0 } } { "rtl/yt3817_BPPU.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/yt3817_BPPU.v" 263 -1 0 } } { "rtl/HEX/HEX8.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/HEX8.v" 60 -1 0 } } { "rtl/beeper/yt3817_beeper.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 92 -1 0 } } { "rtl/camera_init/i2c_bit_shift.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/camera_init/i2c_bit_shift.v" 42 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_577.tdf" 33 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_1lc.tdf" 33 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_577.tdf" 46 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/a_graycounter_1lc.tdf" 46 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641473173721 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641473173721 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641473174348 "|ov5640_sdram_hdmi_tft|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641473174348 "|ov5640_sdram_hdmi_tft|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641473174348 "|ov5640_sdram_hdmi_tft|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_pwdn GND " "Pin \"camera_pwdn\" is stuck at GND" {  } { { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641473174348 "|ov5640_sdram_hdmi_tft|camera_pwdn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641473174348 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641473174457 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641473175759 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/output_files/ov5640_sdram_hdmi_tft.map.smsg " "Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/output_files/ov5640_sdram_hdmi_tft.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473175837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641473176062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641473176062 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[4\] clk4_multiply_by clk4_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK\[4\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 106 0 0 } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 77 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1641473176126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2356 " "Implemented 2356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641473176214 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641473176214 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1641473176214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2198 " "Implemented 2198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641473176214 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641473176214 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1641473176214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641473176214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641473176249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 20:46:16 2022 " "Processing ended: Thu Jan 06 20:46:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641473176249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641473176249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641473176249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641473176249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1641473177245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641473177250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 20:46:17 2022 " "Processing started: Thu Jan 06 20:46:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641473177250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1641473177250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1641473177250 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1641473177309 ""}
{ "Info" "0" "" "Project  = ov5640_sdram_hdmi_tft" {  } {  } 0 0 "Project  = ov5640_sdram_hdmi_tft" 0 0 "Fitter" 0 0 1641473177310 ""}
{ "Info" "0" "" "Revision = ov5640_sdram_hdmi_tft" {  } {  } 0 0 "Revision = ov5640_sdram_hdmi_tft" 0 0 "Fitter" 0 0 1641473177310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641473177375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641473177375 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov5640_sdram_hdmi_tft EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ov5640_sdram_hdmi_tft\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641473177392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641473177428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641473177428 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641473177460 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 -90 -2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -90 degrees (-2000 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641473177460 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641473177460 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 25 52 0 0 " "Implementing clock multiplication of 25, clock division of 52, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641473177460 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1641473177460 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] 33 50 0 0 " "Implementing clock multiplication of 33, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_hdmi_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641473177461 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] 33 10 0 0 " "Implementing clock multiplication of 33, clock division of 10, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_hdmi_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641473177461 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_hdmi_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1641473177461 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641473177532 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641473177536 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641473177617 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641473177617 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641473177617 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641473177617 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 5583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641473177622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 5585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641473177622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 5587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641473177622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 5589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641473177622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 5591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641473177622 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641473177622 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641473177624 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1641473177659 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 and the PLL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 25 " "The value of the parameter \"M\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 25" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 33 " "The value of the parameter \"M\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 33" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 3 " "The value of the parameter \"M INITIAL\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 3" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 19225 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 19225" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 10150 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 10150" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 41650 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 41650" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 4 " "The value of the parameter \"M_PH\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641473177890 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_hdmi_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1641473177890 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1641473178198 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6tn1 " "Entity dcfifo_6tn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641473178200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641473178200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641473178200 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1641473178200 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ov5640_sdram_hdmi_tft.sdc " "Synopsys Design Constraints File file not found: 'ov5640_sdram_hdmi_tft.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641473178208 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641473178208 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641473178210 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641473178229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1641473178231 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1641473178231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641473178341 ""}  } { { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 5557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641473178341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641473178341 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641473178341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641473178341 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641473178341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641473178342 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641473178342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641473178342 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641473178342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641473178342 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_hdmi_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641473178342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641473178342 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_hdmi_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641473178342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "Automatically promoted node yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641473178342 ""}  } { { "rtl/beeper/yt3817_beeper.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/beeper/yt3817_beeper.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641473178342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_control_top:sdram_control_top\|sd_baddr\[0\]~1  " "Automatically promoted node sdram_control_top:sdram_control_top\|sd_baddr\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641473178342 ""}  } { { "rtl/sdram/sdram_control_top.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/sdram/sdram_control_top.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 2928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641473178342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K  " "Automatically promoted node yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641473178342 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K~0 " "Destination node yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K~0" {  } { { "rtl/HEX/HEX8.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/HEX8.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 3641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641473178342 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641473178342 ""}  } { { "rtl/HEX/HEX8.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/HEX/HEX8.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641473178342 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641473178653 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641473178656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641473178656 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641473178660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641473178665 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1641473178670 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1641473178670 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641473178672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641473178784 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1641473178786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641473178786 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 106 0 0 } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 77 0 0 } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 10 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1641473178840 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] camera_xclk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll.v" 106 0 0 } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 77 0 0 } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1641473178840 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 0 " "PLL \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_hdmi_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll_hdmi.v" 94 0 0 } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 85 0 0 } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 2 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1641473178843 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_hdmi_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll_hdmi.v" 94 0 0 } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 85 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1641473178843 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 clk\[0\] tft_clk~output " "PLL \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"tft_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/db/pll_hdmi_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/ip/pll_hdmi.v" 94 0 0 } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 85 0 0 } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 36 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1641473178843 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641473178886 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1641473178890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641473179310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641473179653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641473179673 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641473181666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641473181666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641473182062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641473183411 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641473183411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641473185413 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641473185413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641473185416 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.89 " "Total time spent on timing analysis during the Fitter is 1.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641473185527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641473185543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641473185763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641473185764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641473186071 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641473186559 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "32 Cyclone IV E " "32 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL R3 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL T3 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL R4 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL T4 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL R5 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL T5 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL R6 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL R8 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL R9 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL K9 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at K9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL L9 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL K8 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at K8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL L8 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL M8 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL N8 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL P9 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_sdat 3.3-V LVTTL R7 " "Pin camera_sdat uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_sdat } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_sdat" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL E16 " "Pin rst_n uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { rst_n } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_pclk 3.3-V LVTTL M2 " "Pin camera_pclk uses I/O standard 3.3-V LVTTL at M2" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_pclk } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_pclk" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn1 3.3-V LVTTL M16 " "Pin btn1 uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { btn1 } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn1" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_href 3.3-V LVTTL N3 " "Pin camera_href uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_href } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_href" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_vsync 3.3-V LVTTL M6 " "Pin camera_vsync uses I/O standard 3.3-V LVTTL at M6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_vsync } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_vsync" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[0\] 3.3-V LVTTL K10 " "Pin camera_data\[0\] uses I/O standard 3.3-V LVTTL at K10" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[0] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[0\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[1\] 3.3-V LVTTL P8 " "Pin camera_data\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[1] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[1\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[2\] 3.3-V LVTTL M7 " "Pin camera_data\[2\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[2] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[2\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[3\] 3.3-V LVTTL T6 " "Pin camera_data\[3\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[3] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[3\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[4\] 3.3-V LVTTL N6 " "Pin camera_data\[4\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[4] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[4\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[5\] 3.3-V LVTTL P6 " "Pin camera_data\[5\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[5] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[5\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[6\] 3.3-V LVTTL L7 " "Pin camera_data\[6\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[6] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[6\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[7\] 3.3-V LVTTL P3 " "Pin camera_data\[7\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[7] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[7\]" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn2 3.3-V LVTTL E15 " "Pin btn2 uses I/O standard 3.3-V LVTTL at E15" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { btn2 } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn2" } } } } { "rtl/ov5640_sdram_hdmi_tft.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/rtl/ov5640_sdram_hdmi_tft.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641473186792 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1641473186792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/output_files/ov5640_sdram_hdmi_tft.fit.smsg " "Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_digit_detect/output_files/ov5640_sdram_hdmi_tft.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641473186901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5834 " "Peak virtual memory: 5834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641473187334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 20:46:27 2022 " "Processing ended: Thu Jan 06 20:46:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641473187334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641473187334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641473187334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641473187334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1641473188200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641473188205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 20:46:28 2022 " "Processing started: Thu Jan 06 20:46:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641473188205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1641473188205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1641473188205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1641473188383 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1641473188631 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1641473188643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641473188740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 20:46:28 2022 " "Processing ended: Thu Jan 06 20:46:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641473188740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641473188740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641473188740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1641473188740 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1641473189359 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1641473189698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641473189704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 20:46:29 2022 " "Processing started: Thu Jan 06 20:46:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641473189704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473189704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft " "Command: quartus_sta ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473189704 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1641473189763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473189888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473189888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473189924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473189924 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190061 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6tn1 " "Entity dcfifo_6tn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641473190099 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641473190099 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641473190099 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190099 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ov5640_sdram_hdmi_tft.sdc " "Synopsys Design Constraints File file not found: 'ov5640_sdram_hdmi_tft.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190106 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641473190106 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641473190106 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641473190106 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641473190106 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 52 -multiply_by 25 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 52 -multiply_by 25 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641473190106 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641473190106 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 33 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 33 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641473190106 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190106 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190107 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name camera_pclk camera_pclk " "create_clock -period 1.000 -name camera_pclk camera_pclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641473190108 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_control_top:sdram_control_top\|sd_rd_req sdram_control_top:sdram_control_top\|sd_rd_req " "create_clock -period 1.000 -name sdram_control_top:sdram_control_top\|sd_rd_req sdram_control_top:sdram_control_top\|sd_rd_req" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641473190108 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " "create_clock -period 1.000 -name yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641473190108 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name disp_driver:disp_driver\|DataReq disp_driver:disp_driver\|DataReq " "create_clock -period 1.000 -name disp_driver:disp_driver\|DataReq disp_driver:disp_driver\|DataReq" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641473190108 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K " "create_clock -period 1.000 -name yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641473190108 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190108 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190122 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1641473190123 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1641473190130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1641473190186 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.857 " "Worst-case setup slack is -6.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.857            -794.371 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.857            -794.371 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.677             -17.015 disp_driver:disp_driver\|DataReq  " "   -4.677             -17.015 disp_driver:disp_driver\|DataReq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.249             -63.860 sdram_control_top:sdram_control_top\|sd_rd_req  " "   -4.249             -63.860 sdram_control_top:sdram_control_top\|sd_rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.192             -70.554 clk  " "   -4.192             -70.554 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.893             -92.131 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.893             -92.131 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.380            -130.001 camera_pclk  " "   -3.380            -130.001 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.138             -18.490 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "   -2.138             -18.490 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857              -2.481 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K  " "   -0.857              -2.481 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.340               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.340               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.683               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   11.683               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.787 " "Worst-case hold slack is -0.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.787              -0.787 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.787              -0.787 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.432               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.452               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 camera_pclk  " "    0.485               0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 disp_driver:disp_driver\|DataReq  " "    0.485               0.000 disp_driver:disp_driver\|DataReq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "    0.499               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K  " "    0.551               0.000 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.330               0.000 sdram_control_top:sdram_control_top\|sd_rd_req  " "    2.330               0.000 sdram_control_top:sdram_control_top\|sd_rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.168 " "Worst-case recovery slack is -3.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.168             -70.009 camera_pclk  " "   -3.168             -70.009 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.206             -28.400 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "   -1.206             -28.400 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.233 " "Worst-case removal slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "    1.233               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.614               0.000 camera_pclk  " "    2.614               0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -142.090 camera_pclk  " "   -3.201            -142.090 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "   -1.487             -37.175 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.721 disp_driver:disp_driver\|DataReq  " "   -1.487             -16.721 disp_driver:disp_driver\|DataReq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K  " "   -1.487             -11.896 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 sdram_control_top:sdram_control_top\|sd_rd_req  " "    0.266               0.000 sdram_control_top:sdram_control_top\|sd_rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.749               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.692               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.692               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.719               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.719               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 clk  " "    9.738               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.849               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.849               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190206 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641473190367 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190367 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1641473190373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1641473190881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.458 " "Worst-case setup slack is -6.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.458            -733.900 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.458            -733.900 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.501             -16.406 disp_driver:disp_driver\|DataReq  " "   -4.501             -16.406 disp_driver:disp_driver\|DataReq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.377             -66.501 sdram_control_top:sdram_control_top\|sd_rd_req  " "   -4.377             -66.501 sdram_control_top:sdram_control_top\|sd_rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.886             -62.055 clk  " "   -3.886             -62.055 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.288             -76.874 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.288             -76.874 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.061            -118.531 camera_pclk  " "   -3.061            -118.531 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.893             -16.175 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "   -1.893             -16.175 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.683              -1.639 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K  " "   -0.683              -1.639 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.614               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.614               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.386               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   12.386               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.763 " "Worst-case hold slack is -0.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.763              -0.763 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.763              -0.763 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.401               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 disp_driver:disp_driver\|DataReq  " "    0.426               0.000 disp_driver:disp_driver\|DataReq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 camera_pclk  " "    0.430               0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "    0.465               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K  " "    0.517               0.000 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.285               0.000 sdram_control_top:sdram_control_top\|sd_rd_req  " "    2.285               0.000 sdram_control_top:sdram_control_top\|sd_rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.154 " "Worst-case recovery slack is -3.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.154             -69.683 camera_pclk  " "   -3.154             -69.683 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.024             -24.084 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "   -1.024             -24.084 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.104 " "Worst-case removal slack is 1.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "    1.104               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.391               0.000 camera_pclk  " "    2.391               0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -142.322 camera_pclk  " "   -3.201            -142.322 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "   -1.487             -37.175 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -15.336 disp_driver:disp_driver\|DataReq  " "   -1.487             -15.336 disp_driver:disp_driver\|DataReq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K  " "   -1.487             -11.896 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 sdram_control_top:sdram_control_top\|sd_rd_req  " "    0.086               0.000 sdram_control_top:sdram_control_top\|sd_rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.747               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.747               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.667               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.667               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.718               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.718               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.751               0.000 clk  " "    9.751               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.821               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.821               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473190912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473190912 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641473191125 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473191125 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1641473191135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473191256 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1641473191264 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473191264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.131 " "Worst-case setup slack is -3.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.131            -376.355 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.131            -376.355 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023              -7.580 disp_driver:disp_driver\|DataReq  " "   -2.023              -7.580 disp_driver:disp_driver\|DataReq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831             -42.083 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.831             -42.083 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550             -21.729 sdram_control_top:sdram_control_top\|sd_rd_req  " "   -1.550             -21.729 sdram_control_top:sdram_control_top\|sd_rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.271             -10.455 clk  " "   -1.271             -10.455 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841             -20.442 camera_pclk  " "   -0.841             -20.442 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396              -0.741 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "   -0.396              -0.741 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K  " "    0.189               0.000 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.461               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.461               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.197               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   16.197               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473191270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.323 " "Worst-case hold slack is -0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323              -0.323 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.323              -0.323 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 disp_driver:disp_driver\|DataReq  " "    0.136               0.000 disp_driver:disp_driver\|DataReq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.163               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.187               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 camera_pclk  " "    0.199               0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "    0.200               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K  " "    0.219               0.000 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 sdram_control_top:sdram_control_top\|sd_rd_req  " "    0.893               0.000 sdram_control_top:sdram_control_top\|sd_rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473191285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.001 " "Worst-case recovery slack is -1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.001             -21.541 camera_pclk  " "   -1.001             -21.541 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "    0.011               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473191292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.521 " "Worst-case removal slack is 0.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "    0.521               0.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 camera_pclk  " "    0.921               0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473191300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -110.459 camera_pclk  " "   -3.000            -110.459 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out  " "   -1.000             -25.000 yt3817_beeper:Beeper\|yt3817_beepctl:beepctl\|yt3817_clk_diver:QS_diver\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K  " "   -1.000              -8.000 yt3817_displayer:Displayer\|HEX8:HEX8\|clk_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.060 disp_driver:disp_driver\|DataReq  " "   -1.000              -5.060 disp_driver:disp_driver\|DataReq " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 sdram_control_top:sdram_control_top\|sd_rd_req  " "    0.337               0.000 sdram_control_top:sdram_control_top\|sd_rd_req " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.827               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.827               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.733               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.733               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.239               0.000 clk  " "    9.239               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.734               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.734               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.889               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.889               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641473191308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473191308 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641473191593 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473191593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473191912 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473191914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641473192029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 20:46:32 2022 " "Processing ended: Thu Jan 06 20:46:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641473192029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641473192029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641473192029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473192029 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus Prime Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641473192724 ""}
