REG_A3XX_VBIF_CLKON	,	V_30
ENOMEM	,	V_91
CP_ME_INIT	,	V_6
REG_A3XX_RBBM_INT_CLEAR_CMD	,	V_76
ring	,	V_4
ocmem_free	,	F_30
REG_AXXX_CP_ME_CNTL	,	V_66
OUT_RING	,	F_3
reg_offsets	,	V_95
"status:   %08x\n"	,	L_7
REG_AXXX_CP_ME_RAM_WADDR	,	V_60
select_val	,	V_50
drm_device	,	V_80
len	,	V_12
dev	,	V_81
REG_AXXX_CP_SCRATCH_REG0	,	V_68
adreno_show	,	F_39
REG_A3XX_VBIF_OUT_AXI_AOOO	,	V_26
REG_A3XX_VBIF_OUT_WR_LIM_CONF0	,	V_19
A3XX_RBBM_STATUS_GPU_BUSY	,	V_73
ARRAY_SIZE	,	F_44
perfcntrs	,	V_48
gpu_read	,	F_24
adreno_recover	,	F_26
a3xx_registers	,	V_94
REG_A3XX_UCHE_CACHE_MODE_CONTROL_REG	,	V_38
REG_A3XX_VBIF_ROUND_ROBIN_QOS_ARB	,	V_27
REG_A3XX_RBBM_SP_HYST_CNT	,	V_32
IRQ_HANDLED	,	V_77
rb	,	V_5
AXXX_CP_DEBUG_DYNAMIC_CLK_DISABLE	,	V_58
gpu_pdev	,	V_87
fail	,	V_89
size	,	V_56
adreno_dump	,	F_40
a3xx_me_init	,	F_1
adreno_gpu_init	,	F_45
adreno_is_a330	,	F_14
msm_gpu_retire	,	F_36
to_a3xx_gpu	,	F_7
REG_AXXX_CP_QUEUE_THRESHOLDS	,	V_65
pfp	,	V_62
GFP_KERNEL	,	V_90
REG_A3XX_VBIF_IN_WR_LIM_CONF0	,	V_21
gmem	,	V_98
perfcntr	,	V_47
status	,	V_74
a3xx_show	,	F_37
"%s: timeout waiting for GPU to idle!\n"	,	L_5
a3xx_dump	,	F_25
kfree	,	F_31
REG_A3XX_RB_GMEM_BASE_ADDR	,	V_42
aspace	,	V_100
REG_AXXX_CP_DEBUG	,	V_57
REG_A3XX_VBIF_IN_RD_LIM_CONF1	,	V_17
REG_A3XX_RBBM_AHB_CTL0	,	V_34
seq_printf	,	F_38
REG_A3XX_VBIF_IN_RD_LIM_CONF0	,	V_16
REG_A3XX_CP_PROTECT	,	F_17
BUG	,	F_15
adreno_is_a320	,	F_12
REG_A3XX_RBBM_AHB_CTL1	,	V_35
adreno_idle	,	F_32
REG_A3XX_RBBM_INT_0_STATUS	,	V_75
OCMEM_GRAPHICS	,	V_71
AXXX_CP_DEBUG_MIU_128BIT_WRITE_ENABLE	,	V_59
REG_A3XX_CP_PFP_UCODE_DATA	,	V_64
ocmem_allocate	,	F_46
REG_A3XX_CP_PFP_UCODE_ADDR	,	V_63
"No memory protection without IOMMU\n"	,	L_10
to_adreno_gpu	,	F_6
REG_A3XX_VBIF_OUT_AXI_AOOO_EN	,	V_25
a3xx_idle	,	F_4
seq_file	,	V_78
uint32_t	,	T_1
i	,	V_13
m	,	V_79
adreno_is_a306	,	F_11
adreno_is_a305	,	F_9
EINVAL	,	V_67
REG_A3XX_RBBM_SW_RESET_CMD	,	V_70
"loading PFP ucode version: %x"	,	L_3
platform_device	,	V_85
REG_A3XX_VBIF_OUT_RD_LIM_CONF0	,	V_18
REG_A3XX_VBIF_ARB_CTL	,	V_24
ocmem_hdl	,	V_41
ERR_PTR	,	F_47
select_reg	,	V_49
"%s"	,	L_1
REG_A3XX_RBBM_PERFCTR_CTL	,	V_44
data	,	V_55
msm_gpu	,	V_1
REG_A3XX_VBIF_ABIT_SORT_CONF	,	V_29
adreno_hw_init	,	F_16
REG_A3XX_CP_PROTECT_CTRL	,	V_53
a3xx_gpu_init	,	F_41
"CP_SCRATCH_REG%d: %u\n"	,	L_4
a3xx_hw_init	,	F_5
DBG	,	F_8
num_perfcntrs	,	V_45
REG_A3XX_RBBM_INTERFACE_HANG_INT_CTL	,	V_37
REG_A3XX_RBBM_RBBM_CTL	,	V_36
pdev	,	V_86
adreno_gpu_cleanup	,	F_28
REG_A3XX_VBIF_GATE_OFF_WRREQ_EN	,	V_23
msm_gpu_perfcntr	,	V_46
registers	,	V_93
priv	,	V_83
adreno_is_a330v2	,	F_13
ret	,	V_14
REG_A3XX_VBIF_DDR_OUT_MAX_BURST	,	V_20
REG_A3XX_RBBM_CLOCK_CTL	,	V_39
ocmem_base	,	V_43
a3xx_irq	,	F_35
gpu_write	,	F_10
AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START	,	F_20
gpu	,	V_2
OUT_PKT3	,	F_2
hang_debug	,	V_69
DRM_ERROR	,	F_34
name	,	V_15
"no a3xx device\n"	,	L_8
REG_AXXX_CP_ME_RAM_DATA	,	V_61
CONFIG_MSM_OCMEM	,	F_29
REG_A3XX_VBIF_IN_WR_LIM_CONF1	,	V_22
REG_A3XX_RBBM_GPR0_CTL	,	V_40
REG_A3XX_VBIF_ABIT_SORT	,	V_28
ENXIO	,	V_88
printk	,	F_23
"using %dK of OCMEM at 0x%08x"	,	L_9
dev_err	,	F_42
AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START	,	F_18
REG_A3XX_RBBM_INT_0_MASK	,	V_51
"%s: %08x"	,	L_6
flush	,	V_8
kzalloc	,	F_43
pm4	,	V_54
adreno_dump_info	,	F_22
spin_until	,	F_33
REG_A3XX_RBBM_WAIT_IDLE_CLOCKS_CTL	,	V_33
addr	,	V_99
REG_A3XX_RBBM_GPU_BUSY_MASKED	,	V_31
a3xx_recover	,	F_21
REG_A3XX_RBBM_STATUS	,	V_72
a3xx_gpu	,	V_10
"loading PM4 ucode version: %x"	,	L_2
irqreturn_t	,	T_2
msm_drm_private	,	V_82
AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START	,	F_19
adreno_gpu	,	V_9
a3xx_destroy	,	F_27
ptr	,	V_11
a3xx_register_offsets	,	V_96
dev_private	,	V_84
A3XX_INT0_MASK	,	V_52
ocmem_buf	,	V_97
msm_ringbuffer	,	V_3
funcs	,	V_7
base	,	V_92
