<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='44' ll='47' type='static llvm::ArgDescriptor llvm::ArgDescriptor::createRegister(llvm::Register Reg, unsigned int Mask = ~0U)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='152' u='c' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='153' u='c' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='154' u='c' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='158' u='c' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='159' u='c' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='162' u='c' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='163' u='c' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='164' u='c' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='167' u='c' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='168' u='c' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='169' u='c' c='_ZN4llvm21AMDGPUFunctionArgInfo14fixedABILayoutEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='564' u='c' c='_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDXEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='570' u='c' c='_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDYEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='576' u='c' c='_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDZEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='582' u='c' c='_ZN4llvm21SIMachineFunctionInfo16addWorkGroupInfoEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='602' u='c' c='_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='608' u='c' c='_ZN4llvm21SIMachineFunctionInfo31setPrivateSegmentWaveByteOffsetENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1299' u='c' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1802' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1810' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1818' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialEntryInputVGPRsERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1848' u='c' c='_ZL19allocateVGPR32InputRN4llvm7CCStateEjNS_13ArgDescriptorE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1865' u='c' c='_ZL23allocateSGPR32InputImplRN4llvm7CCStateEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1907' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialInputVGPRsFixedERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1908' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialInputVGPRsFixedERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1909' u='c' c='_ZNK4llvm16SITargetLowering30allocateSpecialInputVGPRsFixedERNS_7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='74' u='c' c='_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='128' u='c' c='_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='193' u='c' c='_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='200' u='c' c='_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='207' u='c' c='_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='215' u='c' c='_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='222' u='c' c='_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='229' u='c' c='_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='236' u='c' c='_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE'/>
