
Subsystem_Program.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000119c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          0000003d  00800100  00800100  00001210  2**0
                  ALLOC
  2 .comment      00000030  00000000  00000000  00001210  2**0
                  CONTENTS, READONLY
  3 .debug_aranges 00000108  00000000  00000000  00001240  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   00000e56  00000000  00000000  00001348  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 000006a8  00000000  00000000  0000219e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000865  00000000  00000000  00002846  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00000234  00000000  00000000  000030ac  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    000004a0  00000000  00000000  000032e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000fd3  00000000  00000000  00003780  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000100  00000000  00000000  00004753  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 49 00 	jmp	0x92	; 0x92 <__ctors_end>
       4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      14:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      18:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      1c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      30:	0c 94 87 08 	jmp	0x110e	; 0x110e <__vector_12>
      34:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      50:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      68:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      70:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      7c:	f7 00       	.word	0x00f7	; ????
      7e:	89 01       	movw	r16, r18
      80:	13 02       	muls	r17, r19
      82:	87 02       	muls	r24, r23
      84:	c7 02       	muls	r28, r23
      86:	43 03       	mulsu	r20, r19
      88:	90 03       	fmuls	r17, r16
      8a:	2d 04       	cpc	r2, r13
      8c:	d3 04       	cpc	r13, r3
      8e:	f1 00       	.word	0x00f1	; ????
      90:	dc 05       	cpc	r29, r12

00000092 <__ctors_end>:
      92:	11 24       	eor	r1, r1
      94:	1f be       	out	0x3f, r1	; 63
      96:	cf ef       	ldi	r28, 0xFF	; 255
      98:	d8 e0       	ldi	r29, 0x08	; 8
      9a:	de bf       	out	0x3e, r29	; 62
      9c:	cd bf       	out	0x3d, r28	; 61

0000009e <__do_clear_bss>:
      9e:	21 e0       	ldi	r18, 0x01	; 1
      a0:	a0 e0       	ldi	r26, 0x00	; 0
      a2:	b1 e0       	ldi	r27, 0x01	; 1
      a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
      a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
      a8:	ad 33       	cpi	r26, 0x3D	; 61
      aa:	b2 07       	cpc	r27, r18
      ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
      ae:	0e 94 9e 07 	call	0xf3c	; 0xf3c <main>
      b2:	0c 94 cc 08 	jmp	0x1198	; 0x1198 <_exit>

000000b6 <__bad_interrupt>:
      b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <can_clear_all_mob>:
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
      ba:	80 e0       	ldi	r24, 0x00	; 0
      bc:	ad ee       	ldi	r26, 0xED	; 237
      be:	b0 e0       	ldi	r27, 0x00	; 0
      c0:	3e ee       	ldi	r19, 0xEE	; 238
      c2:	20 e0       	ldi	r18, 0x00	; 0
      c4:	98 2f       	mov	r25, r24
      c6:	92 95       	swap	r25
      c8:	90 7f       	andi	r25, 0xF0	; 240
      ca:	9c 93       	st	X, r25
      cc:	e3 2f       	mov	r30, r19
      ce:	f2 2f       	mov	r31, r18
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
      d0:	11 92       	st	Z+, r1
      d2:	e8 3f       	cpi	r30, 0xF8	; 248
      d4:	f1 05       	cpc	r31, r1
      d6:	e1 f7       	brne	.-8      	; 0xd0 <can_clear_all_mob+0x16>
      d8:	8f 5f       	subi	r24, 0xFF	; 255
      da:	86 30       	cpi	r24, 0x06	; 6
      dc:	99 f7       	brne	.-26     	; 0xc4 <can_clear_all_mob+0xa>
      de:	08 95       	ret

000000e0 <can_get_mob_status>:
      e0:	80 91 ef 00 	lds	r24, 0x00EF
      e4:	80 7c       	andi	r24, 0xC0	; 192
      e6:	61 f0       	breq	.+24     	; 0x100 <can_get_mob_status+0x20>
      e8:	80 91 ee 00 	lds	r24, 0x00EE
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
      ec:	98 2f       	mov	r25, r24
      ee:	90 7e       	andi	r25, 0xE0	; 224
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
      f0:	28 2f       	mov	r18, r24
      f2:	20 76       	andi	r18, 0x60	; 96
    uint8_t  ovrtim_flag=0;                          //! Timer overflow count
    uint16_t conf_index;                             //! Count of bit timing configuration tried
    uint8_t  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
      f4:	20 32       	cpi	r18, 0x20	; 32
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
      f6:	31 f0       	breq	.+12     	; 0x104 <can_get_mob_status+0x24>
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
      f8:	90 34       	cpi	r25, 0x40	; 64
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
      fa:	31 f0       	breq	.+12     	; 0x108 <can_get_mob_status+0x28>
      fc:	8f 71       	andi	r24, 0x1F	; 31
      fe:	08 95       	ret
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     100:	8f ef       	ldi	r24, 0xFF	; 255
     102:	08 95       	ret
     104:	89 2f       	mov	r24, r25
     106:	08 95       	ret

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     108:	89 2f       	mov	r24, r25
     10a:	08 95       	ret

0000010c <can_get_data>:
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     10c:	fc 01       	movw	r30, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
     10e:	80 e0       	ldi	r24, 0x00	; 0
     110:	aa ef       	ldi	r26, 0xFA	; 250
        Can_clear_mob();        //! All MOb Registers = 0x00
     112:	b0 e0       	ldi	r27, 0x00	; 0
     114:	9c 91       	ld	r25, X
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     116:	91 93       	st	Z+, r25
     118:	8f 5f       	subi	r24, 0xFF	; 255
     11a:	88 30       	cpi	r24, 0x08	; 8
     11c:	d9 f7       	brne	.-10     	; 0x114 <can_get_data+0x8>
        Can_clear_mob();        //! All MOb Registers = 0x00
     11e:	08 95       	ret

00000120 <can_fixed_baudrate>:
     120:	81 e0       	ldi	r24, 0x01	; 1
     122:	80 93 d8 00 	sts	0x00D8, r24
     126:	82 e0       	ldi	r24, 0x02	; 2
     128:	80 93 e2 00 	sts	0x00E2, r24
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     12c:	8c e0       	ldi	r24, 0x0C	; 12
     12e:	80 93 e3 00 	sts	0x00E3, r24
     132:	87 e3       	ldi	r24, 0x37	; 55
     134:	80 93 e4 00 	sts	0x00E4, r24
     138:	81 e0       	ldi	r24, 0x01	; 1
     13a:	08 95       	ret

0000013c <can_init>:
//!         ==1: baudrate performed 
//!
//------------------------------------------------------------------------------
uint8_t can_init(uint8_t mode)
{
    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     13c:	0e 94 90 00 	call	0x120	; 0x120 <can_fixed_baudrate>
     140:	88 23       	and	r24, r24
     142:	49 f0       	breq	.+18     	; 0x156 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     144:	0e 94 5d 00 	call	0xba	; 0xba <can_clear_all_mob>
	
    Can_enable();                               // c.f. macro in "can_drv.h" 
     148:	e8 ed       	ldi	r30, 0xD8	; 216
     14a:	f0 e0       	ldi	r31, 0x00	; 0
     14c:	80 81       	ld	r24, Z
     14e:	82 60       	ori	r24, 0x02	; 2
     150:	80 83       	st	Z, r24
    return (1);
     152:	81 e0       	ldi	r24, 0x01	; 1
     154:	08 95       	ret
//!         ==1: baudrate performed 
//!
//------------------------------------------------------------------------------
uint8_t can_init(uint8_t mode)
{
    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     156:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
	
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     158:	08 95       	ret

0000015a <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
uint8_t can_cmd(st_cmd_t* cmd, uint8_t mob_number)
{
     15a:	cf 93       	push	r28
     15c:	df 93       	push	r29
     15e:	1f 92       	push	r1
     160:	cd b7       	in	r28, 0x3d	; 61
     162:	de b7       	in	r29, 0x3e	; 62
     164:	dc 01       	movw	r26, r24
  uint8_t mob_handle, cpt;
  uint8_t u8_temp;
  
  if (cmd->cmd == CMD_ABORT)
     166:	11 96       	adiw	r26, 0x01	; 1
     168:	8c 91       	ld	r24, X
     16a:	11 97       	sbiw	r26, 0x01	; 1
     16c:	8c 30       	cpi	r24, 0x0C	; 12
     16e:	b1 f4       	brne	.+44     	; 0x19c <can_cmd+0x42>
  {
    if (cmd->status == MOB_PENDING)
     170:	19 96       	adiw	r26, 0x09	; 9
     172:	8c 91       	ld	r24, X
     174:	19 97       	sbiw	r26, 0x09	; 9
     176:	80 36       	cpi	r24, 0x60	; 96
     178:	69 f4       	brne	.+26     	; 0x194 <can_cmd+0x3a>
    {
      // Rx or Tx not yet performed
      Can_set_mob(mob_number);
     17a:	86 2f       	mov	r24, r22
     17c:	82 95       	swap	r24
     17e:	80 7f       	andi	r24, 0xF0	; 240
     180:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     184:	ef ee       	ldi	r30, 0xEF	; 239
     186:	f0 e0       	ldi	r31, 0x00	; 0
     188:	80 81       	ld	r24, Z
     18a:	8f 73       	andi	r24, 0x3F	; 63
     18c:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure!
     18e:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = mob_number;
     192:	6c 93       	st	X, r22
    }
    cmd->status = STATUS_CLEARED; 
     194:	19 96       	adiw	r26, 0x09	; 9
     196:	1c 92       	st	X, r1
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     198:	80 e0       	ldi	r24, 0x00	; 0
     19a:	d7 c5       	rjmp	.+2990   	; 0xd4a <__stack+0x44b>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
	Can_set_mob(mob_number);
     19c:	86 2f       	mov	r24, r22
     19e:	82 95       	swap	r24
     1a0:	80 7f       	andi	r24, 0xF0	; 240
     1a2:	80 93 ed 00 	sts	0x00ED, r24
    if ((CANCDMOB & 0xC0) == 0x00)	// MOb is disabled.
     1a6:	80 91 ef 00 	lds	r24, 0x00EF
     1aa:	80 7c       	andi	r24, 0xC0	; 192
     1ac:	09 f0       	breq	.+2      	; 0x1b0 <can_cmd+0x56>
     1ae:	c9 c5       	rjmp	.+2962   	; 0xd42 <__stack+0x443>
    {
      cmd->status = MOB_PENDING; 
     1b0:	80 e6       	ldi	r24, 0x60	; 96
     1b2:	19 96       	adiw	r26, 0x09	; 9
     1b4:	8c 93       	st	X, r24
     1b6:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_number;
     1b8:	6c 93       	st	X, r22
      Can_clear_mob();
     1ba:	ee ee       	ldi	r30, 0xEE	; 238
     1bc:	f0 e0       	ldi	r31, 0x00	; 0
     1be:	11 92       	st	Z+, r1
     1c0:	e8 3f       	cpi	r30, 0xF8	; 248
     1c2:	f1 05       	cpc	r31, r1
     1c4:	e1 f7       	brne	.-8      	; 0x1be <can_cmd+0x64>
          
      switch (cmd->cmd)
     1c6:	11 96       	adiw	r26, 0x01	; 1
     1c8:	4c 91       	ld	r20, X
     1ca:	11 97       	sbiw	r26, 0x01	; 1
     1cc:	50 e0       	ldi	r21, 0x00	; 0
     1ce:	fa 01       	movw	r30, r20
     1d0:	31 97       	sbiw	r30, 0x01	; 1
     1d2:	eb 30       	cpi	r30, 0x0B	; 11
     1d4:	f1 05       	cpc	r31, r1
     1d6:	08 f0       	brcs	.+2      	; 0x1da <can_cmd+0x80>
     1d8:	b0 c5       	rjmp	.+2912   	; 0xd3a <__stack+0x43b>
     1da:	e2 5c       	subi	r30, 0xC2	; 194
     1dc:	ff 4f       	sbci	r31, 0xFF	; 255
     1de:	0c 94 c6 08 	jmp	0x118c	; 0x118c <__tablejump2__>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     1e2:	16 96       	adiw	r26, 0x06	; 6
     1e4:	8c 91       	ld	r24, X
     1e6:	16 97       	sbiw	r26, 0x06	; 6
     1e8:	81 11       	cpse	r24, r1
     1ea:	87 c4       	rjmp	.+2318   	; 0xafa <__stack+0x1fb>
     1ec:	98 c4       	rjmp	.+2352   	; 0xb1e <__stack+0x21f>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     1ee:	1b 96       	adiw	r26, 0x0b	; 11
     1f0:	8c 91       	ld	r24, X
     1f2:	1b 97       	sbiw	r26, 0x0b	; 11
     1f4:	88 23       	and	r24, r24
     1f6:	d9 f1       	breq	.+118    	; 0x26e <can_cmd+0x114>
     1f8:	14 96       	adiw	r26, 0x04	; 4
     1fa:	9c 91       	ld	r25, X
     1fc:	14 97       	sbiw	r26, 0x04	; 4
     1fe:	92 95       	swap	r25
     200:	96 95       	lsr	r25
     202:	97 70       	andi	r25, 0x07	; 7
     204:	15 96       	adiw	r26, 0x05	; 5
     206:	8c 91       	ld	r24, X
     208:	15 97       	sbiw	r26, 0x05	; 5
     20a:	88 0f       	add	r24, r24
     20c:	88 0f       	add	r24, r24
     20e:	88 0f       	add	r24, r24
     210:	89 0f       	add	r24, r25
     212:	80 93 f3 00 	sts	0x00F3, r24
     216:	13 96       	adiw	r26, 0x03	; 3
     218:	9c 91       	ld	r25, X
     21a:	13 97       	sbiw	r26, 0x03	; 3
     21c:	92 95       	swap	r25
     21e:	96 95       	lsr	r25
     220:	97 70       	andi	r25, 0x07	; 7
     222:	14 96       	adiw	r26, 0x04	; 4
     224:	8c 91       	ld	r24, X
     226:	14 97       	sbiw	r26, 0x04	; 4
     228:	88 0f       	add	r24, r24
     22a:	88 0f       	add	r24, r24
     22c:	88 0f       	add	r24, r24
     22e:	89 0f       	add	r24, r25
     230:	80 93 f2 00 	sts	0x00F2, r24
     234:	12 96       	adiw	r26, 0x02	; 2
     236:	9c 91       	ld	r25, X
     238:	12 97       	sbiw	r26, 0x02	; 2
     23a:	92 95       	swap	r25
     23c:	96 95       	lsr	r25
     23e:	97 70       	andi	r25, 0x07	; 7
     240:	13 96       	adiw	r26, 0x03	; 3
     242:	8c 91       	ld	r24, X
     244:	13 97       	sbiw	r26, 0x03	; 3
     246:	88 0f       	add	r24, r24
     248:	88 0f       	add	r24, r24
     24a:	88 0f       	add	r24, r24
     24c:	89 0f       	add	r24, r25
     24e:	80 93 f1 00 	sts	0x00F1, r24
     252:	12 96       	adiw	r26, 0x02	; 2
     254:	8c 91       	ld	r24, X
     256:	12 97       	sbiw	r26, 0x02	; 2
     258:	88 0f       	add	r24, r24
     25a:	88 0f       	add	r24, r24
     25c:	88 0f       	add	r24, r24
     25e:	80 93 f0 00 	sts	0x00F0, r24
     262:	ef ee       	ldi	r30, 0xEF	; 239
     264:	f0 e0       	ldi	r31, 0x00	; 0
     266:	80 81       	ld	r24, Z
     268:	80 61       	ori	r24, 0x10	; 16
     26a:	80 83       	st	Z, r24
     26c:	1c c0       	rjmp	.+56     	; 0x2a6 <can_cmd+0x14c>
          else              { Can_set_std_id(cmd->id.std);}
     26e:	12 96       	adiw	r26, 0x02	; 2
     270:	8c 91       	ld	r24, X
     272:	12 97       	sbiw	r26, 0x02	; 2
     274:	86 95       	lsr	r24
     276:	86 95       	lsr	r24
     278:	86 95       	lsr	r24
     27a:	13 96       	adiw	r26, 0x03	; 3
     27c:	9c 91       	ld	r25, X
     27e:	13 97       	sbiw	r26, 0x03	; 3
     280:	20 e2       	ldi	r18, 0x20	; 32
     282:	92 9f       	mul	r25, r18
     284:	80 0d       	add	r24, r0
     286:	11 24       	eor	r1, r1
     288:	80 93 f3 00 	sts	0x00F3, r24
     28c:	12 96       	adiw	r26, 0x02	; 2
     28e:	8c 91       	ld	r24, X
     290:	12 97       	sbiw	r26, 0x02	; 2
     292:	82 95       	swap	r24
     294:	88 0f       	add	r24, r24
     296:	80 7e       	andi	r24, 0xE0	; 224
     298:	80 93 f2 00 	sts	0x00F2, r24
     29c:	ef ee       	ldi	r30, 0xEF	; 239
     29e:	f0 e0       	ldi	r31, 0x00	; 0
     2a0:	80 81       	ld	r24, Z
     2a2:	8f 7e       	andi	r24, 0xEF	; 239
     2a4:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     2a6:	16 96       	adiw	r26, 0x06	; 6
     2a8:	8c 91       	ld	r24, X
     2aa:	16 97       	sbiw	r26, 0x06	; 6
     2ac:	88 23       	and	r24, r24
     2ae:	91 f0       	breq	.+36     	; 0x2d4 <can_cmd+0x17a>
     2b0:	20 e0       	ldi	r18, 0x00	; 0
     2b2:	8a ef       	ldi	r24, 0xFA	; 250
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	17 96       	adiw	r26, 0x07	; 7
     2b8:	ed 91       	ld	r30, X+
     2ba:	fc 91       	ld	r31, X
     2bc:	18 97       	sbiw	r26, 0x08	; 8
     2be:	e2 0f       	add	r30, r18
     2c0:	f1 1d       	adc	r31, r1
     2c2:	30 81       	ld	r19, Z
     2c4:	fc 01       	movw	r30, r24
     2c6:	30 83       	st	Z, r19
     2c8:	2f 5f       	subi	r18, 0xFF	; 255
     2ca:	16 96       	adiw	r26, 0x06	; 6
     2cc:	3c 91       	ld	r19, X
     2ce:	16 97       	sbiw	r26, 0x06	; 6
     2d0:	23 17       	cp	r18, r19
     2d2:	88 f3       	brcs	.-30     	; 0x2b6 <can_cmd+0x15c>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     2d4:	1a 96       	adiw	r26, 0x0a	; 10
     2d6:	8c 91       	ld	r24, X
     2d8:	1a 97       	sbiw	r26, 0x0a	; 10
     2da:	88 23       	and	r24, r24
     2dc:	31 f0       	breq	.+12     	; 0x2ea <can_cmd+0x190>
     2de:	e0 ef       	ldi	r30, 0xF0	; 240
     2e0:	f0 e0       	ldi	r31, 0x00	; 0
     2e2:	80 81       	ld	r24, Z
     2e4:	84 60       	ori	r24, 0x04	; 4
     2e6:	80 83       	st	Z, r24
     2e8:	05 c0       	rjmp	.+10     	; 0x2f4 <can_cmd+0x19a>
            else Can_clear_rtr();    
     2ea:	e0 ef       	ldi	r30, 0xF0	; 240
     2ec:	f0 e0       	ldi	r31, 0x00	; 0
     2ee:	80 81       	ld	r24, Z
     2f0:	8b 7f       	andi	r24, 0xFB	; 251
     2f2:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     2f4:	ef ee       	ldi	r30, 0xEF	; 239
     2f6:	f0 e0       	ldi	r31, 0x00	; 0
     2f8:	90 81       	ld	r25, Z
     2fa:	16 96       	adiw	r26, 0x06	; 6
     2fc:	8c 91       	ld	r24, X
     2fe:	89 2b       	or	r24, r25
     300:	80 83       	st	Z, r24
          Can_config_tx();
     302:	80 81       	ld	r24, Z
     304:	8f 73       	andi	r24, 0x3F	; 63
     306:	80 83       	st	Z, r24
     308:	80 81       	ld	r24, Z
     30a:	80 64       	ori	r24, 0x40	; 64
     30c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     30e:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     310:	1c c5       	rjmp	.+2616   	; 0xd4a <__stack+0x44b>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     312:	1b 96       	adiw	r26, 0x0b	; 11
     314:	8c 91       	ld	r24, X
     316:	1b 97       	sbiw	r26, 0x0b	; 11
     318:	88 23       	and	r24, r24
     31a:	d9 f1       	breq	.+118    	; 0x392 <can_cmd+0x238>
     31c:	14 96       	adiw	r26, 0x04	; 4
     31e:	9c 91       	ld	r25, X
     320:	14 97       	sbiw	r26, 0x04	; 4
     322:	92 95       	swap	r25
     324:	96 95       	lsr	r25
     326:	97 70       	andi	r25, 0x07	; 7
     328:	15 96       	adiw	r26, 0x05	; 5
     32a:	8c 91       	ld	r24, X
     32c:	15 97       	sbiw	r26, 0x05	; 5
     32e:	88 0f       	add	r24, r24
     330:	88 0f       	add	r24, r24
     332:	88 0f       	add	r24, r24
     334:	89 0f       	add	r24, r25
     336:	80 93 f3 00 	sts	0x00F3, r24
     33a:	13 96       	adiw	r26, 0x03	; 3
     33c:	9c 91       	ld	r25, X
     33e:	13 97       	sbiw	r26, 0x03	; 3
     340:	92 95       	swap	r25
     342:	96 95       	lsr	r25
     344:	97 70       	andi	r25, 0x07	; 7
     346:	14 96       	adiw	r26, 0x04	; 4
     348:	8c 91       	ld	r24, X
     34a:	14 97       	sbiw	r26, 0x04	; 4
     34c:	88 0f       	add	r24, r24
     34e:	88 0f       	add	r24, r24
     350:	88 0f       	add	r24, r24
     352:	89 0f       	add	r24, r25
     354:	80 93 f2 00 	sts	0x00F2, r24
     358:	12 96       	adiw	r26, 0x02	; 2
     35a:	9c 91       	ld	r25, X
     35c:	12 97       	sbiw	r26, 0x02	; 2
     35e:	92 95       	swap	r25
     360:	96 95       	lsr	r25
     362:	97 70       	andi	r25, 0x07	; 7
     364:	13 96       	adiw	r26, 0x03	; 3
     366:	8c 91       	ld	r24, X
     368:	13 97       	sbiw	r26, 0x03	; 3
     36a:	88 0f       	add	r24, r24
     36c:	88 0f       	add	r24, r24
     36e:	88 0f       	add	r24, r24
     370:	89 0f       	add	r24, r25
     372:	80 93 f1 00 	sts	0x00F1, r24
     376:	12 96       	adiw	r26, 0x02	; 2
     378:	8c 91       	ld	r24, X
     37a:	12 97       	sbiw	r26, 0x02	; 2
     37c:	88 0f       	add	r24, r24
     37e:	88 0f       	add	r24, r24
     380:	88 0f       	add	r24, r24
     382:	80 93 f0 00 	sts	0x00F0, r24
     386:	ef ee       	ldi	r30, 0xEF	; 239
     388:	f0 e0       	ldi	r31, 0x00	; 0
     38a:	80 81       	ld	r24, Z
     38c:	80 61       	ori	r24, 0x10	; 16
     38e:	80 83       	st	Z, r24
     390:	1c c0       	rjmp	.+56     	; 0x3ca <can_cmd+0x270>
          else              { Can_set_std_id(cmd->id.std);}
     392:	12 96       	adiw	r26, 0x02	; 2
     394:	8c 91       	ld	r24, X
     396:	12 97       	sbiw	r26, 0x02	; 2
     398:	86 95       	lsr	r24
     39a:	86 95       	lsr	r24
     39c:	86 95       	lsr	r24
     39e:	13 96       	adiw	r26, 0x03	; 3
     3a0:	9c 91       	ld	r25, X
     3a2:	13 97       	sbiw	r26, 0x03	; 3
     3a4:	f0 e2       	ldi	r31, 0x20	; 32
     3a6:	9f 9f       	mul	r25, r31
     3a8:	80 0d       	add	r24, r0
     3aa:	11 24       	eor	r1, r1
     3ac:	80 93 f3 00 	sts	0x00F3, r24
     3b0:	12 96       	adiw	r26, 0x02	; 2
     3b2:	8c 91       	ld	r24, X
     3b4:	12 97       	sbiw	r26, 0x02	; 2
     3b6:	82 95       	swap	r24
     3b8:	88 0f       	add	r24, r24
     3ba:	80 7e       	andi	r24, 0xE0	; 224
     3bc:	80 93 f2 00 	sts	0x00F2, r24
     3c0:	ef ee       	ldi	r30, 0xEF	; 239
     3c2:	f0 e0       	ldi	r31, 0x00	; 0
     3c4:	80 81       	ld	r24, Z
     3c6:	8f 7e       	andi	r24, 0xEF	; 239
     3c8:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     3ca:	16 96       	adiw	r26, 0x06	; 6
     3cc:	8c 91       	ld	r24, X
     3ce:	16 97       	sbiw	r26, 0x06	; 6
     3d0:	88 23       	and	r24, r24
     3d2:	91 f0       	breq	.+36     	; 0x3f8 <can_cmd+0x29e>
     3d4:	20 e0       	ldi	r18, 0x00	; 0
     3d6:	8a ef       	ldi	r24, 0xFA	; 250
     3d8:	90 e0       	ldi	r25, 0x00	; 0
     3da:	17 96       	adiw	r26, 0x07	; 7
     3dc:	ed 91       	ld	r30, X+
     3de:	fc 91       	ld	r31, X
     3e0:	18 97       	sbiw	r26, 0x08	; 8
     3e2:	e2 0f       	add	r30, r18
     3e4:	f1 1d       	adc	r31, r1
     3e6:	30 81       	ld	r19, Z
     3e8:	fc 01       	movw	r30, r24
     3ea:	30 83       	st	Z, r19
     3ec:	2f 5f       	subi	r18, 0xFF	; 255
     3ee:	16 96       	adiw	r26, 0x06	; 6
     3f0:	3c 91       	ld	r19, X
     3f2:	16 97       	sbiw	r26, 0x06	; 6
     3f4:	23 17       	cp	r18, r19
     3f6:	88 f3       	brcs	.-30     	; 0x3da <can_cmd+0x280>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     3f8:	1a 96       	adiw	r26, 0x0a	; 10
     3fa:	1c 92       	st	X, r1
     3fc:	1a 97       	sbiw	r26, 0x0a	; 10
     3fe:	e0 ef       	ldi	r30, 0xF0	; 240
     400:	f0 e0       	ldi	r31, 0x00	; 0
     402:	80 81       	ld	r24, Z
     404:	8b 7f       	andi	r24, 0xFB	; 251
     406:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     408:	ef ee       	ldi	r30, 0xEF	; 239
     40a:	f0 e0       	ldi	r31, 0x00	; 0
     40c:	90 81       	ld	r25, Z
     40e:	16 96       	adiw	r26, 0x06	; 6
     410:	8c 91       	ld	r24, X
     412:	89 2b       	or	r24, r25
     414:	80 83       	st	Z, r24
          Can_config_tx();
     416:	80 81       	ld	r24, Z
     418:	8f 73       	andi	r24, 0x3F	; 63
     41a:	80 83       	st	Z, r24
     41c:	80 81       	ld	r24, Z
     41e:	80 64       	ori	r24, 0x40	; 64
     420:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     422:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     424:	92 c4       	rjmp	.+2340   	; 0xd4a <__stack+0x44b>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     426:	1b 96       	adiw	r26, 0x0b	; 11
     428:	8c 91       	ld	r24, X
     42a:	1b 97       	sbiw	r26, 0x0b	; 11
     42c:	88 23       	and	r24, r24
     42e:	d9 f1       	breq	.+118    	; 0x4a6 <can_cmd+0x34c>
     430:	14 96       	adiw	r26, 0x04	; 4
     432:	9c 91       	ld	r25, X
     434:	14 97       	sbiw	r26, 0x04	; 4
     436:	92 95       	swap	r25
     438:	96 95       	lsr	r25
     43a:	97 70       	andi	r25, 0x07	; 7
     43c:	15 96       	adiw	r26, 0x05	; 5
     43e:	8c 91       	ld	r24, X
     440:	15 97       	sbiw	r26, 0x05	; 5
     442:	88 0f       	add	r24, r24
     444:	88 0f       	add	r24, r24
     446:	88 0f       	add	r24, r24
     448:	89 0f       	add	r24, r25
     44a:	80 93 f3 00 	sts	0x00F3, r24
     44e:	13 96       	adiw	r26, 0x03	; 3
     450:	9c 91       	ld	r25, X
     452:	13 97       	sbiw	r26, 0x03	; 3
     454:	92 95       	swap	r25
     456:	96 95       	lsr	r25
     458:	97 70       	andi	r25, 0x07	; 7
     45a:	14 96       	adiw	r26, 0x04	; 4
     45c:	8c 91       	ld	r24, X
     45e:	14 97       	sbiw	r26, 0x04	; 4
     460:	88 0f       	add	r24, r24
     462:	88 0f       	add	r24, r24
     464:	88 0f       	add	r24, r24
     466:	89 0f       	add	r24, r25
     468:	80 93 f2 00 	sts	0x00F2, r24
     46c:	12 96       	adiw	r26, 0x02	; 2
     46e:	9c 91       	ld	r25, X
     470:	12 97       	sbiw	r26, 0x02	; 2
     472:	92 95       	swap	r25
     474:	96 95       	lsr	r25
     476:	97 70       	andi	r25, 0x07	; 7
     478:	13 96       	adiw	r26, 0x03	; 3
     47a:	8c 91       	ld	r24, X
     47c:	13 97       	sbiw	r26, 0x03	; 3
     47e:	88 0f       	add	r24, r24
     480:	88 0f       	add	r24, r24
     482:	88 0f       	add	r24, r24
     484:	89 0f       	add	r24, r25
     486:	80 93 f1 00 	sts	0x00F1, r24
     48a:	12 96       	adiw	r26, 0x02	; 2
     48c:	8c 91       	ld	r24, X
     48e:	12 97       	sbiw	r26, 0x02	; 2
     490:	88 0f       	add	r24, r24
     492:	88 0f       	add	r24, r24
     494:	88 0f       	add	r24, r24
     496:	80 93 f0 00 	sts	0x00F0, r24
     49a:	ef ee       	ldi	r30, 0xEF	; 239
     49c:	f0 e0       	ldi	r31, 0x00	; 0
     49e:	80 81       	ld	r24, Z
     4a0:	80 61       	ori	r24, 0x10	; 16
     4a2:	80 83       	st	Z, r24
     4a4:	1c c0       	rjmp	.+56     	; 0x4de <can_cmd+0x384>
          else              { Can_set_std_id(cmd->id.std);}
     4a6:	12 96       	adiw	r26, 0x02	; 2
     4a8:	8c 91       	ld	r24, X
     4aa:	12 97       	sbiw	r26, 0x02	; 2
     4ac:	86 95       	lsr	r24
     4ae:	86 95       	lsr	r24
     4b0:	86 95       	lsr	r24
     4b2:	13 96       	adiw	r26, 0x03	; 3
     4b4:	9c 91       	ld	r25, X
     4b6:	13 97       	sbiw	r26, 0x03	; 3
     4b8:	f0 e2       	ldi	r31, 0x20	; 32
     4ba:	9f 9f       	mul	r25, r31
     4bc:	80 0d       	add	r24, r0
     4be:	11 24       	eor	r1, r1
     4c0:	80 93 f3 00 	sts	0x00F3, r24
     4c4:	12 96       	adiw	r26, 0x02	; 2
     4c6:	8c 91       	ld	r24, X
     4c8:	12 97       	sbiw	r26, 0x02	; 2
     4ca:	82 95       	swap	r24
     4cc:	88 0f       	add	r24, r24
     4ce:	80 7e       	andi	r24, 0xE0	; 224
     4d0:	80 93 f2 00 	sts	0x00F2, r24
     4d4:	ef ee       	ldi	r30, 0xEF	; 239
     4d6:	f0 e0       	ldi	r31, 0x00	; 0
     4d8:	80 81       	ld	r24, Z
     4da:	8f 7e       	andi	r24, 0xEF	; 239
     4dc:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     4de:	81 e0       	ldi	r24, 0x01	; 1
     4e0:	1a 96       	adiw	r26, 0x0a	; 10
     4e2:	8c 93       	st	X, r24
     4e4:	1a 97       	sbiw	r26, 0x0a	; 10
     4e6:	e0 ef       	ldi	r30, 0xF0	; 240
     4e8:	f0 e0       	ldi	r31, 0x00	; 0
     4ea:	80 81       	ld	r24, Z
     4ec:	84 60       	ori	r24, 0x04	; 4
     4ee:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     4f0:	ef ee       	ldi	r30, 0xEF	; 239
     4f2:	f0 e0       	ldi	r31, 0x00	; 0
     4f4:	90 81       	ld	r25, Z
     4f6:	16 96       	adiw	r26, 0x06	; 6
     4f8:	8c 91       	ld	r24, X
     4fa:	89 2b       	or	r24, r25
     4fc:	80 83       	st	Z, r24
          Can_config_tx();
     4fe:	80 81       	ld	r24, Z
     500:	8f 73       	andi	r24, 0x3F	; 63
     502:	80 83       	st	Z, r24
     504:	80 81       	ld	r24, Z
     506:	80 64       	ori	r24, 0x40	; 64
     508:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     50a:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     50c:	1e c4       	rjmp	.+2108   	; 0xd4a <__stack+0x44b>
        //------------      
        case CMD_RX:
          u8_temp=0; Can_set_ext_msk(u8_temp);
     50e:	19 82       	std	Y+1, r1	; 0x01
     510:	9b 81       	ldd	r25, Y+3	; 0x03
     512:	92 95       	swap	r25
     514:	96 95       	lsr	r25
     516:	97 70       	andi	r25, 0x07	; 7
     518:	8c 81       	ldd	r24, Y+4	; 0x04
     51a:	88 0f       	add	r24, r24
     51c:	88 0f       	add	r24, r24
     51e:	88 0f       	add	r24, r24
     520:	89 0f       	add	r24, r25
     522:	80 93 f7 00 	sts	0x00F7, r24
     526:	9a 81       	ldd	r25, Y+2	; 0x02
     528:	92 95       	swap	r25
     52a:	96 95       	lsr	r25
     52c:	97 70       	andi	r25, 0x07	; 7
     52e:	8b 81       	ldd	r24, Y+3	; 0x03
     530:	88 0f       	add	r24, r24
     532:	88 0f       	add	r24, r24
     534:	88 0f       	add	r24, r24
     536:	89 0f       	add	r24, r25
     538:	80 93 f6 00 	sts	0x00F6, r24
     53c:	99 81       	ldd	r25, Y+1	; 0x01
     53e:	92 95       	swap	r25
     540:	96 95       	lsr	r25
     542:	97 70       	andi	r25, 0x07	; 7
     544:	8a 81       	ldd	r24, Y+2	; 0x02
     546:	88 0f       	add	r24, r24
     548:	88 0f       	add	r24, r24
     54a:	88 0f       	add	r24, r24
     54c:	89 0f       	add	r24, r25
     54e:	80 93 f5 00 	sts	0x00F5, r24
     552:	29 81       	ldd	r18, Y+1	; 0x01
     554:	22 0f       	add	r18, r18
     556:	22 0f       	add	r18, r18
     558:	22 0f       	add	r18, r18
     55a:	84 ef       	ldi	r24, 0xF4	; 244
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	fc 01       	movw	r30, r24
     560:	20 83       	st	Z, r18
          Can_set_dlc(cmd->dlc);
     562:	ef ee       	ldi	r30, 0xEF	; 239
     564:	f0 e0       	ldi	r31, 0x00	; 0
     566:	30 81       	ld	r19, Z
     568:	16 96       	adiw	r26, 0x06	; 6
     56a:	2c 91       	ld	r18, X
     56c:	23 2b       	or	r18, r19
     56e:	20 83       	st	Z, r18
          Can_clear_rtrmsk();
     570:	dc 01       	movw	r26, r24
     572:	2c 91       	ld	r18, X
     574:	2b 7f       	andi	r18, 0xFB	; 251
     576:	2c 93       	st	X, r18
          Can_clear_idemsk();
     578:	2c 91       	ld	r18, X
     57a:	2e 7f       	andi	r18, 0xFE	; 254
     57c:	2c 93       	st	X, r18
          Can_config_rx();       
     57e:	80 81       	ld	r24, Z
     580:	8f 73       	andi	r24, 0x3F	; 63
     582:	80 83       	st	Z, r24
     584:	80 81       	ld	r24, Z
     586:	80 68       	ori	r24, 0x80	; 128
     588:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     58a:	80 e0       	ldi	r24, 0x00	; 0
          u8_temp=0; Can_set_ext_msk(u8_temp);
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     58c:	de c3       	rjmp	.+1980   	; 0xd4a <__stack+0x44b>
        //------------      
        case CMD_RX_DATA:
		
          u8_temp = 0xFF;				// Compares 8 bits of the ID.
     58e:	8f ef       	ldi	r24, 0xFF	; 255
     590:	89 83       	std	Y+1, r24	; 0x01
		  Can_set_std_msk(u8_temp);
     592:	8a 81       	ldd	r24, Y+2	; 0x02
     594:	82 95       	swap	r24
     596:	88 0f       	add	r24, r24
     598:	80 7e       	andi	r24, 0xE0	; 224
     59a:	81 5e       	subi	r24, 0xE1	; 225
     59c:	27 ef       	ldi	r18, 0xF7	; 247
     59e:	30 e0       	ldi	r19, 0x00	; 0
     5a0:	f9 01       	movw	r30, r18
     5a2:	80 83       	st	Z, r24
     5a4:	49 81       	ldd	r20, Y+1	; 0x01
     5a6:	42 95       	swap	r20
     5a8:	44 0f       	add	r20, r20
     5aa:	40 7e       	andi	r20, 0xE0	; 224
     5ac:	86 ef       	ldi	r24, 0xF6	; 246
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	fc 01       	movw	r30, r24
     5b2:	40 83       	st	Z, r20
		  
		  Can_set_std_id(cmd->id.std);	// New ID of the MOB is from the cmd object.
     5b4:	12 96       	adiw	r26, 0x02	; 2
     5b6:	4c 91       	ld	r20, X
     5b8:	12 97       	sbiw	r26, 0x02	; 2
     5ba:	46 95       	lsr	r20
     5bc:	46 95       	lsr	r20
     5be:	46 95       	lsr	r20
     5c0:	13 96       	adiw	r26, 0x03	; 3
     5c2:	5c 91       	ld	r21, X
     5c4:	13 97       	sbiw	r26, 0x03	; 3
     5c6:	f0 e2       	ldi	r31, 0x20	; 32
     5c8:	5f 9f       	mul	r21, r31
     5ca:	40 0d       	add	r20, r0
     5cc:	11 24       	eor	r1, r1
     5ce:	40 93 f3 00 	sts	0x00F3, r20
     5d2:	12 96       	adiw	r26, 0x02	; 2
     5d4:	4c 91       	ld	r20, X
     5d6:	12 97       	sbiw	r26, 0x02	; 2
     5d8:	42 95       	swap	r20
     5da:	44 0f       	add	r20, r20
     5dc:	40 7e       	andi	r20, 0xE0	; 224
     5de:	40 93 f2 00 	sts	0x00F2, r20
     5e2:	6f ee       	ldi	r22, 0xEF	; 239
     5e4:	70 e0       	ldi	r23, 0x00	; 0
     5e6:	fb 01       	movw	r30, r22
     5e8:	40 81       	ld	r20, Z
     5ea:	4f 7e       	andi	r20, 0xEF	; 239
     5ec:	40 83       	st	Z, r20
		  
		  u8_temp = 0;
     5ee:	19 82       	std	Y+1, r1	; 0x01
		  Can_set_ext_msk(u8_temp);
     5f0:	5b 81       	ldd	r21, Y+3	; 0x03
     5f2:	52 95       	swap	r21
     5f4:	56 95       	lsr	r21
     5f6:	57 70       	andi	r21, 0x07	; 7
     5f8:	4c 81       	ldd	r20, Y+4	; 0x04
     5fa:	44 0f       	add	r20, r20
     5fc:	44 0f       	add	r20, r20
     5fe:	44 0f       	add	r20, r20
     600:	45 0f       	add	r20, r21
     602:	f9 01       	movw	r30, r18
     604:	40 83       	st	Z, r20
     606:	3a 81       	ldd	r19, Y+2	; 0x02
     608:	32 95       	swap	r19
     60a:	36 95       	lsr	r19
     60c:	37 70       	andi	r19, 0x07	; 7
     60e:	2b 81       	ldd	r18, Y+3	; 0x03
     610:	22 0f       	add	r18, r18
     612:	22 0f       	add	r18, r18
     614:	22 0f       	add	r18, r18
     616:	23 0f       	add	r18, r19
     618:	fc 01       	movw	r30, r24
     61a:	20 83       	st	Z, r18
     61c:	99 81       	ldd	r25, Y+1	; 0x01
     61e:	92 95       	swap	r25
     620:	96 95       	lsr	r25
     622:	97 70       	andi	r25, 0x07	; 7
     624:	8a 81       	ldd	r24, Y+2	; 0x02
     626:	88 0f       	add	r24, r24
     628:	88 0f       	add	r24, r24
     62a:	88 0f       	add	r24, r24
     62c:	89 0f       	add	r24, r25
     62e:	80 93 f5 00 	sts	0x00F5, r24
     632:	29 81       	ldd	r18, Y+1	; 0x01
     634:	22 0f       	add	r18, r18
     636:	22 0f       	add	r18, r18
     638:	22 0f       	add	r18, r18
     63a:	84 ef       	ldi	r24, 0xF4	; 244
     63c:	90 e0       	ldi	r25, 0x00	; 0
     63e:	fc 01       	movw	r30, r24
     640:	20 83       	st	Z, r18
          Can_set_dlc(cmd->dlc);		// For simplicity, should always be 8.
     642:	fb 01       	movw	r30, r22
     644:	30 81       	ld	r19, Z
     646:	16 96       	adiw	r26, 0x06	; 6
     648:	2c 91       	ld	r18, X
     64a:	16 97       	sbiw	r26, 0x06	; 6
     64c:	23 2b       	or	r18, r19
     64e:	20 83       	st	Z, r18
		  
          cmd->ctrl.rtr=0; 
     650:	1a 96       	adiw	r26, 0x0a	; 10
     652:	1c 92       	st	X, r1
		  Can_set_rtrmsk(); 
     654:	dc 01       	movw	r26, r24
     656:	2c 91       	ld	r18, X
     658:	24 60       	ori	r18, 0x04	; 4
     65a:	2c 93       	st	X, r18
		  Can_clear_rtr();
     65c:	a0 ef       	ldi	r26, 0xF0	; 240
     65e:	b0 e0       	ldi	r27, 0x00	; 0
     660:	2c 91       	ld	r18, X
     662:	2b 7f       	andi	r18, 0xFB	; 251
     664:	2c 93       	st	X, r18
		  
		  Can_clear_ide();
     666:	20 81       	ld	r18, Z
     668:	2f 7e       	andi	r18, 0xEF	; 239
     66a:	20 83       	st	Z, r18
          Can_clear_idemsk();
     66c:	fc 01       	movw	r30, r24
     66e:	20 81       	ld	r18, Z
     670:	2e 7f       	andi	r18, 0xFE	; 254
     672:	20 83       	st	Z, r18
          Can_config_rx();       
     674:	db 01       	movw	r26, r22
     676:	8c 91       	ld	r24, X
     678:	8f 73       	andi	r24, 0x3F	; 63
     67a:	8c 93       	st	X, r24
     67c:	8c 91       	ld	r24, X
     67e:	80 68       	ori	r24, 0x80	; 128
     680:	8c 93       	st	X, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     682:	80 e0       	ldi	r24, 0x00	; 0
		  Can_clear_rtr();
		  
		  Can_clear_ide();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     684:	62 c3       	rjmp	.+1732   	; 0xd4a <__stack+0x44b>
        //------------      
        case CMD_RX_REMOTE:
          u8_temp=0; Can_set_ext_msk(u8_temp);
     686:	19 82       	std	Y+1, r1	; 0x01
     688:	9b 81       	ldd	r25, Y+3	; 0x03
     68a:	92 95       	swap	r25
     68c:	96 95       	lsr	r25
     68e:	97 70       	andi	r25, 0x07	; 7
     690:	8c 81       	ldd	r24, Y+4	; 0x04
     692:	88 0f       	add	r24, r24
     694:	88 0f       	add	r24, r24
     696:	88 0f       	add	r24, r24
     698:	89 0f       	add	r24, r25
     69a:	80 93 f7 00 	sts	0x00F7, r24
     69e:	9a 81       	ldd	r25, Y+2	; 0x02
     6a0:	92 95       	swap	r25
     6a2:	96 95       	lsr	r25
     6a4:	97 70       	andi	r25, 0x07	; 7
     6a6:	8b 81       	ldd	r24, Y+3	; 0x03
     6a8:	88 0f       	add	r24, r24
     6aa:	88 0f       	add	r24, r24
     6ac:	88 0f       	add	r24, r24
     6ae:	89 0f       	add	r24, r25
     6b0:	80 93 f6 00 	sts	0x00F6, r24
     6b4:	99 81       	ldd	r25, Y+1	; 0x01
     6b6:	92 95       	swap	r25
     6b8:	96 95       	lsr	r25
     6ba:	97 70       	andi	r25, 0x07	; 7
     6bc:	8a 81       	ldd	r24, Y+2	; 0x02
     6be:	88 0f       	add	r24, r24
     6c0:	88 0f       	add	r24, r24
     6c2:	88 0f       	add	r24, r24
     6c4:	89 0f       	add	r24, r25
     6c6:	80 93 f5 00 	sts	0x00F5, r24
     6ca:	29 81       	ldd	r18, Y+1	; 0x01
     6cc:	22 0f       	add	r18, r18
     6ce:	22 0f       	add	r18, r18
     6d0:	22 0f       	add	r18, r18
     6d2:	84 ef       	ldi	r24, 0xF4	; 244
     6d4:	90 e0       	ldi	r25, 0x00	; 0
     6d6:	fc 01       	movw	r30, r24
     6d8:	20 83       	st	Z, r18
          Can_set_dlc(cmd->dlc);
     6da:	ef ee       	ldi	r30, 0xEF	; 239
     6dc:	f0 e0       	ldi	r31, 0x00	; 0
     6de:	30 81       	ld	r19, Z
     6e0:	16 96       	adiw	r26, 0x06	; 6
     6e2:	2c 91       	ld	r18, X
     6e4:	16 97       	sbiw	r26, 0x06	; 6
     6e6:	23 2b       	or	r18, r19
     6e8:	20 83       	st	Z, r18
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
     6ea:	21 e0       	ldi	r18, 0x01	; 1
     6ec:	1a 96       	adiw	r26, 0x0a	; 10
     6ee:	2c 93       	st	X, r18
     6f0:	dc 01       	movw	r26, r24
     6f2:	2c 91       	ld	r18, X
     6f4:	24 60       	ori	r18, 0x04	; 4
     6f6:	2c 93       	st	X, r18
     6f8:	a0 ef       	ldi	r26, 0xF0	; 240
     6fa:	b0 e0       	ldi	r27, 0x00	; 0
     6fc:	2c 91       	ld	r18, X
     6fe:	24 60       	ori	r18, 0x04	; 4
     700:	2c 93       	st	X, r18
          Can_clear_rplv();
     702:	20 81       	ld	r18, Z
     704:	2f 7d       	andi	r18, 0xDF	; 223
     706:	20 83       	st	Z, r18
          Can_clear_idemsk();
     708:	dc 01       	movw	r26, r24
     70a:	2c 91       	ld	r18, X
     70c:	2e 7f       	andi	r18, 0xFE	; 254
     70e:	2c 93       	st	X, r18
          Can_config_rx();       
     710:	80 81       	ld	r24, Z
     712:	8f 73       	andi	r24, 0x3F	; 63
     714:	80 83       	st	Z, r24
     716:	80 81       	ld	r24, Z
     718:	80 68       	ori	r24, 0x80	; 128
     71a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     71c:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     71e:	15 c3       	rjmp	.+1578   	; 0xd4a <__stack+0x44b>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     720:	1b 96       	adiw	r26, 0x0b	; 11
     722:	8c 91       	ld	r24, X
     724:	1b 97       	sbiw	r26, 0x0b	; 11
     726:	88 23       	and	r24, r24
     728:	d9 f1       	breq	.+118    	; 0x7a0 <can_cmd+0x646>
     72a:	14 96       	adiw	r26, 0x04	; 4
     72c:	9c 91       	ld	r25, X
     72e:	14 97       	sbiw	r26, 0x04	; 4
     730:	92 95       	swap	r25
     732:	96 95       	lsr	r25
     734:	97 70       	andi	r25, 0x07	; 7
     736:	15 96       	adiw	r26, 0x05	; 5
     738:	8c 91       	ld	r24, X
     73a:	15 97       	sbiw	r26, 0x05	; 5
     73c:	88 0f       	add	r24, r24
     73e:	88 0f       	add	r24, r24
     740:	88 0f       	add	r24, r24
     742:	89 0f       	add	r24, r25
     744:	80 93 f3 00 	sts	0x00F3, r24
     748:	13 96       	adiw	r26, 0x03	; 3
     74a:	9c 91       	ld	r25, X
     74c:	13 97       	sbiw	r26, 0x03	; 3
     74e:	92 95       	swap	r25
     750:	96 95       	lsr	r25
     752:	97 70       	andi	r25, 0x07	; 7
     754:	14 96       	adiw	r26, 0x04	; 4
     756:	8c 91       	ld	r24, X
     758:	14 97       	sbiw	r26, 0x04	; 4
     75a:	88 0f       	add	r24, r24
     75c:	88 0f       	add	r24, r24
     75e:	88 0f       	add	r24, r24
     760:	89 0f       	add	r24, r25
     762:	80 93 f2 00 	sts	0x00F2, r24
     766:	12 96       	adiw	r26, 0x02	; 2
     768:	9c 91       	ld	r25, X
     76a:	12 97       	sbiw	r26, 0x02	; 2
     76c:	92 95       	swap	r25
     76e:	96 95       	lsr	r25
     770:	97 70       	andi	r25, 0x07	; 7
     772:	13 96       	adiw	r26, 0x03	; 3
     774:	8c 91       	ld	r24, X
     776:	13 97       	sbiw	r26, 0x03	; 3
     778:	88 0f       	add	r24, r24
     77a:	88 0f       	add	r24, r24
     77c:	88 0f       	add	r24, r24
     77e:	89 0f       	add	r24, r25
     780:	80 93 f1 00 	sts	0x00F1, r24
     784:	12 96       	adiw	r26, 0x02	; 2
     786:	8c 91       	ld	r24, X
     788:	12 97       	sbiw	r26, 0x02	; 2
     78a:	88 0f       	add	r24, r24
     78c:	88 0f       	add	r24, r24
     78e:	88 0f       	add	r24, r24
     790:	80 93 f0 00 	sts	0x00F0, r24
     794:	ef ee       	ldi	r30, 0xEF	; 239
     796:	f0 e0       	ldi	r31, 0x00	; 0
     798:	80 81       	ld	r24, Z
     79a:	80 61       	ori	r24, 0x10	; 16
     79c:	80 83       	st	Z, r24
     79e:	1c c0       	rjmp	.+56     	; 0x7d8 <can_cmd+0x67e>
          else              { Can_set_std_id(cmd->id.std);}
     7a0:	12 96       	adiw	r26, 0x02	; 2
     7a2:	8c 91       	ld	r24, X
     7a4:	12 97       	sbiw	r26, 0x02	; 2
     7a6:	86 95       	lsr	r24
     7a8:	86 95       	lsr	r24
     7aa:	86 95       	lsr	r24
     7ac:	13 96       	adiw	r26, 0x03	; 3
     7ae:	9c 91       	ld	r25, X
     7b0:	13 97       	sbiw	r26, 0x03	; 3
     7b2:	e0 e2       	ldi	r30, 0x20	; 32
     7b4:	9e 9f       	mul	r25, r30
     7b6:	80 0d       	add	r24, r0
     7b8:	11 24       	eor	r1, r1
     7ba:	80 93 f3 00 	sts	0x00F3, r24
     7be:	12 96       	adiw	r26, 0x02	; 2
     7c0:	8c 91       	ld	r24, X
     7c2:	12 97       	sbiw	r26, 0x02	; 2
     7c4:	82 95       	swap	r24
     7c6:	88 0f       	add	r24, r24
     7c8:	80 7e       	andi	r24, 0xE0	; 224
     7ca:	80 93 f2 00 	sts	0x00F2, r24
     7ce:	ef ee       	ldi	r30, 0xEF	; 239
     7d0:	f0 e0       	ldi	r31, 0x00	; 0
     7d2:	80 81       	ld	r24, Z
     7d4:	8f 7e       	andi	r24, 0xEF	; 239
     7d6:	80 83       	st	Z, r24
          u8_temp=~0; Can_set_ext_msk(u8_temp);
     7d8:	8f ef       	ldi	r24, 0xFF	; 255
     7da:	89 83       	std	Y+1, r24	; 0x01
     7dc:	9b 81       	ldd	r25, Y+3	; 0x03
     7de:	92 95       	swap	r25
     7e0:	96 95       	lsr	r25
     7e2:	97 70       	andi	r25, 0x07	; 7
     7e4:	8c 81       	ldd	r24, Y+4	; 0x04
     7e6:	88 0f       	add	r24, r24
     7e8:	88 0f       	add	r24, r24
     7ea:	88 0f       	add	r24, r24
     7ec:	89 0f       	add	r24, r25
     7ee:	80 93 f7 00 	sts	0x00F7, r24
     7f2:	9a 81       	ldd	r25, Y+2	; 0x02
     7f4:	92 95       	swap	r25
     7f6:	96 95       	lsr	r25
     7f8:	97 70       	andi	r25, 0x07	; 7
     7fa:	8b 81       	ldd	r24, Y+3	; 0x03
     7fc:	88 0f       	add	r24, r24
     7fe:	88 0f       	add	r24, r24
     800:	88 0f       	add	r24, r24
     802:	89 0f       	add	r24, r25
     804:	80 93 f6 00 	sts	0x00F6, r24
     808:	99 81       	ldd	r25, Y+1	; 0x01
     80a:	92 95       	swap	r25
     80c:	96 95       	lsr	r25
     80e:	97 70       	andi	r25, 0x07	; 7
     810:	8a 81       	ldd	r24, Y+2	; 0x02
     812:	88 0f       	add	r24, r24
     814:	88 0f       	add	r24, r24
     816:	88 0f       	add	r24, r24
     818:	89 0f       	add	r24, r25
     81a:	80 93 f5 00 	sts	0x00F5, r24
     81e:	29 81       	ldd	r18, Y+1	; 0x01
     820:	22 0f       	add	r18, r18
     822:	22 0f       	add	r18, r18
     824:	22 0f       	add	r18, r18
     826:	84 ef       	ldi	r24, 0xF4	; 244
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	fc 01       	movw	r30, r24
     82c:	20 83       	st	Z, r18
		  
		  
          Can_set_dlc(cmd->dlc);
     82e:	ef ee       	ldi	r30, 0xEF	; 239
     830:	f0 e0       	ldi	r31, 0x00	; 0
     832:	30 81       	ld	r19, Z
     834:	16 96       	adiw	r26, 0x06	; 6
     836:	2c 91       	ld	r18, X
     838:	23 2b       	or	r18, r19
     83a:	20 83       	st	Z, r18
          Can_clear_rtrmsk();
     83c:	dc 01       	movw	r26, r24
     83e:	2c 91       	ld	r18, X
     840:	2b 7f       	andi	r18, 0xFB	; 251
     842:	2c 93       	st	X, r18
          Can_set_idemsk();
     844:	2c 91       	ld	r18, X
     846:	21 60       	ori	r18, 0x01	; 1
     848:	2c 93       	st	X, r18
          Can_config_rx();       
     84a:	80 81       	ld	r24, Z
     84c:	8f 73       	andi	r24, 0x3F	; 63
     84e:	80 83       	st	Z, r24
     850:	80 81       	ld	r24, Z
     852:	80 68       	ori	r24, 0x80	; 128
     854:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     856:	80 e0       	ldi	r24, 0x00	; 0
		  
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
     858:	78 c2       	rjmp	.+1264   	; 0xd4a <__stack+0x44b>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     85a:	1b 96       	adiw	r26, 0x0b	; 11
     85c:	8c 91       	ld	r24, X
     85e:	1b 97       	sbiw	r26, 0x0b	; 11
     860:	88 23       	and	r24, r24
     862:	d9 f1       	breq	.+118    	; 0x8da <can_cmd+0x780>
     864:	14 96       	adiw	r26, 0x04	; 4
     866:	9c 91       	ld	r25, X
     868:	14 97       	sbiw	r26, 0x04	; 4
     86a:	92 95       	swap	r25
     86c:	96 95       	lsr	r25
     86e:	97 70       	andi	r25, 0x07	; 7
     870:	15 96       	adiw	r26, 0x05	; 5
     872:	8c 91       	ld	r24, X
     874:	15 97       	sbiw	r26, 0x05	; 5
     876:	88 0f       	add	r24, r24
     878:	88 0f       	add	r24, r24
     87a:	88 0f       	add	r24, r24
     87c:	89 0f       	add	r24, r25
     87e:	80 93 f3 00 	sts	0x00F3, r24
     882:	13 96       	adiw	r26, 0x03	; 3
     884:	9c 91       	ld	r25, X
     886:	13 97       	sbiw	r26, 0x03	; 3
     888:	92 95       	swap	r25
     88a:	96 95       	lsr	r25
     88c:	97 70       	andi	r25, 0x07	; 7
     88e:	14 96       	adiw	r26, 0x04	; 4
     890:	8c 91       	ld	r24, X
     892:	14 97       	sbiw	r26, 0x04	; 4
     894:	88 0f       	add	r24, r24
     896:	88 0f       	add	r24, r24
     898:	88 0f       	add	r24, r24
     89a:	89 0f       	add	r24, r25
     89c:	80 93 f2 00 	sts	0x00F2, r24
     8a0:	12 96       	adiw	r26, 0x02	; 2
     8a2:	9c 91       	ld	r25, X
     8a4:	12 97       	sbiw	r26, 0x02	; 2
     8a6:	92 95       	swap	r25
     8a8:	96 95       	lsr	r25
     8aa:	97 70       	andi	r25, 0x07	; 7
     8ac:	13 96       	adiw	r26, 0x03	; 3
     8ae:	8c 91       	ld	r24, X
     8b0:	13 97       	sbiw	r26, 0x03	; 3
     8b2:	88 0f       	add	r24, r24
     8b4:	88 0f       	add	r24, r24
     8b6:	88 0f       	add	r24, r24
     8b8:	89 0f       	add	r24, r25
     8ba:	80 93 f1 00 	sts	0x00F1, r24
     8be:	12 96       	adiw	r26, 0x02	; 2
     8c0:	8c 91       	ld	r24, X
     8c2:	12 97       	sbiw	r26, 0x02	; 2
     8c4:	88 0f       	add	r24, r24
     8c6:	88 0f       	add	r24, r24
     8c8:	88 0f       	add	r24, r24
     8ca:	80 93 f0 00 	sts	0x00F0, r24
     8ce:	ef ee       	ldi	r30, 0xEF	; 239
     8d0:	f0 e0       	ldi	r31, 0x00	; 0
     8d2:	80 81       	ld	r24, Z
     8d4:	80 61       	ori	r24, 0x10	; 16
     8d6:	80 83       	st	Z, r24
     8d8:	1c c0       	rjmp	.+56     	; 0x912 <__stack+0x13>
          else              { Can_set_std_id(cmd->id.std);}
     8da:	12 96       	adiw	r26, 0x02	; 2
     8dc:	8c 91       	ld	r24, X
     8de:	12 97       	sbiw	r26, 0x02	; 2
     8e0:	86 95       	lsr	r24
     8e2:	86 95       	lsr	r24
     8e4:	86 95       	lsr	r24
     8e6:	13 96       	adiw	r26, 0x03	; 3
     8e8:	9c 91       	ld	r25, X
     8ea:	13 97       	sbiw	r26, 0x03	; 3
     8ec:	e0 e2       	ldi	r30, 0x20	; 32
     8ee:	9e 9f       	mul	r25, r30
     8f0:	80 0d       	add	r24, r0
     8f2:	11 24       	eor	r1, r1
     8f4:	80 93 f3 00 	sts	0x00F3, r24
     8f8:	12 96       	adiw	r26, 0x02	; 2
     8fa:	8c 91       	ld	r24, X
     8fc:	12 97       	sbiw	r26, 0x02	; 2
     8fe:	82 95       	swap	r24
     900:	88 0f       	add	r24, r24
     902:	80 7e       	andi	r24, 0xE0	; 224
     904:	80 93 f2 00 	sts	0x00F2, r24
     908:	ef ee       	ldi	r30, 0xEF	; 239
     90a:	f0 e0       	ldi	r31, 0x00	; 0
     90c:	80 81       	ld	r24, Z
     90e:	8f 7e       	andi	r24, 0xEF	; 239
     910:	80 83       	st	Z, r24
          u8_temp=~0; Can_set_ext_msk(u8_temp);
     912:	8f ef       	ldi	r24, 0xFF	; 255
     914:	89 83       	std	Y+1, r24	; 0x01
     916:	9b 81       	ldd	r25, Y+3	; 0x03
     918:	92 95       	swap	r25
     91a:	96 95       	lsr	r25
     91c:	97 70       	andi	r25, 0x07	; 7
     91e:	8c 81       	ldd	r24, Y+4	; 0x04
     920:	88 0f       	add	r24, r24
     922:	88 0f       	add	r24, r24
     924:	88 0f       	add	r24, r24
     926:	89 0f       	add	r24, r25
     928:	80 93 f7 00 	sts	0x00F7, r24
     92c:	9a 81       	ldd	r25, Y+2	; 0x02
     92e:	92 95       	swap	r25
     930:	96 95       	lsr	r25
     932:	97 70       	andi	r25, 0x07	; 7
     934:	8b 81       	ldd	r24, Y+3	; 0x03
     936:	88 0f       	add	r24, r24
     938:	88 0f       	add	r24, r24
     93a:	88 0f       	add	r24, r24
     93c:	89 0f       	add	r24, r25
     93e:	80 93 f6 00 	sts	0x00F6, r24
     942:	99 81       	ldd	r25, Y+1	; 0x01
     944:	92 95       	swap	r25
     946:	96 95       	lsr	r25
     948:	97 70       	andi	r25, 0x07	; 7
     94a:	8a 81       	ldd	r24, Y+2	; 0x02
     94c:	88 0f       	add	r24, r24
     94e:	88 0f       	add	r24, r24
     950:	88 0f       	add	r24, r24
     952:	89 0f       	add	r24, r25
     954:	80 93 f5 00 	sts	0x00F5, r24
     958:	29 81       	ldd	r18, Y+1	; 0x01
     95a:	22 0f       	add	r18, r18
     95c:	22 0f       	add	r18, r18
     95e:	22 0f       	add	r18, r18
     960:	84 ef       	ldi	r24, 0xF4	; 244
     962:	90 e0       	ldi	r25, 0x00	; 0
     964:	fc 01       	movw	r30, r24
     966:	20 83       	st	Z, r18
          Can_set_dlc(cmd->dlc);
     968:	ef ee       	ldi	r30, 0xEF	; 239
     96a:	f0 e0       	ldi	r31, 0x00	; 0
     96c:	30 81       	ld	r19, Z
     96e:	16 96       	adiw	r26, 0x06	; 6
     970:	2c 91       	ld	r18, X
     972:	16 97       	sbiw	r26, 0x06	; 6
     974:	23 2b       	or	r18, r19
     976:	20 83       	st	Z, r18
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     978:	1a 96       	adiw	r26, 0x0a	; 10
     97a:	1c 92       	st	X, r1
     97c:	dc 01       	movw	r26, r24
     97e:	2c 91       	ld	r18, X
     980:	24 60       	ori	r18, 0x04	; 4
     982:	2c 93       	st	X, r18
     984:	a0 ef       	ldi	r26, 0xF0	; 240
     986:	b0 e0       	ldi	r27, 0x00	; 0
     988:	2c 91       	ld	r18, X
     98a:	2b 7f       	andi	r18, 0xFB	; 251
     98c:	2c 93       	st	X, r18
          Can_set_idemsk();
     98e:	dc 01       	movw	r26, r24
     990:	2c 91       	ld	r18, X
     992:	21 60       	ori	r18, 0x01	; 1
     994:	2c 93       	st	X, r18
          Can_config_rx();       
     996:	80 81       	ld	r24, Z
     998:	8f 73       	andi	r24, 0x3F	; 63
     99a:	80 83       	st	Z, r24
     99c:	80 81       	ld	r24, Z
     99e:	80 68       	ori	r24, 0x80	; 128
     9a0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     9a2:	80 e0       	ldi	r24, 0x00	; 0
          u8_temp=~0; Can_set_ext_msk(u8_temp);
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
     9a4:	d2 c1       	rjmp	.+932    	; 0xd4a <__stack+0x44b>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     9a6:	1b 96       	adiw	r26, 0x0b	; 11
     9a8:	8c 91       	ld	r24, X
     9aa:	1b 97       	sbiw	r26, 0x0b	; 11
     9ac:	88 23       	and	r24, r24
     9ae:	d9 f1       	breq	.+118    	; 0xa26 <__stack+0x127>
     9b0:	14 96       	adiw	r26, 0x04	; 4
     9b2:	9c 91       	ld	r25, X
     9b4:	14 97       	sbiw	r26, 0x04	; 4
     9b6:	92 95       	swap	r25
     9b8:	96 95       	lsr	r25
     9ba:	97 70       	andi	r25, 0x07	; 7
     9bc:	15 96       	adiw	r26, 0x05	; 5
     9be:	8c 91       	ld	r24, X
     9c0:	15 97       	sbiw	r26, 0x05	; 5
     9c2:	88 0f       	add	r24, r24
     9c4:	88 0f       	add	r24, r24
     9c6:	88 0f       	add	r24, r24
     9c8:	89 0f       	add	r24, r25
     9ca:	80 93 f3 00 	sts	0x00F3, r24
     9ce:	13 96       	adiw	r26, 0x03	; 3
     9d0:	9c 91       	ld	r25, X
     9d2:	13 97       	sbiw	r26, 0x03	; 3
     9d4:	92 95       	swap	r25
     9d6:	96 95       	lsr	r25
     9d8:	97 70       	andi	r25, 0x07	; 7
     9da:	14 96       	adiw	r26, 0x04	; 4
     9dc:	8c 91       	ld	r24, X
     9de:	14 97       	sbiw	r26, 0x04	; 4
     9e0:	88 0f       	add	r24, r24
     9e2:	88 0f       	add	r24, r24
     9e4:	88 0f       	add	r24, r24
     9e6:	89 0f       	add	r24, r25
     9e8:	80 93 f2 00 	sts	0x00F2, r24
     9ec:	12 96       	adiw	r26, 0x02	; 2
     9ee:	9c 91       	ld	r25, X
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	92 95       	swap	r25
     9f4:	96 95       	lsr	r25
     9f6:	97 70       	andi	r25, 0x07	; 7
     9f8:	13 96       	adiw	r26, 0x03	; 3
     9fa:	8c 91       	ld	r24, X
     9fc:	13 97       	sbiw	r26, 0x03	; 3
     9fe:	88 0f       	add	r24, r24
     a00:	88 0f       	add	r24, r24
     a02:	88 0f       	add	r24, r24
     a04:	89 0f       	add	r24, r25
     a06:	80 93 f1 00 	sts	0x00F1, r24
     a0a:	12 96       	adiw	r26, 0x02	; 2
     a0c:	8c 91       	ld	r24, X
     a0e:	12 97       	sbiw	r26, 0x02	; 2
     a10:	88 0f       	add	r24, r24
     a12:	88 0f       	add	r24, r24
     a14:	88 0f       	add	r24, r24
     a16:	80 93 f0 00 	sts	0x00F0, r24
     a1a:	ef ee       	ldi	r30, 0xEF	; 239
     a1c:	f0 e0       	ldi	r31, 0x00	; 0
     a1e:	80 81       	ld	r24, Z
     a20:	80 61       	ori	r24, 0x10	; 16
     a22:	80 83       	st	Z, r24
     a24:	1c c0       	rjmp	.+56     	; 0xa5e <__stack+0x15f>
          else              { Can_set_std_id(cmd->id.std);}
     a26:	12 96       	adiw	r26, 0x02	; 2
     a28:	8c 91       	ld	r24, X
     a2a:	12 97       	sbiw	r26, 0x02	; 2
     a2c:	86 95       	lsr	r24
     a2e:	86 95       	lsr	r24
     a30:	86 95       	lsr	r24
     a32:	13 96       	adiw	r26, 0x03	; 3
     a34:	9c 91       	ld	r25, X
     a36:	13 97       	sbiw	r26, 0x03	; 3
     a38:	e0 e2       	ldi	r30, 0x20	; 32
     a3a:	9e 9f       	mul	r25, r30
     a3c:	80 0d       	add	r24, r0
     a3e:	11 24       	eor	r1, r1
     a40:	80 93 f3 00 	sts	0x00F3, r24
     a44:	12 96       	adiw	r26, 0x02	; 2
     a46:	8c 91       	ld	r24, X
     a48:	12 97       	sbiw	r26, 0x02	; 2
     a4a:	82 95       	swap	r24
     a4c:	88 0f       	add	r24, r24
     a4e:	80 7e       	andi	r24, 0xE0	; 224
     a50:	80 93 f2 00 	sts	0x00F2, r24
     a54:	ef ee       	ldi	r30, 0xEF	; 239
     a56:	f0 e0       	ldi	r31, 0x00	; 0
     a58:	80 81       	ld	r24, Z
     a5a:	8f 7e       	andi	r24, 0xEF	; 239
     a5c:	80 83       	st	Z, r24
          u8_temp=~0; Can_set_ext_msk(u8_temp);
     a5e:	8f ef       	ldi	r24, 0xFF	; 255
     a60:	89 83       	std	Y+1, r24	; 0x01
     a62:	9b 81       	ldd	r25, Y+3	; 0x03
     a64:	92 95       	swap	r25
     a66:	96 95       	lsr	r25
     a68:	97 70       	andi	r25, 0x07	; 7
     a6a:	8c 81       	ldd	r24, Y+4	; 0x04
     a6c:	88 0f       	add	r24, r24
     a6e:	88 0f       	add	r24, r24
     a70:	88 0f       	add	r24, r24
     a72:	89 0f       	add	r24, r25
     a74:	80 93 f7 00 	sts	0x00F7, r24
     a78:	9a 81       	ldd	r25, Y+2	; 0x02
     a7a:	92 95       	swap	r25
     a7c:	96 95       	lsr	r25
     a7e:	97 70       	andi	r25, 0x07	; 7
     a80:	8b 81       	ldd	r24, Y+3	; 0x03
     a82:	88 0f       	add	r24, r24
     a84:	88 0f       	add	r24, r24
     a86:	88 0f       	add	r24, r24
     a88:	89 0f       	add	r24, r25
     a8a:	80 93 f6 00 	sts	0x00F6, r24
     a8e:	99 81       	ldd	r25, Y+1	; 0x01
     a90:	92 95       	swap	r25
     a92:	96 95       	lsr	r25
     a94:	97 70       	andi	r25, 0x07	; 7
     a96:	8a 81       	ldd	r24, Y+2	; 0x02
     a98:	88 0f       	add	r24, r24
     a9a:	88 0f       	add	r24, r24
     a9c:	88 0f       	add	r24, r24
     a9e:	89 0f       	add	r24, r25
     aa0:	80 93 f5 00 	sts	0x00F5, r24
     aa4:	29 81       	ldd	r18, Y+1	; 0x01
     aa6:	22 0f       	add	r18, r18
     aa8:	22 0f       	add	r18, r18
     aaa:	22 0f       	add	r18, r18
     aac:	84 ef       	ldi	r24, 0xF4	; 244
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	fc 01       	movw	r30, r24
     ab2:	20 83       	st	Z, r18
          Can_set_dlc(cmd->dlc);
     ab4:	ef ee       	ldi	r30, 0xEF	; 239
     ab6:	f0 e0       	ldi	r31, 0x00	; 0
     ab8:	30 81       	ld	r19, Z
     aba:	16 96       	adiw	r26, 0x06	; 6
     abc:	2c 91       	ld	r18, X
     abe:	16 97       	sbiw	r26, 0x06	; 6
     ac0:	23 2b       	or	r18, r19
     ac2:	20 83       	st	Z, r18
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
     ac4:	21 e0       	ldi	r18, 0x01	; 1
     ac6:	1a 96       	adiw	r26, 0x0a	; 10
     ac8:	2c 93       	st	X, r18
     aca:	dc 01       	movw	r26, r24
     acc:	2c 91       	ld	r18, X
     ace:	24 60       	ori	r18, 0x04	; 4
     ad0:	2c 93       	st	X, r18
     ad2:	a0 ef       	ldi	r26, 0xF0	; 240
     ad4:	b0 e0       	ldi	r27, 0x00	; 0
     ad6:	2c 91       	ld	r18, X
     ad8:	24 60       	ori	r18, 0x04	; 4
     ada:	2c 93       	st	X, r18
          Can_clear_rplv();
     adc:	20 81       	ld	r18, Z
     ade:	2f 7d       	andi	r18, 0xDF	; 223
     ae0:	20 83       	st	Z, r18
          Can_set_idemsk();
     ae2:	dc 01       	movw	r26, r24
     ae4:	2c 91       	ld	r18, X
     ae6:	21 60       	ori	r18, 0x01	; 1
     ae8:	2c 93       	st	X, r18
          Can_config_rx();       
     aea:	80 81       	ld	r24, Z
     aec:	8f 73       	andi	r24, 0x3F	; 63
     aee:	80 83       	st	Z, r24
     af0:	80 81       	ld	r24, Z
     af2:	80 68       	ori	r24, 0x80	; 128
     af4:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     af6:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
     af8:	28 c1       	rjmp	.+592    	; 0xd4a <__stack+0x44b>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     afa:	20 e0       	ldi	r18, 0x00	; 0
     afc:	8a ef       	ldi	r24, 0xFA	; 250
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	17 96       	adiw	r26, 0x07	; 7
     b02:	ed 91       	ld	r30, X+
     b04:	fc 91       	ld	r31, X
     b06:	18 97       	sbiw	r26, 0x08	; 8
     b08:	e2 0f       	add	r30, r18
     b0a:	f1 1d       	adc	r31, r1
     b0c:	30 81       	ld	r19, Z
     b0e:	fc 01       	movw	r30, r24
     b10:	30 83       	st	Z, r19
     b12:	2f 5f       	subi	r18, 0xFF	; 255
     b14:	16 96       	adiw	r26, 0x06	; 6
     b16:	3c 91       	ld	r19, X
     b18:	16 97       	sbiw	r26, 0x06	; 6
     b1a:	23 17       	cp	r18, r19
     b1c:	88 f3       	brcs	.-30     	; 0xb00 <__stack+0x201>
          u8_temp=0; Can_set_ext_msk(u8_temp);
     b1e:	19 82       	std	Y+1, r1	; 0x01
     b20:	9b 81       	ldd	r25, Y+3	; 0x03
     b22:	92 95       	swap	r25
     b24:	96 95       	lsr	r25
     b26:	97 70       	andi	r25, 0x07	; 7
     b28:	8c 81       	ldd	r24, Y+4	; 0x04
     b2a:	88 0f       	add	r24, r24
     b2c:	88 0f       	add	r24, r24
     b2e:	88 0f       	add	r24, r24
     b30:	89 0f       	add	r24, r25
     b32:	80 93 f7 00 	sts	0x00F7, r24
     b36:	9a 81       	ldd	r25, Y+2	; 0x02
     b38:	92 95       	swap	r25
     b3a:	96 95       	lsr	r25
     b3c:	97 70       	andi	r25, 0x07	; 7
     b3e:	8b 81       	ldd	r24, Y+3	; 0x03
     b40:	88 0f       	add	r24, r24
     b42:	88 0f       	add	r24, r24
     b44:	88 0f       	add	r24, r24
     b46:	89 0f       	add	r24, r25
     b48:	80 93 f6 00 	sts	0x00F6, r24
     b4c:	99 81       	ldd	r25, Y+1	; 0x01
     b4e:	92 95       	swap	r25
     b50:	96 95       	lsr	r25
     b52:	97 70       	andi	r25, 0x07	; 7
     b54:	8a 81       	ldd	r24, Y+2	; 0x02
     b56:	88 0f       	add	r24, r24
     b58:	88 0f       	add	r24, r24
     b5a:	88 0f       	add	r24, r24
     b5c:	89 0f       	add	r24, r25
     b5e:	80 93 f5 00 	sts	0x00F5, r24
     b62:	29 81       	ldd	r18, Y+1	; 0x01
     b64:	22 0f       	add	r18, r18
     b66:	22 0f       	add	r18, r18
     b68:	22 0f       	add	r18, r18
     b6a:	84 ef       	ldi	r24, 0xF4	; 244
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	fc 01       	movw	r30, r24
     b70:	20 83       	st	Z, r18
          Can_set_dlc(cmd->dlc);
     b72:	ef ee       	ldi	r30, 0xEF	; 239
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	30 81       	ld	r19, Z
     b78:	16 96       	adiw	r26, 0x06	; 6
     b7a:	2c 91       	ld	r18, X
     b7c:	16 97       	sbiw	r26, 0x06	; 6
     b7e:	23 2b       	or	r18, r19
     b80:	20 83       	st	Z, r18
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
     b82:	21 e0       	ldi	r18, 0x01	; 1
     b84:	1a 96       	adiw	r26, 0x0a	; 10
     b86:	2c 93       	st	X, r18
     b88:	dc 01       	movw	r26, r24
     b8a:	2c 91       	ld	r18, X
     b8c:	24 60       	ori	r18, 0x04	; 4
     b8e:	2c 93       	st	X, r18
     b90:	a0 ef       	ldi	r26, 0xF0	; 240
     b92:	b0 e0       	ldi	r27, 0x00	; 0
     b94:	2c 91       	ld	r18, X
     b96:	24 60       	ori	r18, 0x04	; 4
     b98:	2c 93       	st	X, r18
          Can_set_rplv();
     b9a:	20 81       	ld	r18, Z
     b9c:	20 62       	ori	r18, 0x20	; 32
     b9e:	20 83       	st	Z, r18
          Can_clear_idemsk();
     ba0:	dc 01       	movw	r26, r24
     ba2:	2c 91       	ld	r18, X
     ba4:	2e 7f       	andi	r18, 0xFE	; 254
     ba6:	2c 93       	st	X, r18
          Can_config_rx();       
     ba8:	80 81       	ld	r24, Z
     baa:	8f 73       	andi	r24, 0x3F	; 63
     bac:	80 83       	st	Z, r24
     bae:	80 81       	ld	r24, Z
     bb0:	80 68       	ori	r24, 0x80	; 128
     bb2:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     bb4:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     bb6:	c9 c0       	rjmp	.+402    	; 0xd4a <__stack+0x44b>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     bb8:	1b 96       	adiw	r26, 0x0b	; 11
     bba:	8c 91       	ld	r24, X
     bbc:	1b 97       	sbiw	r26, 0x0b	; 11
     bbe:	88 23       	and	r24, r24
     bc0:	d9 f1       	breq	.+118    	; 0xc38 <__stack+0x339>
     bc2:	14 96       	adiw	r26, 0x04	; 4
     bc4:	9c 91       	ld	r25, X
     bc6:	14 97       	sbiw	r26, 0x04	; 4
     bc8:	92 95       	swap	r25
     bca:	96 95       	lsr	r25
     bcc:	97 70       	andi	r25, 0x07	; 7
     bce:	15 96       	adiw	r26, 0x05	; 5
     bd0:	8c 91       	ld	r24, X
     bd2:	15 97       	sbiw	r26, 0x05	; 5
     bd4:	88 0f       	add	r24, r24
     bd6:	88 0f       	add	r24, r24
     bd8:	88 0f       	add	r24, r24
     bda:	89 0f       	add	r24, r25
     bdc:	80 93 f3 00 	sts	0x00F3, r24
     be0:	13 96       	adiw	r26, 0x03	; 3
     be2:	9c 91       	ld	r25, X
     be4:	13 97       	sbiw	r26, 0x03	; 3
     be6:	92 95       	swap	r25
     be8:	96 95       	lsr	r25
     bea:	97 70       	andi	r25, 0x07	; 7
     bec:	14 96       	adiw	r26, 0x04	; 4
     bee:	8c 91       	ld	r24, X
     bf0:	14 97       	sbiw	r26, 0x04	; 4
     bf2:	88 0f       	add	r24, r24
     bf4:	88 0f       	add	r24, r24
     bf6:	88 0f       	add	r24, r24
     bf8:	89 0f       	add	r24, r25
     bfa:	80 93 f2 00 	sts	0x00F2, r24
     bfe:	12 96       	adiw	r26, 0x02	; 2
     c00:	9c 91       	ld	r25, X
     c02:	12 97       	sbiw	r26, 0x02	; 2
     c04:	92 95       	swap	r25
     c06:	96 95       	lsr	r25
     c08:	97 70       	andi	r25, 0x07	; 7
     c0a:	13 96       	adiw	r26, 0x03	; 3
     c0c:	8c 91       	ld	r24, X
     c0e:	13 97       	sbiw	r26, 0x03	; 3
     c10:	88 0f       	add	r24, r24
     c12:	88 0f       	add	r24, r24
     c14:	88 0f       	add	r24, r24
     c16:	89 0f       	add	r24, r25
     c18:	80 93 f1 00 	sts	0x00F1, r24
     c1c:	12 96       	adiw	r26, 0x02	; 2
     c1e:	8c 91       	ld	r24, X
     c20:	12 97       	sbiw	r26, 0x02	; 2
     c22:	88 0f       	add	r24, r24
     c24:	88 0f       	add	r24, r24
     c26:	88 0f       	add	r24, r24
     c28:	80 93 f0 00 	sts	0x00F0, r24
     c2c:	ef ee       	ldi	r30, 0xEF	; 239
     c2e:	f0 e0       	ldi	r31, 0x00	; 0
     c30:	80 81       	ld	r24, Z
     c32:	80 61       	ori	r24, 0x10	; 16
     c34:	80 83       	st	Z, r24
     c36:	1c c0       	rjmp	.+56     	; 0xc70 <__stack+0x371>
          else              { Can_set_std_id(cmd->id.std);}
     c38:	12 96       	adiw	r26, 0x02	; 2
     c3a:	8c 91       	ld	r24, X
     c3c:	12 97       	sbiw	r26, 0x02	; 2
     c3e:	86 95       	lsr	r24
     c40:	86 95       	lsr	r24
     c42:	86 95       	lsr	r24
     c44:	13 96       	adiw	r26, 0x03	; 3
     c46:	9c 91       	ld	r25, X
     c48:	13 97       	sbiw	r26, 0x03	; 3
     c4a:	e0 e2       	ldi	r30, 0x20	; 32
     c4c:	9e 9f       	mul	r25, r30
     c4e:	80 0d       	add	r24, r0
     c50:	11 24       	eor	r1, r1
     c52:	80 93 f3 00 	sts	0x00F3, r24
     c56:	12 96       	adiw	r26, 0x02	; 2
     c58:	8c 91       	ld	r24, X
     c5a:	12 97       	sbiw	r26, 0x02	; 2
     c5c:	82 95       	swap	r24
     c5e:	88 0f       	add	r24, r24
     c60:	80 7e       	andi	r24, 0xE0	; 224
     c62:	80 93 f2 00 	sts	0x00F2, r24
     c66:	ef ee       	ldi	r30, 0xEF	; 239
     c68:	f0 e0       	ldi	r31, 0x00	; 0
     c6a:	80 81       	ld	r24, Z
     c6c:	8f 7e       	andi	r24, 0xEF	; 239
     c6e:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     c70:	16 96       	adiw	r26, 0x06	; 6
     c72:	8c 91       	ld	r24, X
     c74:	16 97       	sbiw	r26, 0x06	; 6
     c76:	88 23       	and	r24, r24
     c78:	91 f0       	breq	.+36     	; 0xc9e <__stack+0x39f>
     c7a:	20 e0       	ldi	r18, 0x00	; 0
     c7c:	8a ef       	ldi	r24, 0xFA	; 250
     c7e:	90 e0       	ldi	r25, 0x00	; 0
     c80:	17 96       	adiw	r26, 0x07	; 7
     c82:	ed 91       	ld	r30, X+
     c84:	fc 91       	ld	r31, X
     c86:	18 97       	sbiw	r26, 0x08	; 8
     c88:	e2 0f       	add	r30, r18
     c8a:	f1 1d       	adc	r31, r1
     c8c:	30 81       	ld	r19, Z
     c8e:	fc 01       	movw	r30, r24
     c90:	30 83       	st	Z, r19
     c92:	2f 5f       	subi	r18, 0xFF	; 255
     c94:	16 96       	adiw	r26, 0x06	; 6
     c96:	3c 91       	ld	r19, X
     c98:	16 97       	sbiw	r26, 0x06	; 6
     c9a:	23 17       	cp	r18, r19
     c9c:	88 f3       	brcs	.-30     	; 0xc80 <__stack+0x381>
          u8_temp=~0; Can_set_ext_msk(u8_temp);
     c9e:	8f ef       	ldi	r24, 0xFF	; 255
     ca0:	89 83       	std	Y+1, r24	; 0x01
     ca2:	9b 81       	ldd	r25, Y+3	; 0x03
     ca4:	92 95       	swap	r25
     ca6:	96 95       	lsr	r25
     ca8:	97 70       	andi	r25, 0x07	; 7
     caa:	8c 81       	ldd	r24, Y+4	; 0x04
     cac:	88 0f       	add	r24, r24
     cae:	88 0f       	add	r24, r24
     cb0:	88 0f       	add	r24, r24
     cb2:	89 0f       	add	r24, r25
     cb4:	80 93 f7 00 	sts	0x00F7, r24
     cb8:	9a 81       	ldd	r25, Y+2	; 0x02
     cba:	92 95       	swap	r25
     cbc:	96 95       	lsr	r25
     cbe:	97 70       	andi	r25, 0x07	; 7
     cc0:	8b 81       	ldd	r24, Y+3	; 0x03
     cc2:	88 0f       	add	r24, r24
     cc4:	88 0f       	add	r24, r24
     cc6:	88 0f       	add	r24, r24
     cc8:	89 0f       	add	r24, r25
     cca:	80 93 f6 00 	sts	0x00F6, r24
     cce:	99 81       	ldd	r25, Y+1	; 0x01
     cd0:	92 95       	swap	r25
     cd2:	96 95       	lsr	r25
     cd4:	97 70       	andi	r25, 0x07	; 7
     cd6:	8a 81       	ldd	r24, Y+2	; 0x02
     cd8:	88 0f       	add	r24, r24
     cda:	88 0f       	add	r24, r24
     cdc:	88 0f       	add	r24, r24
     cde:	89 0f       	add	r24, r25
     ce0:	80 93 f5 00 	sts	0x00F5, r24
     ce4:	29 81       	ldd	r18, Y+1	; 0x01
     ce6:	22 0f       	add	r18, r18
     ce8:	22 0f       	add	r18, r18
     cea:	22 0f       	add	r18, r18
     cec:	84 ef       	ldi	r24, 0xF4	; 244
     cee:	90 e0       	ldi	r25, 0x00	; 0
     cf0:	fc 01       	movw	r30, r24
     cf2:	20 83       	st	Z, r18
          Can_set_dlc(cmd->dlc);
     cf4:	ef ee       	ldi	r30, 0xEF	; 239
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	30 81       	ld	r19, Z
     cfa:	16 96       	adiw	r26, 0x06	; 6
     cfc:	2c 91       	ld	r18, X
     cfe:	16 97       	sbiw	r26, 0x06	; 6
     d00:	23 2b       	or	r18, r19
     d02:	20 83       	st	Z, r18
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
     d04:	21 e0       	ldi	r18, 0x01	; 1
     d06:	1a 96       	adiw	r26, 0x0a	; 10
     d08:	2c 93       	st	X, r18
     d0a:	dc 01       	movw	r26, r24
     d0c:	2c 91       	ld	r18, X
     d0e:	24 60       	ori	r18, 0x04	; 4
     d10:	2c 93       	st	X, r18
     d12:	a0 ef       	ldi	r26, 0xF0	; 240
     d14:	b0 e0       	ldi	r27, 0x00	; 0
     d16:	2c 91       	ld	r18, X
     d18:	24 60       	ori	r18, 0x04	; 4
     d1a:	2c 93       	st	X, r18
          Can_set_rplv();
     d1c:	20 81       	ld	r18, Z
     d1e:	20 62       	ori	r18, 0x20	; 32
     d20:	20 83       	st	Z, r18
          Can_set_idemsk();
     d22:	dc 01       	movw	r26, r24
     d24:	2c 91       	ld	r18, X
     d26:	21 60       	ori	r18, 0x01	; 1
     d28:	2c 93       	st	X, r18
          Can_config_rx();       
     d2a:	80 81       	ld	r24, Z
     d2c:	8f 73       	andi	r24, 0x3F	; 63
     d2e:	80 83       	st	Z, r24
     d30:	80 81       	ld	r24, Z
     d32:	80 68       	ori	r24, 0x80	; 128
     d34:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d36:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
     d38:	08 c0       	rjmp	.+16     	; 0xd4a <__stack+0x44b>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
     d3a:	19 96       	adiw	r26, 0x09	; 9
     d3c:	1c 92       	st	X, r1
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d3e:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
     d40:	04 c0       	rjmp	.+8      	; 0xd4a <__stack+0x44b>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
     d42:	8f e1       	ldi	r24, 0x1F	; 31
     d44:	19 96       	adiw	r26, 0x09	; 9
     d46:	8c 93       	st	X, r24
      return CAN_CMD_REFUSED;
     d48:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
     d4a:	0f 90       	pop	r0
     d4c:	df 91       	pop	r29
     d4e:	cf 91       	pop	r28
     d50:	08 95       	ret

00000d52 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
uint8_t can_get_status (st_cmd_t* cmd, uint8_t mob_number)
{
     d52:	cf 93       	push	r28
     d54:	df 93       	push	r29
     d56:	ec 01       	movw	r28, r24
    uint8_t a_status, rtn_val;
	can_id_t	received_id;
     
    a_status = cmd->status;
     d58:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
     d5a:	88 23       	and	r24, r24
     d5c:	09 f4       	brne	.+2      	; 0xd60 <can_get_status+0xe>
     d5e:	e1 c0       	rjmp	.+450    	; 0xf22 <can_get_status+0x1d0>
     d60:	8f 31       	cpi	r24, 0x1F	; 31
     d62:	09 f4       	brne	.+2      	; 0xd66 <can_get_status+0x14>
     d64:	e0 c0       	rjmp	.+448    	; 0xf26 <can_get_status+0x1d4>
     d66:	8f 3f       	cpi	r24, 0xFF	; 255
     d68:	09 f4       	brne	.+2      	; 0xd6c <can_get_status+0x1a>
     d6a:	df c0       	rjmp	.+446    	; 0xf2a <can_get_status+0x1d8>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(mob_number);
     d6c:	62 95       	swap	r22
     d6e:	60 7f       	andi	r22, 0xF0	; 240
     d70:	60 93 ed 00 	sts	0x00ED, r22
    a_status = can_get_mob_status();
     d74:	0e 94 70 00 	call	0xe0	; 0xe0 <can_get_mob_status>
    
    switch (a_status)
     d78:	80 32       	cpi	r24, 0x20	; 32
     d7a:	61 f0       	breq	.+24     	; 0xd94 <can_get_status+0x42>
     d7c:	20 f4       	brcc	.+8      	; 0xd86 <can_get_status+0x34>
     d7e:	88 23       	and	r24, r24
     d80:	09 f4       	brne	.+2      	; 0xd84 <can_get_status+0x32>
     d82:	d5 c0       	rjmp	.+426    	; 0xf2e <can_get_status+0x1dc>
     d84:	c4 c0       	rjmp	.+392    	; 0xf0e <can_get_status+0x1bc>
     d86:	80 34       	cpi	r24, 0x40	; 64
     d88:	09 f4       	brne	.+2      	; 0xd8c <can_get_status+0x3a>
     d8a:	b6 c0       	rjmp	.+364    	; 0xef8 <can_get_status+0x1a6>
     d8c:	80 3a       	cpi	r24, 0xA0	; 160
     d8e:	09 f4       	brne	.+2      	; 0xd92 <can_get_status+0x40>
     d90:	5a c0       	rjmp	.+180    	; 0xe46 <can_get_status+0xf4>
     d92:	bd c0       	rjmp	.+378    	; 0xf0e <can_get_status+0x1bc>
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
			 
        case MOB_RX_COMPLETED:
			LED_Reg_Write(0x01);	//Toggle LED0 when the appropriate message is received.
     d94:	81 e0       	ldi	r24, 0x01	; 1
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	0e 94 9b 07 	call	0xf36	; 0xf36 <LED_Reg_Write>
			delay_ms(500);
     d9c:	84 ef       	ldi	r24, 0xF4	; 244
     d9e:	91 e0       	ldi	r25, 0x01	; 1
     da0:	0e 94 b0 08 	call	0x1160	; 0x1160 <delay_ms>
			LED_Reg_Write(0x00);
     da4:	80 e0       	ldi	r24, 0x00	; 0
     da6:	90 e0       	ldi	r25, 0x00	; 0
     da8:	0e 94 9b 07 	call	0xf36	; 0xf36 <LED_Reg_Write>
	    
            cmd->ctrl.rtr = Can_get_rtr();
     dac:	80 91 f0 00 	lds	r24, 0x00F0
     db0:	82 fb       	bst	r24, 2
     db2:	88 27       	eor	r24, r24
     db4:	80 f9       	bld	r24, 0
     db6:	8a 87       	std	Y+10, r24	; 0x0a
            if (Can_get_ide()) // if extended frame
     db8:	80 91 ef 00 	lds	r24, 0x00EF
     dbc:	84 ff       	sbrs	r24, 4
     dbe:	2d c0       	rjmp	.+90     	; 0xe1a <can_get_status+0xc8>
            {
	            cmd->ctrl.ide = 1; // extended frame
     dc0:	81 e0       	ldi	r24, 0x01	; 1
     dc2:	8b 87       	std	Y+11, r24	; 0x0b
	            Can_get_ext_id(cmd->id.ext);
     dc4:	e3 ef       	ldi	r30, 0xF3	; 243
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	80 81       	ld	r24, Z
     dca:	86 95       	lsr	r24
     dcc:	86 95       	lsr	r24
     dce:	86 95       	lsr	r24
     dd0:	8d 83       	std	Y+5, r24	; 0x05
     dd2:	a2 ef       	ldi	r26, 0xF2	; 242
     dd4:	b0 e0       	ldi	r27, 0x00	; 0
     dd6:	8c 91       	ld	r24, X
     dd8:	90 81       	ld	r25, Z
     dda:	86 95       	lsr	r24
     ddc:	86 95       	lsr	r24
     dde:	86 95       	lsr	r24
     de0:	20 e2       	ldi	r18, 0x20	; 32
     de2:	92 9f       	mul	r25, r18
     de4:	80 0d       	add	r24, r0
     de6:	11 24       	eor	r1, r1
     de8:	8c 83       	std	Y+4, r24	; 0x04
     dea:	e1 ef       	ldi	r30, 0xF1	; 241
     dec:	f0 e0       	ldi	r31, 0x00	; 0
     dee:	80 81       	ld	r24, Z
     df0:	9c 91       	ld	r25, X
     df2:	86 95       	lsr	r24
     df4:	86 95       	lsr	r24
     df6:	86 95       	lsr	r24
     df8:	20 e2       	ldi	r18, 0x20	; 32
     dfa:	92 9f       	mul	r25, r18
     dfc:	80 0d       	add	r24, r0
     dfe:	11 24       	eor	r1, r1
     e00:	8b 83       	std	Y+3, r24	; 0x03
     e02:	80 91 f0 00 	lds	r24, 0x00F0
     e06:	90 81       	ld	r25, Z
     e08:	86 95       	lsr	r24
     e0a:	86 95       	lsr	r24
     e0c:	86 95       	lsr	r24
     e0e:	20 e2       	ldi	r18, 0x20	; 32
     e10:	92 9f       	mul	r25, r18
     e12:	80 0d       	add	r24, r0
     e14:	11 24       	eor	r1, r1
     e16:	8a 83       	std	Y+2, r24	; 0x02
     e18:	07 c0       	rjmp	.+14     	; 0xe28 <can_get_status+0xd6>
            }
            else // else standard frame
            {
	            cmd->ctrl.ide = 0;
     e1a:	1b 86       	std	Y+11, r1	; 0x0b
//	            Can_get_std_id(cmd->id.std);
				Can_get_std_id(received_id);
     e1c:	e3 ef       	ldi	r30, 0xF3	; 243
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
     e20:	80 81       	ld	r24, Z
     e22:	80 91 f2 00 	lds	r24, 0x00F2
     e26:	80 81       	ld	r24, Z
            }
			
            // Status field of descriptor: 0x20 if Rx completed
			
			cmd->status = a_status;
     e28:	80 e2       	ldi	r24, 0x20	; 32
     e2a:	89 87       	std	Y+9, r24	; 0x09
			can_get_data(cmd->pt_data);
     e2c:	8f 81       	ldd	r24, Y+7	; 0x07
     e2e:	98 85       	ldd	r25, Y+8	; 0x08
     e30:	0e 94 86 00 	call	0x10c	; 0x10c <can_get_data>
			rtn_val = MOB_RX_COMPLETED;
			Can_mob_abort();        // Freed the MOb
     e34:	ef ee       	ldi	r30, 0xEF	; 239
     e36:	f0 e0       	ldi	r31, 0x00	; 0
     e38:	80 81       	ld	r24, Z
     e3a:	8f 73       	andi	r24, 0x3F	; 63
     e3c:	80 83       	st	Z, r24
			Can_clear_status_mob(); //   Reset MOb status
     e3e:	10 92 ee 00 	sts	0x00EE, r1
			
            // Status field of descriptor: 0x20 if Rx completed
			
			cmd->status = a_status;
			can_get_data(cmd->pt_data);
			rtn_val = MOB_RX_COMPLETED;
     e42:	80 e2       	ldi	r24, 0x20	; 32
			Can_mob_abort();        // Freed the MOb
			Can_clear_status_mob(); //   Reset MOb status
			break;
     e44:	75 c0       	rjmp	.+234    	; 0xf30 <can_get_status+0x1de>
        case MOB_RX_COMPLETED_DLCW:
			//LED_Reg_Write(0x01);	//Toggle LED0 when the appropriate message is received.
			//delay_ms(500);
			//LED_Reg_Write(0x00);	//Toggle LED0 when the appropriate message is received.

            cmd->ctrl.rtr = Can_get_rtr();
     e46:	80 91 f0 00 	lds	r24, 0x00F0
     e4a:	82 fb       	bst	r24, 2
     e4c:	88 27       	eor	r24, r24
     e4e:	80 f9       	bld	r24, 0
     e50:	8a 87       	std	Y+10, r24	; 0x0a
            if (Can_get_ide()) // if extended frame
     e52:	80 91 ef 00 	lds	r24, 0x00EF
     e56:	84 ff       	sbrs	r24, 4
     e58:	2d c0       	rjmp	.+90     	; 0xeb4 <can_get_status+0x162>
            {
                cmd->ctrl.ide = 1; // extended frame
     e5a:	81 e0       	ldi	r24, 0x01	; 1
     e5c:	8b 87       	std	Y+11, r24	; 0x0b
                Can_get_ext_id(cmd->id.ext);
     e5e:	e3 ef       	ldi	r30, 0xF3	; 243
     e60:	f0 e0       	ldi	r31, 0x00	; 0
     e62:	80 81       	ld	r24, Z
     e64:	86 95       	lsr	r24
     e66:	86 95       	lsr	r24
     e68:	86 95       	lsr	r24
     e6a:	8d 83       	std	Y+5, r24	; 0x05
     e6c:	a2 ef       	ldi	r26, 0xF2	; 242
     e6e:	b0 e0       	ldi	r27, 0x00	; 0
     e70:	8c 91       	ld	r24, X
     e72:	90 81       	ld	r25, Z
     e74:	86 95       	lsr	r24
     e76:	86 95       	lsr	r24
     e78:	86 95       	lsr	r24
     e7a:	20 e2       	ldi	r18, 0x20	; 32
     e7c:	92 9f       	mul	r25, r18
     e7e:	80 0d       	add	r24, r0
     e80:	11 24       	eor	r1, r1
     e82:	8c 83       	std	Y+4, r24	; 0x04
     e84:	e1 ef       	ldi	r30, 0xF1	; 241
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	80 81       	ld	r24, Z
     e8a:	9c 91       	ld	r25, X
     e8c:	86 95       	lsr	r24
     e8e:	86 95       	lsr	r24
     e90:	86 95       	lsr	r24
     e92:	20 e2       	ldi	r18, 0x20	; 32
     e94:	92 9f       	mul	r25, r18
     e96:	80 0d       	add	r24, r0
     e98:	11 24       	eor	r1, r1
     e9a:	8b 83       	std	Y+3, r24	; 0x03
     e9c:	80 91 f0 00 	lds	r24, 0x00F0
     ea0:	90 81       	ld	r25, Z
     ea2:	86 95       	lsr	r24
     ea4:	86 95       	lsr	r24
     ea6:	86 95       	lsr	r24
     ea8:	20 e2       	ldi	r18, 0x20	; 32
     eaa:	92 9f       	mul	r25, r18
     eac:	80 0d       	add	r24, r0
     eae:	11 24       	eor	r1, r1
     eb0:	8a 83       	std	Y+2, r24	; 0x02
     eb2:	13 c0       	rjmp	.+38     	; 0xeda <can_get_status+0x188>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
     eb4:	1b 86       	std	Y+11, r1	; 0x0b
                    Can_get_std_id(cmd->id.std);
     eb6:	e3 ef       	ldi	r30, 0xF3	; 243
     eb8:	f0 e0       	ldi	r31, 0x00	; 0
     eba:	80 81       	ld	r24, Z
     ebc:	82 95       	swap	r24
     ebe:	86 95       	lsr	r24
     ec0:	87 70       	andi	r24, 0x07	; 7
     ec2:	8b 83       	std	Y+3, r24	; 0x03
     ec4:	80 91 f2 00 	lds	r24, 0x00F2
     ec8:	90 81       	ld	r25, Z
     eca:	99 0f       	add	r25, r25
     ecc:	99 0f       	add	r25, r25
     ece:	99 0f       	add	r25, r25
     ed0:	82 95       	swap	r24
     ed2:	86 95       	lsr	r24
     ed4:	87 70       	andi	r24, 0x07	; 7
     ed6:	89 0f       	add	r24, r25
     ed8:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
     eda:	80 ea       	ldi	r24, 0xA0	; 160
     edc:	89 87       	std	Y+9, r24	; 0x09
			can_get_data(cmd->pt_data);
     ede:	8f 81       	ldd	r24, Y+7	; 0x07
     ee0:	98 85       	ldd	r25, Y+8	; 0x08
     ee2:	0e 94 86 00 	call	0x10c	; 0x10c <can_get_data>
			
			Can_mob_abort();        // Freed the MO
     ee6:	ef ee       	ldi	r30, 0xEF	; 239
     ee8:	f0 e0       	ldi	r31, 0x00	; 0
     eea:	80 81       	ld	r24, Z
     eec:	8f 73       	andi	r24, 0x3F	; 63
     eee:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   Reset MOb status
     ef0:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = MOB_RX_COMPLETED_DLCW;
     ef4:	80 ea       	ldi	r24, 0xA0	; 160
            break;
     ef6:	1c c0       	rjmp	.+56     	; 0xf30 <can_get_status+0x1de>
 
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
     ef8:	80 e4       	ldi	r24, 0x40	; 64
     efa:	89 87       	std	Y+9, r24	; 0x09
			Can_mob_abort();        // Freed the MO
     efc:	ef ee       	ldi	r30, 0xEF	; 239
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	8f 73       	andi	r24, 0x3F	; 63
     f04:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
     f06:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = MOB_TX_COMPLETED;
     f0a:	80 e4       	ldi	r24, 0x40	; 64
            break;
     f0c:	11 c0       	rjmp	.+34     	; 0xf30 <can_get_status+0x1de>
 
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
     f0e:	89 87       	std	Y+9, r24	; 0x09
			Can_mob_abort();        // Freed the MOb
     f10:	ef ee       	ldi	r30, 0xEF	; 239
     f12:	f0 e0       	ldi	r31, 0x00	; 0
     f14:	80 81       	ld	r24, Z
     f16:	8f 73       	andi	r24, 0x3F	; 63
     f18:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
     f1a:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
     f1e:	82 e0       	ldi	r24, 0x02	; 2
            break;
     f20:	07 c0       	rjmp	.+14     	; 0xf30 <can_get_status+0x1de>
	can_id_t	received_id;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
     f22:	82 e0       	ldi	r24, 0x02	; 2
     f24:	05 c0       	rjmp	.+10     	; 0xf30 <can_get_status+0x1de>
     f26:	82 e0       	ldi	r24, 0x02	; 2
     f28:	03 c0       	rjmp	.+6      	; 0xf30 <can_get_status+0x1de>
     f2a:	82 e0       	ldi	r24, 0x02	; 2
     f2c:	01 c0       	rjmp	.+2      	; 0xf30 <can_get_status+0x1de>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
     f2e:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
     f30:	df 91       	pop	r29
     f32:	cf 91       	pop	r28
     f34:	08 95       	ret

00000f36 <LED_Reg_Write>:
*/
#include <avr/io.h>
#include "LED.h"

void LED_Reg_Write(uint8_t val) {
	LEDPORT = ~val;
     f36:	80 95       	com	r24
     f38:	85 b9       	out	0x05, r24	; 5
     f3a:	08 95       	ret

00000f3c <main>:
uint8_t data3[DATA_BUFFER_SIZE];	// Data Buffer for MOb3
uint8_t data4[DATA_BUFFER_SIZE];	// Data Buffer for MOb4
uint8_t data5[DATA_BUFFER_SIZE];	// Data Buffer for MOb5

int main(void)
{		
     f3c:	cf 93       	push	r28
     f3e:	df 93       	push	r29
     f40:	cd b7       	in	r28, 0x3d	; 61
     f42:	de b7       	in	r29, 0x3e	; 62
     f44:	28 97       	sbiw	r28, 0x08	; 8
     f46:	0f b6       	in	r0, 0x3f	; 63
     f48:	f8 94       	cli
     f4a:	de bf       	out	0x3e, r29	; 62
     f4c:	0f be       	out	0x3f, r0	; 63
     f4e:	cd bf       	out	0x3d, r28	; 61
	}
}

void sys_init(void) {
	// Make sure sys clock is at least 8MHz
	CLKPR = 0x80;  
     f50:	e1 e6       	ldi	r30, 0x61	; 97
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	80 e8       	ldi	r24, 0x80	; 128
     f56:	80 83       	st	Z, r24
	CLKPR = 0x00;
     f58:	10 82       	st	Z, r1
}

void io_init(void) {
	
	// Init PORTB[7:0] // LED port
	DDRB = 0xFF;
     f5a:	8f ef       	ldi	r24, 0xFF	; 255
     f5c:	84 b9       	out	0x04, r24	; 4
	LED_Reg_Write(0x00); // clear all LEDs
     f5e:	80 e0       	ldi	r24, 0x00	; 0
     f60:	0e 94 9b 07 	call	0xf36	; 0xf36 <LED_Reg_Write>
	
	// Init PORTC[7:0] // PORTC[3:2] => RXCAN:TXCAN
	DDRC = 0x00;
     f64:	17 b8       	out	0x07, r1	; 7
	PORTC = 0x00;
     f66:	18 b8       	out	0x08, r1	; 8
	
	// Init PORTD[7:0]
	DDRD = 0x00;
     f68:	1a b8       	out	0x0a, r1	; 10
	PORTD = 0x00;
     f6a:	1b b8       	out	0x0b, r1	; 11
	
	// Init PORTE[2:0]
	DDRE = 0x00;
     f6c:	1d b8       	out	0x0d, r1	; 13
	PORTD = 0x00;
     f6e:	1b b8       	out	0x0b, r1	; 11
	// Make sure sys clock is at least 8MHz
	CLKPR = 0x80;  
	CLKPR = 0x00;
	
	io_init();	
	timer_init();
     f70:	0e 94 96 08 	call	0x112c	; 0x112c <timer_init>
	can_init(0);
     f74:	80 e0       	ldi	r24, 0x00	; 0
     f76:	0e 94 9e 00 	call	0x13c	; 0x13c <can_init>
	
	uint8_t	status, i, mob_number, send_now;
	uint8_t message_arr[8];
	
	// Enable global interrupts for Timer execution
	sei();
     f7a:	78 94       	sei
	
	// Flash LEDs to indicate program startup
	LED_Reg_Write(0x01);
     f7c:	81 e0       	ldi	r24, 0x01	; 1
     f7e:	0e 94 9b 07 	call	0xf36	; 0xf36 <LED_Reg_Write>
	delay_ms(250);
     f82:	8a ef       	ldi	r24, 0xFA	; 250
     f84:	90 e0       	ldi	r25, 0x00	; 0
     f86:	0e 94 b0 08 	call	0x1160	; 0x1160 <delay_ms>
	LED_Reg_Write(0x00);
     f8a:	80 e0       	ldi	r24, 0x00	; 0
     f8c:	0e 94 9b 07 	call	0xf36	; 0xf36 <LED_Reg_Write>
	
    while(1)
    {
		for (i = 0; i < 8; i ++)
     f90:	80 e0       	ldi	r24, 0x00	; 0
		{
			message_arr[i] = 0;			// Reset the message array to zero after each message.
		}
			
		message.pt_data = &data0[0]; // point message object to first element of data buffer
     f92:	07 e0       	ldi	r16, 0x07	; 7
     f94:	11 e0       	ldi	r17, 0x01	; 1
     f96:	0f 2e       	mov	r0, r31
     f98:	f4 e2       	ldi	r31, 0x24	; 36
     f9a:	8f 2e       	mov	r8, r31
     f9c:	f1 e0       	ldi	r31, 0x01	; 1
     f9e:	9f 2e       	mov	r9, r31
     fa0:	f0 2d       	mov	r31, r0
		message.ctrl.ide = 0;		 // standard CAN frame type (2.0A)
     fa2:	0f 2e       	mov	r0, r31
     fa4:	fb e0       	ldi	r31, 0x0B	; 11
     fa6:	cf 2e       	mov	r12, r31
     fa8:	f1 e0       	ldi	r31, 0x01	; 1
     faa:	df 2e       	mov	r13, r31
     fac:	f0 2d       	mov	r31, r0
		message.id.std = SUB0_ID0;  // populate ID field with ID Tag
     fae:	0f 2e       	mov	r0, r31
     fb0:	f2 e0       	ldi	r31, 0x02	; 2
     fb2:	ef 2e       	mov	r14, r31
     fb4:	f1 e0       	ldi	r31, 0x01	; 1
     fb6:	ff 2e       	mov	r15, r31
     fb8:	f0 2d       	mov	r31, r0
     fba:	0f 2e       	mov	r0, r31
     fbc:	f4 e1       	ldi	r31, 0x14	; 20
     fbe:	af 2e       	mov	r10, r31
     fc0:	b1 2c       	mov	r11, r1
     fc2:	f0 2d       	mov	r31, r0
		message.cmd = CMD_RX_DATA;   // assign this as a receiving message object.
     fc4:	0f 2e       	mov	r0, r31
     fc6:	f1 e0       	ldi	r31, 0x01	; 1
     fc8:	6f 2e       	mov	r6, r31
     fca:	f1 e0       	ldi	r31, 0x01	; 1
     fcc:	7f 2e       	mov	r7, r31
     fce:	f0 2d       	mov	r31, r0
		message.dlc = 8;			 // Max length of a CAN message.
     fd0:	0f 2e       	mov	r0, r31
     fd2:	f6 e0       	ldi	r31, 0x06	; 6
     fd4:	4f 2e       	mov	r4, r31
     fd6:	f1 e0       	ldi	r31, 0x01	; 1
     fd8:	5f 2e       	mov	r5, r31
     fda:	f0 2d       	mov	r31, r0
		
		while(can_cmd(&message, mob_number) != CAN_CMD_ACCEPTED); // wait for MOb to configure
		
		while(can_get_status(&message, mob_number) == CAN_STATUS_NOT_COMPLETED); // wait for a message to come in.
		
		status = message.status;
     fdc:	0f 2e       	mov	r0, r31
     fde:	f9 e0       	ldi	r31, 0x09	; 9
     fe0:	2f 2e       	mov	r2, r31
     fe2:	f1 e0       	ldi	r31, 0x01	; 1
     fe4:	3f 2e       	mov	r3, r31
     fe6:	f0 2d       	mov	r31, r0
     fe8:	0a c0       	rjmp	.+20     	; 0xffe <main+0xc2>
	
    while(1)
    {
		for (i = 0; i < 8; i ++)
		{
			message_arr[i] = 0;			// Reset the message array to zero after each message.
     fea:	e1 e0       	ldi	r30, 0x01	; 1
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	ec 0f       	add	r30, r28
     ff0:	fd 1f       	adc	r31, r29
     ff2:	e8 0f       	add	r30, r24
     ff4:	f1 1d       	adc	r31, r1
     ff6:	10 82       	st	Z, r1
	delay_ms(250);
	LED_Reg_Write(0x00);
	
    while(1)
    {
		for (i = 0; i < 8; i ++)
     ff8:	8f 5f       	subi	r24, 0xFF	; 255
     ffa:	01 c0       	rjmp	.+2      	; 0xffe <main+0xc2>
     ffc:	80 e0       	ldi	r24, 0x00	; 0
     ffe:	88 30       	cpi	r24, 0x08	; 8
    1000:	a0 f3       	brcs	.-24     	; 0xfea <main+0xae>
		{
			message_arr[i] = 0;			// Reset the message array to zero after each message.
		}
			
		message.pt_data = &data0[0]; // point message object to first element of data buffer
    1002:	d8 01       	movw	r26, r16
    1004:	11 96       	adiw	r26, 0x01	; 1
    1006:	9c 92       	st	X, r9
    1008:	8e 92       	st	-X, r8
		message.ctrl.ide = 0;		 // standard CAN frame type (2.0A)
    100a:	f6 01       	movw	r30, r12
    100c:	10 82       	st	Z, r1
		message.id.std = SUB0_ID0;  // populate ID field with ID Tag
    100e:	d7 01       	movw	r26, r14
    1010:	11 96       	adiw	r26, 0x01	; 1
    1012:	bc 92       	st	X, r11
    1014:	ae 92       	st	-X, r10
		message.cmd = CMD_RX_DATA;   // assign this as a receiving message object.
    1016:	85 e0       	ldi	r24, 0x05	; 5
    1018:	f3 01       	movw	r30, r6
    101a:	80 83       	st	Z, r24
		message.dlc = 8;			 // Max length of a CAN message.
    101c:	88 e0       	ldi	r24, 0x08	; 8
    101e:	d2 01       	movw	r26, r4
    1020:	8c 93       	st	X, r24
		mob_number = 0;
		
		send_now = 0;
		
		while(can_cmd(&message, mob_number) != CAN_CMD_ACCEPTED); // wait for MOb to configure
    1022:	60 e0       	ldi	r22, 0x00	; 0
    1024:	80 e0       	ldi	r24, 0x00	; 0
    1026:	91 e0       	ldi	r25, 0x01	; 1
    1028:	0e 94 ad 00 	call	0x15a	; 0x15a <can_cmd>
    102c:	81 11       	cpse	r24, r1
    102e:	f9 cf       	rjmp	.-14     	; 0x1022 <main+0xe6>
		
		while(can_get_status(&message, mob_number) == CAN_STATUS_NOT_COMPLETED); // wait for a message to come in.
    1030:	60 e0       	ldi	r22, 0x00	; 0
    1032:	80 e0       	ldi	r24, 0x00	; 0
    1034:	91 e0       	ldi	r25, 0x01	; 1
    1036:	0e 94 a9 06 	call	0xd52	; 0xd52 <can_get_status>
    103a:	81 30       	cpi	r24, 0x01	; 1
    103c:	c9 f3       	breq	.-14     	; 0x1030 <main+0xf4>
		
		status = message.status;
    103e:	f1 01       	movw	r30, r2
    1040:	80 81       	ld	r24, Z
		
		if ((status == MOB_RX_COMPLETED) || (status == MOB_RX_COMPLETED_DLCW))
    1042:	8f 77       	andi	r24, 0x7F	; 127
    1044:	80 32       	cpi	r24, 0x20	; 32
    1046:	09 f0       	breq	.+2      	; 0x104a <main+0x10e>
    1048:	60 c0       	rjmp	.+192    	; 0x110a <main+0x1ce>
    104a:	fe 01       	movw	r30, r28
    104c:	31 96       	adiw	r30, 0x01	; 1
    104e:	80 e0       	ldi	r24, 0x00	; 0
    1050:	90 e0       	ldi	r25, 0x00	; 0
		{
			for (i = 0; i < 8; i ++)
			{
				message_arr[i] = *(message.pt_data + i);
    1052:	d8 01       	movw	r26, r16
    1054:	2d 91       	ld	r18, X+
    1056:	3c 91       	ld	r19, X
    1058:	d9 01       	movw	r26, r18
    105a:	a8 0f       	add	r26, r24
    105c:	b9 1f       	adc	r27, r25
    105e:	2c 91       	ld	r18, X
    1060:	21 93       	st	Z+, r18
    1062:	01 96       	adiw	r24, 0x01	; 1
		
		status = message.status;
		
		if ((status == MOB_RX_COMPLETED) || (status == MOB_RX_COMPLETED_DLCW))
		{
			for (i = 0; i < 8; i ++)
    1064:	88 30       	cpi	r24, 0x08	; 8
    1066:	91 05       	cpc	r25, r1
    1068:	a1 f7       	brne	.-24     	; 0x1052 <main+0x116>
			{
				message_arr[i] = *(message.pt_data + i);
			}
			
			if ((message_arr[0] == 0xFF) && (message_arr[1] == 0xFF) && (message_arr[2] == 0xFF) && (message_arr[3] == 0xFF) 
    106a:	89 81       	ldd	r24, Y+1	; 0x01
    106c:	8f 3f       	cpi	r24, 0xFF	; 255
    106e:	09 f0       	breq	.+2      	; 0x1072 <main+0x136>
    1070:	4c c0       	rjmp	.+152    	; 0x110a <main+0x1ce>
    1072:	8a 81       	ldd	r24, Y+2	; 0x02
    1074:	8f 3f       	cpi	r24, 0xFF	; 255
    1076:	09 f0       	breq	.+2      	; 0x107a <main+0x13e>
    1078:	48 c0       	rjmp	.+144    	; 0x110a <main+0x1ce>
    107a:	8b 81       	ldd	r24, Y+3	; 0x03
    107c:	8f 3f       	cpi	r24, 0xFF	; 255
    107e:	09 f0       	breq	.+2      	; 0x1082 <main+0x146>
    1080:	44 c0       	rjmp	.+136    	; 0x110a <main+0x1ce>
    1082:	8c 81       	ldd	r24, Y+4	; 0x04
    1084:	8f 3f       	cpi	r24, 0xFF	; 255
    1086:	09 f0       	breq	.+2      	; 0x108a <main+0x14e>
    1088:	40 c0       	rjmp	.+128    	; 0x110a <main+0x1ce>
				&& (message_arr[4] == 0xFF) && (message_arr[5] == 0xFF) && (message_arr[6] == 0xFF) && (message_arr[7] == 0xFF))
    108a:	8d 81       	ldd	r24, Y+5	; 0x05
    108c:	8f 3f       	cpi	r24, 0xFF	; 255
    108e:	e9 f5       	brne	.+122    	; 0x110a <main+0x1ce>
    1090:	8e 81       	ldd	r24, Y+6	; 0x06
    1092:	8f 3f       	cpi	r24, 0xFF	; 255
    1094:	d1 f5       	brne	.+116    	; 0x110a <main+0x1ce>
    1096:	8f 81       	ldd	r24, Y+7	; 0x07
    1098:	8f 3f       	cpi	r24, 0xFF	; 255
    109a:	b9 f5       	brne	.+110    	; 0x110a <main+0x1ce>
    109c:	88 85       	ldd	r24, Y+8	; 0x08
    109e:	8f 3f       	cpi	r24, 0xFF	; 255
    10a0:	a1 f5       	brne	.+104    	; 0x110a <main+0x1ce>
			{
				LED_Reg_Write(0x04);	//Toggle LED2 when the appropriate message is received.
    10a2:	84 e0       	ldi	r24, 0x04	; 4
    10a4:	0e 94 9b 07 	call	0xf36	; 0xf36 <LED_Reg_Write>
				delay_ms(500);
    10a8:	84 ef       	ldi	r24, 0xF4	; 244
    10aa:	91 e0       	ldi	r25, 0x01	; 1
    10ac:	0e 94 b0 08 	call	0x1160	; 0x1160 <delay_ms>
				LED_Reg_Write(0x00);
    10b0:	80 e0       	ldi	r24, 0x00	; 0
    10b2:	0e 94 9b 07 	call	0xf36	; 0xf36 <LED_Reg_Write>
		
		/*	Message Object 4  */
		
		if (send_now == 1)		// Send a reply to the message that was received!
		{	
			message.pt_data = &data4[0]; // point message object to first element of data buffer
    10b6:	8c e1       	ldi	r24, 0x1C	; 28
    10b8:	91 e0       	ldi	r25, 0x01	; 1
    10ba:	f8 01       	movw	r30, r16
    10bc:	91 83       	std	Z+1, r25	; 0x01
    10be:	80 83       	st	Z, r24
			message.ctrl.ide = 0;		 // standard CAN frame type (2.0A)
    10c0:	d6 01       	movw	r26, r12
    10c2:	1c 92       	st	X, r1
			message.id.std = NODE0_ID;  // populate ID field with ID Tag
    10c4:	8a e0       	ldi	r24, 0x0A	; 10
    10c6:	90 e0       	ldi	r25, 0x00	; 0
    10c8:	f7 01       	movw	r30, r14
    10ca:	91 83       	std	Z+1, r25	; 0x01
    10cc:	80 83       	st	Z, r24
			message.cmd = CMD_TX_DATA;   // assign this as a transmitting message object.
    10ce:	82 e0       	ldi	r24, 0x02	; 2
    10d0:	d3 01       	movw	r26, r6
    10d2:	8c 93       	st	X, r24
			message.dlc = 8;			 // Max length of a CAN message.
    10d4:	88 e0       	ldi	r24, 0x08	; 8
    10d6:	f2 01       	movw	r30, r4
    10d8:	80 83       	st	Z, r24
    10da:	ec e1       	ldi	r30, 0x1C	; 28
    10dc:	f1 e0       	ldi	r31, 0x01	; 1
    10de:	84 e2       	ldi	r24, 0x24	; 36
    10e0:	91 e0       	ldi	r25, 0x01	; 1
			mob_number = 4;
		
			for (i = 0; i < 8; i ++)
			{
				data4[i] = 0xAB;		// Message to be sent back to the OBC.
    10e2:	2b ea       	ldi	r18, 0xAB	; 171
    10e4:	21 93       	st	Z+, r18
			message.id.std = NODE0_ID;  // populate ID field with ID Tag
			message.cmd = CMD_TX_DATA;   // assign this as a transmitting message object.
			message.dlc = 8;			 // Max length of a CAN message.
			mob_number = 4;
		
			for (i = 0; i < 8; i ++)
    10e6:	e8 17       	cp	r30, r24
    10e8:	f9 07       	cpc	r31, r25
    10ea:	e1 f7       	brne	.-8      	; 0x10e4 <main+0x1a8>
			{
				data4[i] = 0xAB;		// Message to be sent back to the OBC.
			}
			
			while(can_cmd(&message, mob_number) != CAN_CMD_ACCEPTED); // wait for MOb4 to configure
    10ec:	64 e0       	ldi	r22, 0x04	; 4
    10ee:	80 e0       	ldi	r24, 0x00	; 0
    10f0:	91 e0       	ldi	r25, 0x01	; 1
    10f2:	0e 94 ad 00 	call	0x15a	; 0x15a <can_cmd>
    10f6:	81 11       	cpse	r24, r1
    10f8:	f9 cf       	rjmp	.-14     	; 0x10ec <main+0x1b0>

			while(can_get_status(&message, mob_number) == CAN_STATUS_NOT_COMPLETED); // wait for a message to send or fail.
    10fa:	64 e0       	ldi	r22, 0x04	; 4
    10fc:	80 e0       	ldi	r24, 0x00	; 0
    10fe:	91 e0       	ldi	r25, 0x01	; 1
    1100:	0e 94 a9 06 	call	0xd52	; 0xd52 <can_get_status>
    1104:	81 30       	cpi	r24, 0x01	; 1
    1106:	c9 f3       	breq	.-14     	; 0x10fa <main+0x1be>
    1108:	79 cf       	rjmp	.-270    	; 0xffc <main+0xc0>
	delay_ms(250);
	LED_Reg_Write(0x00);
	
    while(1)
    {
		for (i = 0; i < 8; i ++)
    110a:	80 e0       	ldi	r24, 0x00	; 0
    110c:	78 cf       	rjmp	.-272    	; 0xffe <main+0xc2>

0000110e <__vector_12>:

#include <avr/io.h>
#include <avr/interrupt.h>
#include "Timer.h"

ISR(TIMER1_COMPA_vect) {
    110e:	1f 92       	push	r1
    1110:	0f 92       	push	r0
    1112:	0f b6       	in	r0, 0x3f	; 63
    1114:	0f 92       	push	r0
    1116:	11 24       	eor	r1, r1
    1118:	8f 93       	push	r24
	CTC_flag = 1;
    111a:	81 e0       	ldi	r24, 0x01	; 1
    111c:	80 93 2c 01 	sts	0x012C, r24
}
    1120:	8f 91       	pop	r24
    1122:	0f 90       	pop	r0
    1124:	0f be       	out	0x3f, r0	; 63
    1126:	0f 90       	pop	r0
    1128:	1f 90       	pop	r1
    112a:	18 95       	reti

0000112c <timer_init>:

// This function initializes a 16-bit timer used for delays.
void timer_init(void) {
	
	TIMSK1 = 0x00; //Disable timer interrupts
    112c:	10 92 6f 00 	sts	0x006F, r1
	TCCR1A = 0x00; //Timer not connected to any pins
    1130:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x0A; //CTC mode; Timer_Rate = System_CLK/8 = 1MHz
    1134:	8a e0       	ldi	r24, 0x0A	; 10
    1136:	80 93 81 00 	sts	0x0081, r24
    113a:	08 95       	ret

0000113c <delay_us>:
// if timer rate is set to 1MHz frequency. For example, this 
// project uses a system clock of 8MHz. Timer1 rate is set to
// System Clock divided by 8 which is 1MHz (in timer_init). 
// Therefore the "us" parameter truly is 1us.
void delay_us(uint16_t us) {
	CTC_flag = 0; //Clear CTC Interrupt flag
    113c:	10 92 2c 01 	sts	0x012C, r1
	TCNT1 = 0x0000; //Clear timer
    1140:	10 92 85 00 	sts	0x0085, r1
    1144:	10 92 84 00 	sts	0x0084, r1
	OCR1A = us; //Load compare value with desired delay in us
    1148:	90 93 89 00 	sts	0x0089, r25
    114c:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = 0x02; //Enable OCIE1A Interrupt
    1150:	82 e0       	ldi	r24, 0x02	; 2
    1152:	80 93 6f 00 	sts	0x006F, r24
	while(!CTC_flag); //wait for the designated number of us
    1156:	80 91 2c 01 	lds	r24, 0x012C
    115a:	88 23       	and	r24, r24
    115c:	e1 f3       	breq	.-8      	; 0x1156 <delay_us+0x1a>
}
    115e:	08 95       	ret

00001160 <delay_ms>:

void delay_ms(uint16_t ms) {
    1160:	0f 93       	push	r16
    1162:	1f 93       	push	r17
    1164:	cf 93       	push	r28
    1166:	df 93       	push	r29
    1168:	8c 01       	movw	r16, r24
	for(uint16_t i=0; i<ms; i++) {
    116a:	00 97       	sbiw	r24, 0x00	; 0
    116c:	51 f0       	breq	.+20     	; 0x1182 <delay_ms+0x22>
    116e:	c0 e0       	ldi	r28, 0x00	; 0
    1170:	d0 e0       	ldi	r29, 0x00	; 0
		delay_us(1000);
    1172:	88 ee       	ldi	r24, 0xE8	; 232
    1174:	93 e0       	ldi	r25, 0x03	; 3
    1176:	0e 94 9e 08 	call	0x113c	; 0x113c <delay_us>
	TIMSK1 = 0x02; //Enable OCIE1A Interrupt
	while(!CTC_flag); //wait for the designated number of us
}

void delay_ms(uint16_t ms) {
	for(uint16_t i=0; i<ms; i++) {
    117a:	21 96       	adiw	r28, 0x01	; 1
    117c:	c0 17       	cp	r28, r16
    117e:	d1 07       	cpc	r29, r17
    1180:	c1 f7       	brne	.-16     	; 0x1172 <delay_ms+0x12>
		delay_us(1000);
	}
}
    1182:	df 91       	pop	r29
    1184:	cf 91       	pop	r28
    1186:	1f 91       	pop	r17
    1188:	0f 91       	pop	r16
    118a:	08 95       	ret

0000118c <__tablejump2__>:
    118c:	ee 0f       	add	r30, r30
    118e:	ff 1f       	adc	r31, r31

00001190 <__tablejump__>:
    1190:	05 90       	lpm	r0, Z+
    1192:	f4 91       	lpm	r31, Z
    1194:	e0 2d       	mov	r30, r0
    1196:	09 94       	ijmp

00001198 <_exit>:
    1198:	f8 94       	cli

0000119a <__stop_program>:
    119a:	ff cf       	rjmp	.-2      	; 0x119a <__stop_program>
