INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_project/testing_project/testing_project.srcs/sources_1/new/comp_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_project/testing_project/testing_project.srcs/sim_1/new/comp_1bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_comp_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_project/testing_project/testing_project.srcs/sources_1/new/greater_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_project/testing_project/testing_project.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
ERROR: [VRFC 10-2989] 'ports' is not declared [D:/FPGA_project/testing_project/testing_project.srcs/sources_1/new/test.v:2]
ERROR: [VRFC 10-2865] module 'test' ignored due to previous errors [D:/FPGA_project/testing_project/testing_project.srcs/sources_1/new/test.v:1]
