<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="real_matmul.cpp:48:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 600 has been inferred" BundleName="mem" VarName="MatA_DRAM" LoopLoc="real_matmul.cpp:48:26" LoopName="LoadMatAFromDRAMtoBRAM" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" Length="600" Direction="read" AccessID="scevgepseq" OrigID="for.inc.i.load.34" OrigAccess-DebugLoc="real_matmul.cpp:51:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="real_matmul.cpp:78:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" BundleName="mem" VarName="MatC_DRAM" LoopLoc="real_matmul.cpp:78:20" LoopName="VITIS_LOOP_78_1" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" Length="4" Direction="write" AccessID="scevgep1seq" OrigID="for.inc.i22.store.8" OrigAccess-DebugLoc="real_matmul.cpp:80:74" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="real_matmul.cpp:56:20" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem" VarName="MatB_DRAM" LoopLoc="real_matmul.cpp:56:20" LoopName="VITIS_LOOP_56_2" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" OrigID="for.inc29.i.load.57" OrigAccess-DebugLoc="real_matmul.cpp:58:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="real_matmul.cpp:77:28" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem" VarName="MatC_DRAM" LoopLoc="real_matmul.cpp:77:28" LoopName="LoadArraysFromBRAMtoDRAM" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" OrigID="scevgep1seq" OrigAccess-DebugLoc="real_matmul.cpp:78:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="real_matmul.cpp:29:19" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="MatA_DRAM" LoopLoc="real_matmul.cpp:29:19" LoopName="CallBlockMatmul" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" OrigID="scevgepseq" OrigAccess-DebugLoc="real_matmul.cpp:48:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="real_matmul.cpp:78:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="MatC_DRAM" LoopLoc="real_matmul.cpp:78:20" LoopName="VITIS_LOOP_78_1" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" OrigID="scevgep1seq" OrigAccess-DebugLoc="real_matmul.cpp:78:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="real_matmul.cpp:49:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="MatA_DRAM" LoopLoc="real_matmul.cpp:49:20" LoopName="VITIS_LOOP_49_1" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" OrigID="scevgepseq" OrigAccess-DebugLoc="real_matmul.cpp:48:26" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="real_matmul.cpp:48:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 600 and bit width 16 in loop 'LoadMatAFromDRAMtoBRAM' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="real_matmul.cpp:48:26" LoopName="LoadMatAFromDRAMtoBRAM" Length="600" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="real_matmul.cpp:78:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4 and bit width 16 in loop 'VITIS_LOOP_78_1' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="real_matmul.cpp:78:20" LoopName="VITIS_LOOP_78_1" Length="4" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

