{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:52:58 2011 " "Info: Processing started: Tue Dec 13 21:52:58 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timing_block_assign_two -c timing_block_assign_two " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off timing_block_assign_two -c timing_block_assign_two" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timing_block_assign_two.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/timing_block_assign_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_block_assign_two " "Info: Found entity 1: timing_block_assign_two" {  } { { "src/timing_block_assign_two.v" "" { Text "H:/fourbook/FB/code/Chapter09/timing_block_assign_two/src/timing_block_assign_two.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "temp2 timing_block_assign_two.v(27) " "Error (10161): Verilog HDL error at timing_block_assign_two.v(27): object \"temp2\" is not declared" {  } { { "src/timing_block_assign_two.v" "" { Text "H:/fourbook/FB/code/Chapter09/timing_block_assign_two/src/timing_block_assign_two.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "temp2 timing_block_assign_two.v(28) " "Error (10161): Verilog HDL error at timing_block_assign_two.v(28): object \"temp2\" is not declared" {  } { { "src/timing_block_assign_two.v" "" { Text "H:/fourbook/FB/code/Chapter09/timing_block_assign_two/src/timing_block_assign_two.v" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "temp1 timing_block_assign_two.v(28) " "Error (10161): Verilog HDL error at timing_block_assign_two.v(28): object \"temp1\" is not declared" {  } { { "src/timing_block_assign_two.v" "" { Text "H:/fourbook/FB/code/Chapter09/timing_block_assign_two/src/timing_block_assign_two.v" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "temp1 timing_block_assign_two.v(29) " "Error (10161): Verilog HDL error at timing_block_assign_two.v(29): object \"temp1\" is not declared" {  } { { "src/timing_block_assign_two.v" "" { Text "H:/fourbook/FB/code/Chapter09/timing_block_assign_two/src/timing_block_assign_two.v" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Error: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 13 21:52:59 2011 " "Error: Processing ended: Tue Dec 13 21:52:59 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
