# Reading C:/intelFPGA_pro/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/college/MIPS_project/codes/Pipeline/xilinx synthesis/synthesis.v}
