{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749990559161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749990559162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 19:29:19 2025 " "Processing started: Sun Jun 15 19:29:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749990559162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749990559162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749990559162 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749990559381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegencoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegencoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegEncoder " "Found entity 1: SevenSegEncoder" {  } { { "SevenSegEncoder.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SevenSegEncoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitsplitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitsplitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitSplitter " "Found entity 1: DigitSplitter" {  } { { "DigitSplitter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/DigitSplitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559410 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(12) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(12)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(13) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(13)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 13 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(14) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(14)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 14 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(15) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(15)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(17) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(17)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 17 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(19) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(19)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 19 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(20) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(20)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 20 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(21) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(21)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(22) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(22)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 22 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(24) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(24)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 24 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(25) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(25)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 25 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(26) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(26)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(27) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(27)" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749990559412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpins.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockpins.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockPins " "Found entity 1: ClockPins" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tickcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tickcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TickCounter " "Found entity 1: TickCounter" {  } { { "TickCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TickCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file timecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeCounter " "Found entity 1: TimeCounter" {  } { { "TimeCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TimeCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop " "Found entity 1: ClockTop" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop_tb " "Found entity 1: ClockTop_tb" {  } { { "ClockTop_tb.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmModule " "Found entity 1: AlarmModule" {  } { { "AlarmModule.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/AlarmModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingsmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingsmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingsModule " "Found entity 1: SettingsModule" {  } { { "SettingsModule.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmsignal.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmsignal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmSignal " "Found entity 1: AlarmSignal" {  } { { "AlarmSignal.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/AlarmSignal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingscontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingscontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingsController " "Found entity 1: SettingsController" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inc_min ClockPins.sv(37) " "Verilog HDL Implicit Net warning at ClockPins.sv(37): created implicit net for \"inc_min\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dec_min ClockPins.sv(38) " "Verilog HDL Implicit Net warning at ClockPins.sv(38): created implicit net for \"dec_min\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inc_hour ClockPins.sv(39) " "Verilog HDL Implicit Net warning at ClockPins.sv(39): created implicit net for \"inc_hour\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dec_hour ClockPins.sv(40) " "Verilog HDL Implicit Net warning at ClockPins.sv(40): created implicit net for \"dec_hour\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_select ClockPins.sv(41) " "Verilog HDL Implicit Net warning at ClockPins.sv(41): created implicit net for \"min_select\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_select ClockPins.sv(42) " "Verilog HDL Implicit Net warning at ClockPins.sv(42): created implicit net for \"hour_select\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "set_mode ClockPins.sv(43) " "Verilog HDL Implicit Net warning at ClockPins.sv(43): created implicit net for \"set_mode\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockPins " "Elaborating entity \"ClockPins\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749990559463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTop ClockTop:ClockTop " "Elaborating entity \"ClockTop\" for hierarchy \"ClockTop:ClockTop\"" {  } { { "ClockPins.sv" "ClockTop" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ClockTop.sv(78) " "Verilog HDL assignment warning at ClockTop.sv(78): truncated value with size 32 to match size of target (7)" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559465 "|ClockPins|ClockTop:ClockTop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ClockTop.sv(79) " "Verilog HDL assignment warning at ClockTop.sv(79): truncated value with size 32 to match size of target (7)" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559465 "|ClockPins|ClockTop:ClockTop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ClockTop.sv(80) " "Verilog HDL assignment warning at ClockTop.sv(80): truncated value with size 32 to match size of target (6)" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559466 "|ClockPins|ClockTop:ClockTop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ClockTop.sv(81) " "Verilog HDL assignment warning at ClockTop.sv(81): truncated value with size 32 to match size of target (6)" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559466 "|ClockPins|ClockTop:ClockTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TickCounter ClockTop:ClockTop\|TickCounter:tick_counter " "Elaborating entity \"TickCounter\" for hierarchy \"ClockTop:ClockTop\|TickCounter:tick_counter\"" {  } { { "ClockTop.sv" "tick_counter" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 TickCounter.sv(19) " "Verilog HDL assignment warning at TickCounter.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "TickCounter.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/TickCounter.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559467 "|ClockPins|ClockTop:ClockTop|TickCounter:tick_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SettingsController ClockTop:ClockTop\|SettingsController:settings " "Elaborating entity \"SettingsController\" for hierarchy \"ClockTop:ClockTop\|SettingsController:settings\"" {  } { { "ClockTop.sv" "settings" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(80) " "Verilog HDL assignment warning at SettingsController.sv(80): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559469 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(82) " "Verilog HDL assignment warning at SettingsController.sv(82): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559469 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(85) " "Verilog HDL assignment warning at SettingsController.sv(85): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559469 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(87) " "Verilog HDL assignment warning at SettingsController.sv(87): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559469 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SettingsController.sv(93) " "Verilog HDL assignment warning at SettingsController.sv(93): truncated value with size 32 to match size of target (5)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559469 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SettingsController.sv(95) " "Verilog HDL assignment warning at SettingsController.sv(95): truncated value with size 32 to match size of target (5)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559469 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SettingsController.sv(98) " "Verilog HDL assignment warning at SettingsController.sv(98): truncated value with size 32 to match size of target (5)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559469 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SettingsController.sv(100) " "Verilog HDL assignment warning at SettingsController.sv(100): truncated value with size 32 to match size of target (5)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559469 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(107) " "Verilog HDL assignment warning at SettingsController.sv(107): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559471 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(109) " "Verilog HDL assignment warning at SettingsController.sv(109): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559471 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(112) " "Verilog HDL assignment warning at SettingsController.sv(112): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559471 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(114) " "Verilog HDL assignment warning at SettingsController.sv(114): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559471 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SettingsController.sv(120) " "Verilog HDL assignment warning at SettingsController.sv(120): truncated value with size 32 to match size of target (5)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559471 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SettingsController.sv(122) " "Verilog HDL assignment warning at SettingsController.sv(122): truncated value with size 32 to match size of target (5)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559471 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SettingsController.sv(125) " "Verilog HDL assignment warning at SettingsController.sv(125): truncated value with size 32 to match size of target (5)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559471 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SettingsController.sv(127) " "Verilog HDL assignment warning at SettingsController.sv(127): truncated value with size 32 to match size of target (5)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559471 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SettingsController.sv(137) " "Verilog HDL assignment warning at SettingsController.sv(137): truncated value with size 32 to match size of target (5)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559471 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SettingsController.sv(139) " "Verilog HDL assignment warning at SettingsController.sv(139): truncated value with size 32 to match size of target (6)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559472 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SettingsController.sv(149) " "Verilog HDL assignment warning at SettingsController.sv(149): truncated value with size 32 to match size of target (3)" {  } { { "SettingsController.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/SettingsController.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749990559472 "|ClockPins|ClockTop:ClockTop|SettingsController:settings"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmModule ClockTop:ClockTop\|AlarmModule:alarmModule " "Elaborating entity \"AlarmModule\" for hierarchy \"ClockTop:ClockTop\|AlarmModule:alarmModule\"" {  } { { "ClockTop.sv" "alarmModule" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmSignal ClockTop:ClockTop\|AlarmSignal:alarmSignalModule " "Elaborating entity \"AlarmSignal\" for hierarchy \"ClockTop:ClockTop\|AlarmSignal:alarmSignalModule\"" {  } { { "ClockTop.sv" "alarmSignalModule" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegEncoder ClockTop:ClockTop\|SevenSegEncoder:seg_min_units_enc " "Elaborating entity \"SevenSegEncoder\" for hierarchy \"ClockTop:ClockTop\|SevenSegEncoder:seg_min_units_enc\"" {  } { { "ClockTop.sv" "seg_min_units_enc" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559493 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1749990559615 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1749990559615 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|Mod0\"" {  } { { "ClockTop.sv" "Mod0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559701 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|Div0\"" {  } { { "ClockTop.sv" "Div0" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559701 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|Mod1\"" {  } { { "ClockTop.sv" "Mod1" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559701 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|Div1\"" {  } { { "ClockTop.sv" "Div1" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559701 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1749990559701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|lpm_divide:Mod0\"" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|lpm_divide:Mod0 " "Instantiated megafunction \"ClockTop:ClockTop\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559727 ""}  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749990559727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|lpm_divide:Div0\"" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|lpm_divide:Div0 " "Instantiated megafunction \"ClockTop:ClockTop\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559784 ""}  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749990559784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|lpm_divide:Mod1\"" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|lpm_divide:Mod1 " "Instantiated megafunction \"ClockTop:ClockTop\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559827 ""}  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749990559827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_52m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/alt_u_div_mse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|lpm_divide:Div1\"" {  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990559883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|lpm_divide:Div1 " "Instantiated megafunction \"ClockTop:ClockTop\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749990559883 ""}  } { { "ClockTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockTop.sv" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749990559883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/db/lpm_divide_2am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749990559917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749990559917 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1749990559994 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_display_3\[5\] GND " "Pin \"seg_display_3\[5\]\" is stuck at GND" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749990560034 "|ClockPins|seg_display_3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1749990560034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1749990560097 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1749990560190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749990560312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990560312 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dec_min_btn " "No output dependent on input pin \"dec_min_btn\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990560344 "|ClockPins|dec_min_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "incr_min_btn " "No output dependent on input pin \"incr_min_btn\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990560344 "|ClockPins|incr_min_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dec_hour_btn " "No output dependent on input pin \"dec_hour_btn\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990560344 "|ClockPins|dec_hour_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "incr_hour_btn " "No output dependent on input pin \"incr_hour_btn\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990560344 "|ClockPins|incr_hour_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "time_mode_switch " "No output dependent on input pin \"time_mode_switch\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990560344 "|ClockPins|time_mode_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "min_select_switch " "No output dependent on input pin \"min_select_switch\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990560344 "|ClockPins|min_select_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hour_select_switch " "No output dependent on input pin \"hour_select_switch\"" {  } { { "ClockPins.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Clock/ClockPins.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749990560344 "|ClockPins|hour_select_switch"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1749990560344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "277 " "Implemented 277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749990560345 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749990560345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749990560345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749990560345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749990560372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 15 19:29:20 2025 " "Processing ended: Sun Jun 15 19:29:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749990560372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749990560372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749990560372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749990560372 ""}
