* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Aug 28 2020 16:27:06

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\packer.exe  D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_pk.sdc  --translator  D:/ProgramFiles/Lattice/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 2656/3520
Used Logic Tile: 370/440
Used IO Cell:    83/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: FIFO_CLK_c
Clock Source: FIFO_CLK 
Clock Driver: FIFO_CLK_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 1113
Fanout to Tile: 231

Clock Domain: SLM_CLK_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 374
Fanout to Tile: 117


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   1 0 0 0 0 0 0 1 1 3 1 2 1 8 8 8 1 2 1 0 0 0 0 0   
19|   0 0 0 0 0 0 0 8 0 8 8 8 8 8 8 8 8 8 0 1 0 1 1 0   
18|   0 0 0 0 8 0 5 8 8 8 8 8 8 8 8 8 8 2 2 0 0 0 0 1   
17|   0 7 0 0 8 8 8 8 7 8 8 8 8 8 2 8 8 8 8 8 0 0 1 0   
16|   0 7 8 0 8 8 7 7 8 7 7 5 8 8 8 8 8 8 8 2 0 2 0 1   
15|   7 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 7 8 0 0 1 0   
14|   8 6 8 0 8 7 8 7 8 8 8 8 8 8 8 8 2 8 8 8 0 6 0 1   
13|   7 8 8 0 7 8 8 8 8 8 8 8 7 8 8 7 8 8 8 8 0 8 8 1   
12|   8 8 8 0 8 7 8 8 8 8 8 8 8 8 8 7 8 3 8 8 0 8 1 1   
11|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 7 0 7 1 7   
10|   7 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 7 1   
 9|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 7 8 8 0 7 8 1   
 8|   8 7 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 7 3 6   
 7|   7 8 8 0 8 8 8 8 8 8 8 8 8 8 7 8 8 8 8 8 0 8 8 0   
 6|   1 8 8 0 8 8 8 8 8 8 8 8 8 8 7 8 7 8 8 8 0 5 8 0   
 5|   0 7 8 0 8 7 7 8 7 8 8 8 8 8 8 8 8 8 7 8 0 0 8 0   
 4|   0 0 1 0 0 8 7 7 7 7 8 8 8 8 8 8 8 7 8 8 0 0 0 0   
 3|   0 0 0 0 1 7 8 8 8 8 8 8 8 8 8 8 8 8 7 1 0 0 0 0   
 2|   0 0 0 0 8 0 7 7 8 8 7 7 7 7 8 6 8 8 8 0 0 0 0 0   
 1|   0 0 0 0 8 0 0 0 8 8 8 8 8 7 8 8 8 8 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.18

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     1  0  0  0  0  0  0  2  1  7  2  5  2 15 14 14  2  4  2  0  0  0  0  0    
19|     0  0  0  0  0  0  0 15  0 18 13 17 19 16 22 11 22 16  0  2  0  2  2  0    
18|     0  0  0  0  7  0 14 15 18 20 10 15 22 19 19 16 15  4  2  0  0  0  0  2    
17|     0 16  0  0 20 19 21 14 24 17 13 14 20 16  5 13 21 16  9 17  0  0  2  0    
16|     0 20 22  0 14 22 22 12 18 10 16 12 12 16  4 17 15 16 20  3  0  2  0  2    
15|    21 22 18  0 18 19 19 16 20 14 20 16 17 12  4 18 10 17 18 18  0  0  2  0    
14|    21 20 20  0 19 22 22 22 20 20 18 19 15 12  4 12  3 20 12 18  0 22  0  2    
13|    20 19 20  0 21 19 21 20 19 21 18 21 16 19  8  9 20 12 14 18  0 15 15  2    
12|    20 20 18  0 21 22 21 16 21 18 20 22 17 20 17 23 15  7 18 20  0 15  4  2    
11|    16 21 18  0 22 17 22 21 17 19 11 17 22 17 15  9 22 18 16 17  0  8  4 10    
10|    22 22 20  0 19 21 22 20 22 20 13 21 22 20 22 20 17 20 22 20  0 18 16  2    
 9|    22 22 19  0 22 21 21 19 21 21 18 16 16 19 20 22 20 22 19 19  0 22 17  1    
 8|    18 18 17  0 22 22 21 21 21 21 15 11 20 22 21 20 21 21 17 20  0 22  9 19    
 7|    18 18 20  0 17 21 22 22 21 19 20 18 11 22 22 18 22 22 21 22  0 16 16  0    
 6|     3 21 22  0 21 21 22 22 21 19 20 22 22 22 20 19 21 22 20 18  0 17 16  0    
 5|     0 21 19  0 21 22 22 22 22 22 22 19 21 19 21 21 19 18 22 15  0  0 16  0    
 4|     0  0  3  0  0 15 22 22 22 22 21 22 15 22 20 19 21 22 16 13  0  0  0  0    
 3|     0  0  0  0  3 18 22 20 18 21 22 21 20  8 21 18 22 22 22  4  0  0  0  0    
 2|     0  0  0  0  8  0 22 22 20 22 22 22 22 22 22 20 16 22 18  0  0  0  0  0    
 1|     0  0  0  0  8  0  0  0 22 18 22 17 20  7 20 19 19 16  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 16.95

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     1  0  0  0  0  0  0  2  1  9  2  6  2 26 28 28  2  4  2  0  0  0  0  0    
19|     0  0  0  0  0  0  0 26  0 24 26 23 28 30 32 25 29 16  0  2  0  2  2  0    
18|     0  0  0  0 24  0 18 23 29 23 31 26 30 31 30 28 25  4  2  0  0  0  0  2    
17|     0 25  0  0 28 30 29 21 24 31 18 30 25 32  6 20 29 16 30 27  0  0  2  0    
16|     0 25 29  0 29 29 26 17 31 16 28 16 24 21 11 26 25 25 25  5  0  2  0  2    
15|    26 29 25  0 29 28 29 26 29 20 25 16 24 16 11 25 26 24 23 25  0  0  2  0    
14|    29 24 29  0 30 27 30 26 30 23 27 26 21 22 11 18  5 28 23 29  0 22  0  2    
13|    27 29 29  0 24 25 29 30 29 24 27 25 21 27 16  9 26 25 32 29  0 29 25  2    
12|    28 28 25  0 28 27 26 22 31 25 25 27 24 27 24 23 29  9 25 29  0 28  4  2    
11|    24 29 28  0 27 26 27 25 26 30 24 26 26 17 23 17 29 24 23 24  0 25  4 19    
10|    27 27 29  0 26 28 30 30 28 29 27 25 26 29 27 29 28 29 27 29  0 29 25  2    
 9|    27 27 25  0 28 28 26 31 27 28 29 28 27 27 27 27 25 26 25 28  0 27 28  1    
 8|    26 22 28  0 27 30 26 28 27 29 28 25 26 29 27 27 30 30 30 29  0 28  9 23    
 7|    21 30 27  0 26 30 30 27 27 24 28 31 31 25 25 26 27 25 26 27  0 30 16  0    
 6|     3 26 30  0 31 28 27 27 30 26 28 28 27 27 26 27 25 30 28 31  0 20 16  0    
 5|     0 26 25  0 26 28 25 30 28 29 29 25 27 26 27 26 31 26 25 27  0  0 16  0    
 4|     0  0  3  0  0 28 28 27 28 26 28 29 27 28 28 30 27 27 29 27  0  0  0  0    
 3|     0  0  0  0  3 26 28 29 31 28 30 27 25  8 27 25 29 30 26  4  0  0  0  0    
 2|     0  0  0  0  8  0 28 27 31 29 28 24 27 25 29 24 30 27 28  0  0  0  0  0    
 1|     0  0  0  0  8  0  0  0 29 23 28 27 30  7 27 27 30 28  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 23.85

***** Run Time Info *****
Run Time:  1
