[02/01 11:25:17      0s] 
[02/01 11:25:17      0s] Cadence Innovus(TM) Implementation System.
[02/01 11:25:17      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/01 11:25:17      0s] 
[02/01 11:25:17      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[02/01 11:25:17      0s] Options:	
[02/01 11:25:17      0s] Date:		Mon Feb  1 11:25:17 2021
[02/01 11:25:17      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[02/01 11:25:17      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[02/01 11:25:17      0s] 
[02/01 11:25:17      0s] License:
[02/01 11:25:18      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[02/01 11:25:18      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/01 11:29:20     21s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[02/01 11:29:20     21s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[02/01 11:29:20     21s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[02/01 11:29:20     21s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[02/01 11:29:20     21s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[02/01 11:29:20     21s] @(#)CDS: CPE v17.11-s095
[02/01 11:29:20     21s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[02/01 11:29:20     21s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[02/01 11:29:20     21s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/01 11:29:20     21s] @(#)CDS: RCDB 11.10
[02/01 11:29:20     21s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[02/01 11:29:21     21s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp.

[02/01 11:29:21     21s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[02/01 11:29:33     22s] 
[02/01 11:29:33     22s] **INFO:  MMMC transition support version v31-84 
[02/01 11:29:33     22s] 
[02/01 11:29:33     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/01 11:29:33     22s] <CMD> suppressMessage ENCEXT-2799
[02/01 11:29:38     23s] <CMD> getDrawView
[02/01 11:29:38     23s] <CMD> loadWorkspace -name Physical
[02/01 11:29:39     23s] <CMD> win
[02/01 11:31:12     26s] <CMD> encMessage warning 0
[02/01 11:31:12     26s] Suppress "**WARN ..." messages.
[02/01 11:31:12     26s] <CMD> encMessage debug 0
[02/01 11:31:12     26s] <CMD> encMessage info 0
[02/01 11:31:16     26s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/01 11:31:18     27s] Loading view definition file from /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_postFix.dat/viewDefinition.tcl
[02/01 11:31:18     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:18     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:18     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:18     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:18     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:18     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:18     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:18     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:18     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:18     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:18     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:19     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:19     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:19     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:19     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:19     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:19     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:20     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:20     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:20     27s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/01 11:31:40     29s] *** End library_loading (cpu=0.04min, real=0.37min, mem=19.3M, fe_cpu=0.49min, fe_real=6.38min, fe_mem=521.5M) ***
[02/01 11:31:45     29s] *** Netlist is unique.
[02/01 11:31:47     30s] Loading preference file /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_postFix.dat/gui.pref.tcl ...
[02/01 11:31:48     30s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/01 11:32:08     31s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/01 11:32:37     33s] <CMD> setDrawView place
[02/01 11:32:56     34s] <CMD> get_time_unit
[02/01 11:32:56     34s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[02/01 11:32:57     34s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 11:32:59     34s] #################################################################################
[02/01 11:32:59     34s] # Design Stage: PostRoute
[02/01 11:32:59     34s] # Design Name: RISCV
[02/01 11:32:59     34s] # Design Mode: 90nm
[02/01 11:32:59     34s] # Analysis Mode: MMMC OCV 
[02/01 11:32:59     34s] # Parasitics Mode: No SPEF/RCDB
[02/01 11:32:59     34s] # Signoff Settings: SI On 
[02/01 11:32:59     34s] #################################################################################
[02/01 11:32:59     34s] Extraction called for design 'RISCV' of instances=20977 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/01 11:32:59     34s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/01 11:32:59     34s] Type 'man IMPEXT-3530' for more detail.
[02/01 11:32:59     34s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/01 11:32:59     34s] RC Extraction called in multi-corner(1) mode.
[02/01 11:33:00     34s] Process corner(s) are loaded.
[02/01 11:33:00     34s]  Corner: my_rc
[02/01 11:33:00     34s] extractDetailRC Option : -outfile /tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_23sjwq.rcdb.d  -extended
[02/01 11:33:00     34s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/01 11:33:00     34s]       RC Corner Indexes            0   
[02/01 11:33:00     34s] Capacitance Scaling Factor   : 1.00000 
[02/01 11:33:00     34s] Coupling Cap. Scaling Factor : 1.00000 
[02/01 11:33:00     34s] Resistance Scaling Factor    : 1.00000 
[02/01 11:33:00     34s] Clock Cap. Scaling Factor    : 1.00000 
[02/01 11:33:00     34s] Clock Res. Scaling Factor    : 1.00000 
[02/01 11:33:00     34s] Shrink Factor                : 1.00000
[02/01 11:33:01     34s] Initializing multi-corner capacitance tables ... 
[02/01 11:33:01     34s] Initializing multi-corner resistance tables ...
[02/01 11:33:02     34s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 818.3M)
[02/01 11:33:03     34s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_23sjwq.rcdb.d' for storing RC.
[02/01 11:33:04     34s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 903.4M)
[02/01 11:33:05     34s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 905.4M)
[02/01 11:33:06     34s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 905.4M)
[02/01 11:33:07     34s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 906.4M)
[02/01 11:33:08     34s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 908.4M)
[02/01 11:33:09     35s] Extracted 60.002% (CPU Time= 0:00:00.7  MEM= 909.4M)
[02/01 11:33:10     35s] Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 910.4M)
[02/01 11:33:11     35s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 911.4M)
[02/01 11:33:14     35s] Extracted 90.0019% (CPU Time= 0:00:01.1  MEM= 912.4M)
[02/01 11:33:19     35s] Extracted 100% (CPU Time= 0:00:01.5  MEM= 918.4M)
[02/01 11:33:20     35s] Number of Extracted Resistors     : 136595
[02/01 11:33:20     35s] Number of Extracted Ground Cap.   : 143437
[02/01 11:33:20     35s] Number of Extracted Coupling Cap. : 221220
[02/01 11:33:20     35s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_23sjwq.rcdb.d' for reading.
[02/01 11:33:20     35s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/01 11:33:20     35s]  Corner: my_rc
[02/01 11:33:20     35s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 902.4M)
[02/01 11:33:21     36s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_23sjwq.rcdb_Filter.rcdb.d' for storing RC.
[02/01 11:33:22     36s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_23sjwq.rcdb.d'. 7081 times net's RC data read were performed.
[02/01 11:33:24     36s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=902.371M)
[02/01 11:33:24     36s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_23sjwq.rcdb.d' for reading.
[02/01 11:33:24     36s] processing rcdb (/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_23sjwq.rcdb.d) for hinst (top) of cell (RISCV);
[02/01 11:33:25     36s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=902.371M)
[02/01 11:33:25     36s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:26.0  MEM: 902.371M)
[02/01 11:33:30     36s] AAE_INFO: 1 threads acquired from CTE.
[02/01 11:33:30     36s] Setting infinite Tws ...
[02/01 11:33:30     36s] First Iteration Infinite Tw... 
[02/01 11:33:30     36s] Calculate late delays in OCV mode...
[02/01 11:33:30     36s] Calculate early delays in OCV mode...
[02/01 11:33:31     36s] Topological Sorting (REAL = 0:00:01.0, MEM = 902.4M, InitMEM = 902.4M)
[02/01 11:33:31     36s] Start delay calculation (fullDC) (1 T). (MEM=902.371)
[02/01 11:33:31     36s] Initializing multi-corner capacitance tables ... 
[02/01 11:33:31     36s] Initializing multi-corner resistance tables ...
[02/01 11:33:35     37s] Start AAE Lib Loading. (MEM=918.594)
[02/01 11:33:35     37s] End AAE Lib Loading. (MEM=1109.34 CPU=0:00:00.0 Real=0:00:00.0)
[02/01 11:33:35     37s] End AAE Lib Interpolated Model. (MEM=1109.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 11:33:36     37s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_23sjwq.rcdb.d' for reading.
[02/01 11:33:36     37s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1080.7M)
[02/01 11:33:36     37s] AAE_INFO: 1 threads acquired from CTE.
[02/01 11:34:50     44s] Total number of fetched objects 8172
[02/01 11:34:50     44s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 11:34:51     44s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/01 11:34:51     44s] End delay calculation. (MEM=1122.47 CPU=0:00:06.9 REAL=0:01:12)
[02/01 11:34:52     44s] End delay calculation (fullDC). (MEM=1025.1 CPU=0:00:07.7 REAL=0:01:21)
[02/01 11:34:52     44s] *** CDM Built up (cpu=0:00:10.4  real=0:01:53  mem= 1025.1M) ***
[02/01 11:35:01     45s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1025.1M)
[02/01 11:35:01     45s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 11:35:02     45s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1025.1M)
[02/01 11:35:02     45s] Starting SI iteration 2
[02/01 11:35:03     45s] Calculate late delays in OCV mode...
[02/01 11:35:03     45s] Calculate early delays in OCV mode...
[02/01 11:35:03     45s] Start delay calculation (fullDC) (1 T). (MEM=1033.14)
[02/01 11:35:04     45s] End AAE Lib Interpolated Model. (MEM=1033.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 11:35:07     45s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 11:35:07     45s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/01 11:35:07     45s] Total number of fetched objects 8172
[02/01 11:35:07     45s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 11:35:07     45s] End delay calculation. (MEM=1020.22 CPU=0:00:00.2 REAL=0:00:03.0)
[02/01 11:35:07     45s] End delay calculation (fullDC). (MEM=1020.22 CPU=0:00:00.3 REAL=0:00:04.0)
[02/01 11:35:07     45s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1020.2M) ***
[02/01 11:35:26     47s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[02/01 11:35:26     47s] Parsing file top.mtarpt...
[02/01 12:04:57    103s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_13_
[02/01 12:04:57    103s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_13_
[02/01 12:04:59    103s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_13_
[02/01 12:04:59    103s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_13_
[02/01 12:04:59    103s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_13_
[02/01 12:06:16    106s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_6_
[02/01 12:06:16    106s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_6_
[02/01 12:08:06    109s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:08:06    109s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:08:09    110s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:08:09    110s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_6_
[02/01 12:08:09    110s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_30_
[02/01 12:08:09    110s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_30_
[02/01 12:08:17    110s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_30_
[02/01 12:08:17    110s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_6_
[02/01 12:08:17    110s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:08:17    110s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:08:23    110s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:08:23    110s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_6_
[02/01 12:08:23    110s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_30_
[02/01 12:08:23    110s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_30_
[02/01 12:08:25    110s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_30_
[02/01 12:08:25    110s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_6_
[02/01 12:08:25    110s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:08:25    110s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:09:13    112s] <CMD> deleteFiller -cell LOGIC1_X1 LOGIC0_X1 FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1
[02/01 12:09:13    112s] Deleted 0 physical inst  (cell LOGIC1_X1 / prefix -).
[02/01 12:09:13    112s] Deleted 0 physical inst  (cell LOGIC0_X1 / prefix -).
[02/01 12:09:13    112s] Deleted 1866 physical insts (cell FILLCELL_X8 / prefix -).
[02/01 12:09:13    112s] Deleted 3249 physical insts (cell FILLCELL_X4 / prefix -).
[02/01 12:09:13    112s] Deleted 17 physical insts (cell FILLCELL_X32 / prefix -).
[02/01 12:09:13    112s] Deleted 10 physical insts (cell FILLCELL_X2 / prefix -).
[02/01 12:09:13    112s] Deleted 170 physical insts (cell FILLCELL_X16 / prefix -).
[02/01 12:09:13    112s] Deleted 9113 physical insts (cell FILLCELL_X1 / prefix -).
[02/01 12:09:14    112s] Total physical insts deleted = 14425.
[02/01 12:09:17    112s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:09:37    113s] <CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_6_ -cell SDFFR_X2
[02/01 12:09:37    113s] #################################################################################
[02/01 12:09:37    113s] # Design Stage: PostRoute
[02/01 12:09:37    113s] # Design Name: RISCV
[02/01 12:09:37    113s] # Design Mode: 90nm
[02/01 12:09:37    113s] # Analysis Mode: MMMC OCV 
[02/01 12:09:37    113s] # Parasitics Mode: SPEF/RCDB
[02/01 12:09:37    113s] # Signoff Settings: SI On 
[02/01 12:09:37    113s] #################################################################################
[02/01 12:09:38    113s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 12:09:39    113s] #################################################################################
[02/01 12:09:39    113s] # Design Stage: PostRoute
[02/01 12:09:39    113s] # Design Name: RISCV
[02/01 12:09:39    113s] # Design Mode: 90nm
[02/01 12:09:39    113s] # Analysis Mode: MMMC OCV 
[02/01 12:09:39    113s] # Parasitics Mode: SPEF/RCDB
[02/01 12:09:39    113s] # Signoff Settings: SI On 
[02/01 12:09:39    113s] #################################################################################
[02/01 12:09:46    113s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:09:46    113s] Setting infinite Tws ...
[02/01 12:09:46    113s] First Iteration Infinite Tw... 
[02/01 12:09:46    113s] Calculate early delays in OCV mode...
[02/01 12:09:46    113s] Calculate late delays in OCV mode...
[02/01 12:09:46    113s] Topological Sorting (REAL = 0:00:00.0, MEM = 995.9M, InitMEM = 995.9M)
[02/01 12:09:46    113s] Start delay calculation (fullDC) (1 T). (MEM=995.945)
[02/01 12:09:49    114s] End AAE Lib Interpolated Model. (MEM=1012.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:10:55    120s] Total number of fetched objects 8172
[02/01 12:10:55    120s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 12:10:57    121s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:02.0)
[02/01 12:10:57    121s] End delay calculation. (MEM=1044.17 CPU=0:00:06.7 REAL=0:01:05)
[02/01 12:10:57    121s] End delay calculation (fullDC). (MEM=1044.17 CPU=0:00:07.2 REAL=0:01:11)
[02/01 12:10:57    121s] *** CDM Built up (cpu=0:00:07.8  real=0:01:18  mem= 1044.2M) ***
[02/01 12:11:04    121s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1044.2M)
[02/01 12:11:04    121s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 12:11:05    121s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1044.2M)
[02/01 12:11:05    121s] Starting SI iteration 2
[02/01 12:11:06    122s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:11:06    122s] Calculate early delays in OCV mode...
[02/01 12:11:06    122s] Calculate late delays in OCV mode...
[02/01 12:11:06    122s] Start delay calculation (fullDC) (1 T). (MEM=1052.22)
[02/01 12:11:07    122s] End AAE Lib Interpolated Model. (MEM=1052.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:11:09    122s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 12:11:09    122s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/01 12:11:09    122s] Total number of fetched objects 8172
[02/01 12:11:09    122s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 12:11:09    122s] End delay calculation. (MEM=1020.21 CPU=0:00:00.2 REAL=0:00:02.0)
[02/01 12:11:09    122s] End delay calculation (fullDC). (MEM=1020.21 CPU=0:00:00.3 REAL=0:00:03.0)
[02/01 12:11:09    122s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1020.2M) ***
[02/01 12:11:13    122s] Design State:
[02/01 12:11:13    122s]     #signal nets       :  7080
[02/01 12:11:13    122s]     #routed signal nets:  7009
[02/01 12:11:13    122s]     #clock nets        :  1
[02/01 12:11:13    122s]     #routed clock nets :  1
[02/01 12:11:13    122s] #################################################################################
[02/01 12:11:13    122s] # Design Stage: PostRoute
[02/01 12:11:13    122s] # Design Name: RISCV
[02/01 12:11:13    122s] # Design Mode: 90nm
[02/01 12:11:13    122s] # Analysis Mode: MMMC OCV 
[02/01 12:11:13    122s] # Parasitics Mode: SPEF/RCDB
[02/01 12:11:13    122s] # Signoff Settings: SI On 
[02/01 12:11:13    122s] #################################################################################
[02/01 12:11:14    122s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:11:14    122s] Estimated cell power/ground rail width = 0.197 um
[02/01 12:11:14    122s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:11:14    122s] *** Starting refinePlace (0:02:03 mem=1020.2M) ***
[02/01 12:11:14    122s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:11:14    122s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:11:14    122s] Starting refinePlace ...
[02/01 12:11:14    122s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:11:14    122s] Density distribution unevenness ratio = 6.231%
[02/01 12:11:14    122s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:11:14    122s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1020.2MB) @(0:02:03 - 0:02:03).
[02/01 12:11:14    122s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:11:14    122s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:11:16    122s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:11:16    122s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:02.0, mem=1020.2MB) @(0:02:03 - 0:02:03).
[02/01 12:11:16    122s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:11:16    122s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1020.2MB
[02/01 12:11:16    122s] Statistics of distance of Instance movement in refine placement:
[02/01 12:11:16    122s]   maximum (X+Y) =         0.00 um
[02/01 12:11:16    122s]   mean    (X+Y) =         0.00 um
[02/01 12:11:16    122s] Summary Report:
[02/01 12:11:16    122s] Instances move: 0 (out of 6552 movable)
[02/01 12:11:16    122s] Instances flipped: 0
[02/01 12:11:16    122s] Mean displacement: 0.00 um
[02/01 12:11:16    122s] Max displacement: 0.00 um 
[02/01 12:11:16    122s] Total instances moved : 0
[02/01 12:11:16    122s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:11:16    122s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1020.2MB
[02/01 12:11:16    122s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1020.2MB) @(0:02:03 - 0:02:03).
[02/01 12:11:16    122s] *** Finished refinePlace (0:02:03 mem=1020.2M) ***
[02/01 12:11:16    122s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_6_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:11:17    123s] Resize reg_ALUout_EX_MEM_q_reg_6_ (SDFFR_X1) to SDFFR_X2.
[02/01 12:11:21    123s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:11:24    123s] <CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_13_ -cell SDFFR_X2
[02/01 12:11:24    123s] Design State:
[02/01 12:11:24    123s]     #signal nets       :  7080
[02/01 12:11:24    123s]     #routed signal nets:  7009
[02/01 12:11:24    123s]     #clock nets        :  1
[02/01 12:11:24    123s]     #routed clock nets :  1
[02/01 12:11:24    123s] #################################################################################
[02/01 12:11:24    123s] # Design Stage: PostRoute
[02/01 12:11:24    123s] # Design Name: RISCV
[02/01 12:11:24    123s] # Design Mode: 90nm
[02/01 12:11:24    123s] # Analysis Mode: MMMC OCV 
[02/01 12:11:24    123s] # Parasitics Mode: SPEF/RCDB
[02/01 12:11:24    123s] # Signoff Settings: SI On 
[02/01 12:11:24    123s] #################################################################################
[02/01 12:11:24    123s] #spOpts: mergeVia=F 
[02/01 12:11:24    123s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:11:24    123s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:11:24    123s] *** Starting refinePlace (0:02:03 mem=1094.7M) ***
[02/01 12:11:24    123s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:11:25    123s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:11:25    123s] Starting refinePlace ...
[02/01 12:11:25    123s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:11:25    123s] Density distribution unevenness ratio = 6.230%
[02/01 12:11:25    123s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:11:25    123s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1094.7MB) @(0:02:03 - 0:02:03).
[02/01 12:11:25    123s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:11:25    123s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:11:26    123s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:11:26    123s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1094.7MB) @(0:02:03 - 0:02:04).
[02/01 12:11:26    123s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:11:26    123s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1094.7MB
[02/01 12:11:26    123s] Statistics of distance of Instance movement in refine placement:
[02/01 12:11:26    123s]   maximum (X+Y) =         0.00 um
[02/01 12:11:26    123s]   mean    (X+Y) =         0.00 um
[02/01 12:11:26    123s] Summary Report:
[02/01 12:11:26    123s] Instances move: 0 (out of 6552 movable)
[02/01 12:11:26    123s] Instances flipped: 0
[02/01 12:11:26    123s] Mean displacement: 0.00 um
[02/01 12:11:26    123s] Max displacement: 0.00 um 
[02/01 12:11:26    123s] Total instances moved : 0
[02/01 12:11:26    123s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:11:26    123s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1094.7MB
[02/01 12:11:26    123s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1094.7MB) @(0:02:03 - 0:02:04).
[02/01 12:11:26    123s] *** Finished refinePlace (0:02:04 mem=1094.7M) ***
[02/01 12:11:26    123s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_13_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:11:27    123s] Resize reg_ALUout_EX_MEM_q_reg_13_ (SDFFR_X1) to SDFFR_X2.
[02/01 12:11:31    123s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:11:57    124s] <CMD> getFillerMode -quiet
[02/01 12:12:07    124s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[02/01 12:12:07    124s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/01 12:12:07    124s] Type 'man IMPSP-5217' for more detail.
[02/01 12:12:07    124s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:12:08    124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:12:10    125s]   Signal wire search tree: 136429 elements. (cpu=0:00:00.1, mem=0.0M)
[02/01 12:12:25    126s] For 14423 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/01 12:12:25    126s] *INFO: Adding fillers to top-module.
[02/01 12:12:25    126s] *INFO:   Added 17 filler insts (cell FILLCELL_X32 / prefix FILLER).
[02/01 12:12:25    126s] *INFO:   Added 170 filler insts (cell FILLCELL_X16 / prefix FILLER).
[02/01 12:12:25    126s] *INFO:   Added 1865 filler insts (cell FILLCELL_X8 / prefix FILLER).
[02/01 12:12:25    126s] *INFO:   Added 3250 filler insts (cell FILLCELL_X4 / prefix FILLER).
[02/01 12:12:25    126s] *INFO:   Added 13 filler insts (cell FILLCELL_X2 / prefix FILLER).
[02/01 12:12:25    126s] *INFO:   Added 9112 filler insts (cell FILLCELL_X1 / prefix FILLER).
[02/01 12:12:25    126s] *INFO: Total 14427 filler insts added - prefix FILLER (CPU: 0:00:01.7).
[02/01 12:12:25    126s] For 4 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/01 12:12:31    126s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[02/01 12:13:11    128s] <CMD> get_time_unit
[02/01 12:13:11    128s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[02/01 12:13:11    128s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 12:13:14    128s] #################################################################################
[02/01 12:13:14    128s] # Design Stage: PostRoute
[02/01 12:13:14    128s] # Design Name: RISCV
[02/01 12:13:14    128s] # Design Mode: 90nm
[02/01 12:13:14    128s] # Analysis Mode: MMMC OCV 
[02/01 12:13:14    128s] # Parasitics Mode: SPEF/RCDB
[02/01 12:13:14    128s] # Signoff Settings: SI On 
[02/01 12:13:14    128s] #################################################################################
[02/01 12:13:19    128s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:13:19    128s] Setting infinite Tws ...
[02/01 12:13:19    128s] First Iteration Infinite Tw... 
[02/01 12:13:19    128s] Calculate late delays in OCV mode...
[02/01 12:13:19    128s] Calculate early delays in OCV mode...
[02/01 12:13:20    128s] Topological Sorting (REAL = 0:00:01.0, MEM = 1070.4M, InitMEM = 1070.4M)
[02/01 12:13:20    128s] Start delay calculation (fullDC) (1 T). (MEM=1070.45)
[02/01 12:13:22    129s] End AAE Lib Interpolated Model. (MEM=1086.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:14:31    135s] Total number of fetched objects 8172
[02/01 12:14:31    135s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 12:14:32    136s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/01 12:14:32    136s] End delay calculation. (MEM=1103.41 CPU=0:00:06.7 REAL=0:01:08)
[02/01 12:14:32    136s] End delay calculation (fullDC). (MEM=1103.41 CPU=0:00:07.2 REAL=0:01:12)
[02/01 12:14:32    136s] *** CDM Built up (cpu=0:00:07.7  real=0:01:18  mem= 1103.4M) ***
[02/01 12:14:39    136s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1103.4M)
[02/01 12:14:39    136s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 12:14:40    136s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1103.4M)
[02/01 12:14:40    136s] Starting SI iteration 2
[02/01 12:14:42    136s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:14:42    136s] Calculate late delays in OCV mode...
[02/01 12:14:42    136s] Calculate early delays in OCV mode...
[02/01 12:14:42    136s] Start delay calculation (fullDC) (1 T). (MEM=1111.46)
[02/01 12:14:43    137s] End AAE Lib Interpolated Model. (MEM=1111.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:14:46    137s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 12:14:46    137s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/01 12:14:46    137s] Total number of fetched objects 8172
[02/01 12:14:46    137s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 12:14:46    137s] End delay calculation. (MEM=1079.45 CPU=0:00:00.2 REAL=0:00:03.0)
[02/01 12:14:46    137s] End delay calculation (fullDC). (MEM=1079.45 CPU=0:00:00.3 REAL=0:00:04.0)
[02/01 12:14:46    137s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1079.5M) ***
[02/01 12:15:02    138s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[02/01 12:15:02    138s] Parsing file top.mtarpt...
[02/01 12:17:53    145s] <CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_30_ -cell SDFFR_X2
[02/01 12:17:54    145s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 12:17:57    146s] #################################################################################
[02/01 12:17:57    146s] # Design Stage: PostRoute
[02/01 12:17:57    146s] # Design Name: RISCV
[02/01 12:17:57    146s] # Design Mode: 90nm
[02/01 12:17:57    146s] # Analysis Mode: MMMC OCV 
[02/01 12:17:57    146s] # Parasitics Mode: SPEF/RCDB
[02/01 12:17:57    146s] # Signoff Settings: SI On 
[02/01 12:17:57    146s] #################################################################################
[02/01 12:18:02    146s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:18:02    146s] Setting infinite Tws ...
[02/01 12:18:02    146s] First Iteration Infinite Tw... 
[02/01 12:18:02    146s] Calculate early delays in OCV mode...
[02/01 12:18:02    146s] Calculate late delays in OCV mode...
[02/01 12:18:03    146s] Topological Sorting (REAL = 0:00:01.0, MEM = 1055.2M, InitMEM = 1055.2M)
[02/01 12:18:03    146s] Start delay calculation (fullDC) (1 T). (MEM=1055.18)
[02/01 12:18:05    146s] End AAE Lib Interpolated Model. (MEM=1071.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:19:19    153s] Total number of fetched objects 8172
[02/01 12:19:19    153s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 12:19:21    153s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:02.0)
[02/01 12:19:21    153s] End delay calculation. (MEM=1103.41 CPU=0:00:06.7 REAL=0:01:13)
[02/01 12:19:21    153s] End delay calculation (fullDC). (MEM=1103.41 CPU=0:00:07.2 REAL=0:01:18)
[02/01 12:19:21    153s] *** CDM Built up (cpu=0:00:07.7  real=0:01:24  mem= 1103.4M) ***
[02/01 12:19:29    154s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1103.4M)
[02/01 12:19:29    154s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 12:19:29    154s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1103.4M)
[02/01 12:19:29    154s] Starting SI iteration 2
[02/01 12:19:31    154s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:19:31    154s] Calculate early delays in OCV mode...
[02/01 12:19:31    154s] Calculate late delays in OCV mode...
[02/01 12:19:31    154s] Start delay calculation (fullDC) (1 T). (MEM=1111.45)
[02/01 12:19:32    154s] End AAE Lib Interpolated Model. (MEM=1111.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:19:34    154s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 12:19:34    154s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/01 12:19:34    154s] Total number of fetched objects 8172
[02/01 12:19:34    154s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 12:19:34    154s] End delay calculation. (MEM=1079.45 CPU=0:00:00.2 REAL=0:00:02.0)
[02/01 12:19:34    154s] End delay calculation (fullDC). (MEM=1079.45 CPU=0:00:00.3 REAL=0:00:03.0)
[02/01 12:19:34    154s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1079.4M) ***
[02/01 12:19:38    155s] Design State:
[02/01 12:19:38    155s]     #signal nets       :  7080
[02/01 12:19:38    155s]     #routed signal nets:  7009
[02/01 12:19:38    155s]     #clock nets        :  1
[02/01 12:19:38    155s]     #routed clock nets :  1
[02/01 12:19:38    155s] #################################################################################
[02/01 12:19:38    155s] # Design Stage: PostRoute
[02/01 12:19:38    155s] # Design Name: RISCV
[02/01 12:19:38    155s] # Design Mode: 90nm
[02/01 12:19:38    155s] # Analysis Mode: MMMC OCV 
[02/01 12:19:38    155s] # Parasitics Mode: SPEF/RCDB
[02/01 12:19:38    155s] # Signoff Settings: SI On 
[02/01 12:19:38    155s] #################################################################################
[02/01 12:19:38    155s] #spOpts: mergeVia=F 
[02/01 12:19:38    155s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:19:38    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:19:38    155s] *** Starting refinePlace (0:02:35 mem=1079.4M) ***
[02/01 12:19:38    155s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:19:39    155s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[02/01 12:19:39    155s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:19:39    155s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:19:39    155s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1079.4MB
[02/01 12:19:39    155s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1079.4MB) @(0:02:35 - 0:02:35).
[02/01 12:19:39    155s] *** Finished refinePlace (0:02:35 mem=1079.4M) ***
[02/01 12:19:39    155s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_30_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:19:40    155s] Resize reg_ALUout_EX_MEM_q_reg_30_ (SDFFR_X1) to SDFFR_X2.
[02/01 12:21:35    159s] <CMD> deleteFiller -cell LOGIC1_X1 LOGIC0_X1 FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1
[02/01 12:21:35    159s] Deleted 0 physical inst  (cell LOGIC1_X1 / prefix -).
[02/01 12:21:35    159s] Deleted 0 physical inst  (cell LOGIC0_X1 / prefix -).
[02/01 12:21:35    159s] Deleted 1865 physical insts (cell FILLCELL_X8 / prefix -).
[02/01 12:21:35    159s] Deleted 3250 physical insts (cell FILLCELL_X4 / prefix -).
[02/01 12:21:35    159s] Deleted 17 physical insts (cell FILLCELL_X32 / prefix -).
[02/01 12:21:35    159s] Deleted 13 physical insts (cell FILLCELL_X2 / prefix -).
[02/01 12:21:35    159s] Deleted 170 physical insts (cell FILLCELL_X16 / prefix -).
[02/01 12:21:35    159s] Deleted 9112 physical insts (cell FILLCELL_X1 / prefix -).
[02/01 12:21:35    159s] Total physical insts deleted = 14427.
[02/01 12:21:56    159s] <CMD> getFillerMode -quiet
[02/01 12:22:05    160s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[02/01 12:22:05    160s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/01 12:22:05    160s] Type 'man IMPSP-5217' for more detail.
[02/01 12:22:05    160s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:22:06    160s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:22:07    160s]   Signal wire search tree: 136429 elements. (cpu=0:00:00.1, mem=0.0M)
[02/01 12:22:21    161s] For 14426 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/01 12:22:21    161s] *INFO: Adding fillers to top-module.
[02/01 12:22:21    161s] *INFO:   Added 17 filler insts (cell FILLCELL_X32 / prefix FILLER).
[02/01 12:22:21    161s] *INFO:   Added 170 filler insts (cell FILLCELL_X16 / prefix FILLER).
[02/01 12:22:21    161s] *INFO:   Added 1864 filler insts (cell FILLCELL_X8 / prefix FILLER).
[02/01 12:22:21    161s] *INFO:   Added 3251 filler insts (cell FILLCELL_X4 / prefix FILLER).
[02/01 12:22:21    161s] *INFO:   Added 16 filler insts (cell FILLCELL_X2 / prefix FILLER).
[02/01 12:22:21    161s] *INFO:   Added 9112 filler insts (cell FILLCELL_X1 / prefix FILLER).
[02/01 12:22:21    161s] *INFO: Total 14430 filler insts added - prefix FILLER (CPU: 0:00:01.6).
[02/01 12:22:21    161s] For 4 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/01 12:23:03    163s] <CMD> get_time_unit
[02/01 12:23:03    163s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[02/01 12:23:04    163s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 12:23:06    163s] #################################################################################
[02/01 12:23:06    163s] # Design Stage: PostRoute
[02/01 12:23:06    163s] # Design Name: RISCV
[02/01 12:23:06    163s] # Design Mode: 90nm
[02/01 12:23:06    163s] # Analysis Mode: MMMC OCV 
[02/01 12:23:06    163s] # Parasitics Mode: SPEF/RCDB
[02/01 12:23:06    163s] # Signoff Settings: SI On 
[02/01 12:23:06    163s] #################################################################################
[02/01 12:23:11    163s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:23:12    163s] Setting infinite Tws ...
[02/01 12:23:12    163s] First Iteration Infinite Tw... 
[02/01 12:23:12    163s] Calculate late delays in OCV mode...
[02/01 12:23:12    163s] Calculate early delays in OCV mode...
[02/01 12:23:12    163s] Topological Sorting (REAL = 0:00:00.0, MEM = 1089.5M, InitMEM = 1089.5M)
[02/01 12:23:12    163s] Start delay calculation (fullDC) (1 T). (MEM=1089.53)
[02/01 12:23:14    164s] End AAE Lib Interpolated Model. (MEM=1105.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:24:25    170s] Total number of fetched objects 8172
[02/01 12:24:25    170s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 12:24:26    171s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/01 12:24:26    171s] End delay calculation. (MEM=1122.49 CPU=0:00:06.6 REAL=0:01:11)
[02/01 12:24:26    171s] End delay calculation (fullDC). (MEM=1122.49 CPU=0:00:07.1 REAL=0:01:14)
[02/01 12:24:26    171s] *** CDM Built up (cpu=0:00:07.6  real=0:01:20  mem= 1122.5M) ***
[02/01 12:24:34    171s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1122.5M)
[02/01 12:24:34    171s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 12:24:34    171s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1122.5M)
[02/01 12:24:34    171s] Starting SI iteration 2
[02/01 12:24:36    171s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:24:36    171s] Calculate late delays in OCV mode...
[02/01 12:24:36    171s] Calculate early delays in OCV mode...
[02/01 12:24:36    171s] Start delay calculation (fullDC) (1 T). (MEM=1130.54)
[02/01 12:24:37    171s] End AAE Lib Interpolated Model. (MEM=1130.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:24:38    172s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 12:24:38    172s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/01 12:24:38    172s] Total number of fetched objects 8172
[02/01 12:24:38    172s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 12:24:38    172s] End delay calculation. (MEM=1098.53 CPU=0:00:00.2 REAL=0:00:01.0)
[02/01 12:24:38    172s] End delay calculation (fullDC). (MEM=1098.53 CPU=0:00:00.3 REAL=0:00:02.0)
[02/01 12:24:38    172s] *** CDM Built up (cpu=0:00:00.3  real=0:00:02.0  mem= 1098.5M) ***
[02/01 12:24:56    173s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[02/01 12:24:56    173s] Parsing file top.mtarpt...
[02/01 12:28:24    181s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_16_
[02/01 12:28:24    181s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_16_
[02/01 12:28:26    181s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_16_
[02/01 12:28:26    181s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_16_
[02/01 12:28:26    181s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_16_
[02/01 12:29:54    184s] <CMD> deleteFiller -cell LOGIC1_X1 LOGIC0_X1 FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1
[02/01 12:29:54    184s] Deleted 0 physical inst  (cell LOGIC1_X1 / prefix -).
[02/01 12:29:54    184s] Deleted 0 physical inst  (cell LOGIC0_X1 / prefix -).
[02/01 12:29:54    184s] Deleted 1864 physical insts (cell FILLCELL_X8 / prefix -).
[02/01 12:29:54    184s] Deleted 3251 physical insts (cell FILLCELL_X4 / prefix -).
[02/01 12:29:54    184s] Deleted 17 physical insts (cell FILLCELL_X32 / prefix -).
[02/01 12:29:54    184s] Deleted 16 physical insts (cell FILLCELL_X2 / prefix -).
[02/01 12:29:54    184s] Deleted 170 physical insts (cell FILLCELL_X16 / prefix -).
[02/01 12:29:54    184s] Deleted 9112 physical insts (cell FILLCELL_X1 / prefix -).
[02/01 12:29:54    184s] Total physical insts deleted = 14430.
[02/01 12:29:59    184s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_16_
[02/01 12:30:18    185s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_19_
[02/01 12:30:18    185s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_19_
[02/01 12:30:39    185s] <CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_16_ -cell SDFFR_X2
[02/01 12:30:39    185s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 12:30:42    186s] #################################################################################
[02/01 12:30:42    186s] # Design Stage: PostRoute
[02/01 12:30:42    186s] # Design Name: RISCV
[02/01 12:30:42    186s] # Design Mode: 90nm
[02/01 12:30:42    186s] # Analysis Mode: MMMC OCV 
[02/01 12:30:42    186s] # Parasitics Mode: SPEF/RCDB
[02/01 12:30:42    186s] # Signoff Settings: SI On 
[02/01 12:30:42    186s] #################################################################################
[02/01 12:30:46    186s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:30:46    186s] Setting infinite Tws ...
[02/01 12:30:46    186s] First Iteration Infinite Tw... 
[02/01 12:30:46    186s] Calculate early delays in OCV mode...
[02/01 12:30:47    186s] Calculate late delays in OCV mode...
[02/01 12:30:47    186s] Topological Sorting (REAL = 0:00:00.0, MEM = 1074.3M, InitMEM = 1074.3M)
[02/01 12:30:47    186s] Start delay calculation (fullDC) (1 T). (MEM=1074.26)
[02/01 12:30:50    186s] End AAE Lib Interpolated Model. (MEM=1090.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:31:56    193s] Total number of fetched objects 8172
[02/01 12:31:56    193s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 12:31:58    193s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:02.0)
[02/01 12:31:58    193s] End delay calculation. (MEM=1122.48 CPU=0:00:06.6 REAL=0:01:06)
[02/01 12:31:58    193s] End delay calculation (fullDC). (MEM=1122.48 CPU=0:00:07.1 REAL=0:01:11)
[02/01 12:31:58    193s] *** CDM Built up (cpu=0:00:07.7  real=0:01:16  mem= 1122.5M) ***
[02/01 12:32:04    194s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1122.5M)
[02/01 12:32:04    194s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 12:32:05    194s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1122.5M)
[02/01 12:32:05    194s] Starting SI iteration 2
[02/01 12:32:07    194s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:32:07    194s] Calculate early delays in OCV mode...
[02/01 12:32:07    194s] Calculate late delays in OCV mode...
[02/01 12:32:07    194s] Start delay calculation (fullDC) (1 T). (MEM=1130.53)
[02/01 12:32:08    194s] End AAE Lib Interpolated Model. (MEM=1130.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:32:10    194s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 12:32:10    194s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/01 12:32:10    194s] Total number of fetched objects 8172
[02/01 12:32:10    194s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 12:32:10    194s] End delay calculation. (MEM=1098.53 CPU=0:00:00.2 REAL=0:00:02.0)
[02/01 12:32:10    194s] End delay calculation (fullDC). (MEM=1098.53 CPU=0:00:00.3 REAL=0:00:03.0)
[02/01 12:32:10    194s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1098.5M) ***
[02/01 12:32:13    195s] Design State:
[02/01 12:32:13    195s]     #signal nets       :  7080
[02/01 12:32:13    195s]     #routed signal nets:  7009
[02/01 12:32:13    195s]     #clock nets        :  1
[02/01 12:32:13    195s]     #routed clock nets :  1
[02/01 12:32:13    195s] #################################################################################
[02/01 12:32:13    195s] # Design Stage: PostRoute
[02/01 12:32:13    195s] # Design Name: RISCV
[02/01 12:32:13    195s] # Design Mode: 90nm
[02/01 12:32:13    195s] # Analysis Mode: MMMC OCV 
[02/01 12:32:13    195s] # Parasitics Mode: SPEF/RCDB
[02/01 12:32:13    195s] # Signoff Settings: SI On 
[02/01 12:32:13    195s] #################################################################################
[02/01 12:32:13    195s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:32:13    195s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:32:13    195s] *** Starting refinePlace (0:03:15 mem=1098.5M) ***
[02/01 12:32:14    195s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:32:14    195s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:32:14    195s] Starting refinePlace ...
[02/01 12:32:14    195s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:32:14    195s] Density distribution unevenness ratio = 6.230%
[02/01 12:32:14    195s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:32:14    195s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1098.5MB) @(0:03:15 - 0:03:15).
[02/01 12:32:14    195s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:32:14    195s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:32:16    195s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:32:16    195s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:02.0, mem=1098.5MB) @(0:03:15 - 0:03:16).
[02/01 12:32:16    195s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:32:16    195s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1098.5MB
[02/01 12:32:16    195s] Statistics of distance of Instance movement in refine placement:
[02/01 12:32:16    195s]   maximum (X+Y) =         0.00 um
[02/01 12:32:16    195s]   mean    (X+Y) =         0.00 um
[02/01 12:32:16    195s] Summary Report:
[02/01 12:32:16    195s] Instances move: 0 (out of 6552 movable)
[02/01 12:32:16    195s] Instances flipped: 0
[02/01 12:32:16    195s] Mean displacement: 0.00 um
[02/01 12:32:16    195s] Max displacement: 0.00 um 
[02/01 12:32:16    195s] Total instances moved : 0
[02/01 12:32:16    195s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:32:16    195s] Runtime: CPU: 0:00:00.2 REAL: 0:00:03.0 MEM: 1098.5MB
[02/01 12:32:16    195s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:03.0, mem=1098.5MB) @(0:03:15 - 0:03:16).
[02/01 12:32:16    195s] *** Finished refinePlace (0:03:16 mem=1098.5M) ***
[02/01 12:32:16    195s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_16_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:32:16    195s] Resize reg_ALUout_EX_MEM_q_reg_16_ (SDFFR_X1) to SDFFR_X2.
[02/01 12:32:20    195s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_19_
[02/01 12:33:36    198s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_10_
[02/01 12:33:36    198s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_10_
[02/01 12:34:12    199s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_19_ -cell DFFR_X2
[02/01 12:34:12    199s] Design State:
[02/01 12:34:12    199s]     #signal nets       :  7080
[02/01 12:34:12    199s]     #routed signal nets:  7009
[02/01 12:34:12    199s]     #clock nets        :  1
[02/01 12:34:12    199s]     #routed clock nets :  1
[02/01 12:34:12    199s] #################################################################################
[02/01 12:34:12    199s] # Design Stage: PostRoute
[02/01 12:34:12    199s] # Design Name: RISCV
[02/01 12:34:12    199s] # Design Mode: 90nm
[02/01 12:34:12    199s] # Analysis Mode: MMMC OCV 
[02/01 12:34:12    199s] # Parasitics Mode: SPEF/RCDB
[02/01 12:34:12    199s] # Signoff Settings: SI On 
[02/01 12:34:12    199s] #################################################################################
[02/01 12:34:12    199s] #spOpts: mergeVia=F 
[02/01 12:34:12    199s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:34:12    199s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:34:12    199s] *** Starting refinePlace (0:03:20 mem=1113.8M) ***
[02/01 12:34:12    199s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:34:13    199s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:34:13    199s] Starting refinePlace ...
[02/01 12:34:13    199s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:34:13    199s] Density distribution unevenness ratio = 6.228%
[02/01 12:34:13    199s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:34:13    199s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1113.8MB) @(0:03:20 - 0:03:20).
[02/01 12:34:13    199s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:34:13    199s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:34:15    199s] Move report: legalization moves 1 insts, mean move: 0.19 um, max move: 0.19 um
[02/01 12:34:15    199s] 	Max move on inst (reg_ALUout_MEM_WB_q_reg_19_): (50.92, 76.44) --> (50.73, 76.44)
[02/01 12:34:15    199s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:02.0, mem=1113.8MB) @(0:03:20 - 0:03:20).
[02/01 12:34:15    199s] Move report: Detail placement moves 1 insts, mean move: 0.19 um, max move: 0.19 um
[02/01 12:34:15    199s] 	Max move on inst (reg_ALUout_MEM_WB_q_reg_19_): (50.92, 76.44) --> (50.73, 76.44)
[02/01 12:34:15    199s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1113.8MB
[02/01 12:34:15    199s] Statistics of distance of Instance movement in refine placement:
[02/01 12:34:15    199s]   maximum (X+Y) =         0.19 um
[02/01 12:34:15    199s]   inst (reg_ALUout_MEM_WB_q_reg_19_) with max move: (50.92, 76.44) -> (50.73, 76.44)
[02/01 12:34:15    199s]   mean    (X+Y) =         0.19 um
[02/01 12:34:15    199s] Summary Report:
[02/01 12:34:15    199s] Instances move: 1 (out of 6552 movable)
[02/01 12:34:15    199s] Instances flipped: 0
[02/01 12:34:15    199s] Mean displacement: 0.19 um
[02/01 12:34:15    199s] Max displacement: 0.19 um (Instance: reg_ALUout_MEM_WB_q_reg_19_) (50.92, 76.44) -> (50.73, 76.44)
[02/01 12:34:15    199s] 	Length: 22 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X2
[02/01 12:34:15    199s] Total instances moved : 1
[02/01 12:34:15    199s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:34:15    199s] Runtime: CPU: 0:00:00.2 REAL: 0:00:03.0 MEM: 1113.8MB
[02/01 12:34:15    199s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:03.0, mem=1113.8MB) @(0:03:20 - 0:03:20).
[02/01 12:34:15    199s] *** Finished refinePlace (0:03:20 mem=1113.8M) ***
[02/01 12:34:15    199s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_19_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:34:16    199s] Resize reg_ALUout_MEM_WB_q_reg_19_ (DFFR_X1) to DFFR_X2.
[02/01 12:34:19    200s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_10_
[02/01 12:34:35    200s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_10_ -cell DFFR_X2
[02/01 12:34:35    200s] Design State:
[02/01 12:34:35    200s]     #signal nets       :  7080
[02/01 12:34:35    200s]     #routed signal nets:  7009
[02/01 12:34:35    200s]     #clock nets        :  1
[02/01 12:34:35    200s]     #routed clock nets :  1
[02/01 12:34:35    200s] #################################################################################
[02/01 12:34:35    200s] # Design Stage: PostRoute
[02/01 12:34:35    200s] # Design Name: RISCV
[02/01 12:34:35    200s] # Design Mode: 90nm
[02/01 12:34:35    200s] # Analysis Mode: MMMC OCV 
[02/01 12:34:35    200s] # Parasitics Mode: SPEF/RCDB
[02/01 12:34:35    200s] # Signoff Settings: SI On 
[02/01 12:34:35    200s] #################################################################################
[02/01 12:34:35    200s] #spOpts: mergeVia=F 
[02/01 12:34:35    200s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:34:35    200s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:34:35    200s] *** Starting refinePlace (0:03:21 mem=1113.8M) ***
[02/01 12:34:35    200s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:34:35    200s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:34:35    200s] Starting refinePlace ...
[02/01 12:34:35    200s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:34:35    200s] Density distribution unevenness ratio = 6.229%
[02/01 12:34:36    200s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:34:36    200s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1113.8MB) @(0:03:21 - 0:03:21).
[02/01 12:34:36    200s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:34:36    200s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:34:37    200s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:34:37    200s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1113.8MB) @(0:03:21 - 0:03:21).
[02/01 12:34:37    200s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:34:37    200s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:02.0 MEM: 1113.8MB
[02/01 12:34:37    200s] Statistics of distance of Instance movement in refine placement:
[02/01 12:34:37    200s]   maximum (X+Y) =         0.00 um
[02/01 12:34:37    200s]   mean    (X+Y) =         0.00 um
[02/01 12:34:37    200s] Summary Report:
[02/01 12:34:37    200s] Instances move: 0 (out of 6552 movable)
[02/01 12:34:37    200s] Instances flipped: 0
[02/01 12:34:37    200s] Mean displacement: 0.00 um
[02/01 12:34:37    200s] Max displacement: 0.00 um 
[02/01 12:34:37    200s] Total instances moved : 0
[02/01 12:34:37    200s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:34:37    200s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1113.8MB
[02/01 12:34:37    200s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1113.8MB) @(0:03:21 - 0:03:21).
[02/01 12:34:37    200s] *** Finished refinePlace (0:03:21 mem=1113.8M) ***
[02/01 12:34:37    200s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_10_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:34:38    201s] Resize reg_ALUout_MEM_WB_q_reg_10_ (DFFR_X1) to DFFR_X2.
[02/01 12:34:51    201s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_31_
[02/01 12:34:51    201s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_31_
[02/01 12:34:52    201s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_31_
[02/01 12:34:53    201s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_31_
[02/01 12:34:53    201s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_31_
[02/01 12:35:31    202s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_29_
[02/01 12:35:31    202s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_29_
[02/01 12:36:06    204s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_11_
[02/01 12:36:06    204s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_11_
[02/01 12:36:31    205s] <CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_31_ -cell SDFFR_X2
[02/01 12:36:31    205s] Design State:
[02/01 12:36:31    205s]     #signal nets       :  7080
[02/01 12:36:31    205s]     #routed signal nets:  7009
[02/01 12:36:31    205s]     #clock nets        :  1
[02/01 12:36:31    205s]     #routed clock nets :  1
[02/01 12:36:31    205s] #################################################################################
[02/01 12:36:31    205s] # Design Stage: PostRoute
[02/01 12:36:31    205s] # Design Name: RISCV
[02/01 12:36:31    205s] # Design Mode: 90nm
[02/01 12:36:31    205s] # Analysis Mode: MMMC OCV 
[02/01 12:36:31    205s] # Parasitics Mode: SPEF/RCDB
[02/01 12:36:31    205s] # Signoff Settings: SI On 
[02/01 12:36:31    205s] #################################################################################
[02/01 12:36:31    205s] #spOpts: mergeVia=F 
[02/01 12:36:31    205s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:36:32    205s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:36:32    205s] *** Starting refinePlace (0:03:25 mem=1113.8M) ***
[02/01 12:36:32    205s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:36:32    205s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:36:32    205s] Starting refinePlace ...
[02/01 12:36:32    205s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:36:32    205s] Density distribution unevenness ratio = 6.230%
[02/01 12:36:32    205s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:36:32    205s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1113.8MB) @(0:03:25 - 0:03:25).
[02/01 12:36:32    205s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:36:32    205s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:36:34    205s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:36:34    205s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:02.0, mem=1113.8MB) @(0:03:25 - 0:03:25).
[02/01 12:36:34    205s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:36:34    205s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1113.8MB
[02/01 12:36:34    205s] Statistics of distance of Instance movement in refine placement:
[02/01 12:36:34    205s]   maximum (X+Y) =         0.00 um
[02/01 12:36:34    205s]   mean    (X+Y) =         0.00 um
[02/01 12:36:34    205s] Summary Report:
[02/01 12:36:34    205s] Instances move: 0 (out of 6552 movable)
[02/01 12:36:34    205s] Instances flipped: 0
[02/01 12:36:34    205s] Mean displacement: 0.00 um
[02/01 12:36:34    205s] Max displacement: 0.00 um 
[02/01 12:36:34    205s] Total instances moved : 0
[02/01 12:36:34    205s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:36:34    205s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1113.8MB
[02/01 12:36:34    205s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1113.8MB) @(0:03:25 - 0:03:25).
[02/01 12:36:34    205s] *** Finished refinePlace (0:03:25 mem=1113.8M) ***
[02/01 12:36:34    205s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_31_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:36:35    205s] Resize reg_ALUout_EX_MEM_q_reg_31_ (SDFFR_X1) to SDFFR_X2.
[02/01 12:36:40    205s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_11_
[02/01 12:36:51    206s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_29_ -cell DFFR_X2
[02/01 12:36:51    206s] Design State:
[02/01 12:36:51    206s]     #signal nets       :  7080
[02/01 12:36:51    206s]     #routed signal nets:  7009
[02/01 12:36:51    206s]     #clock nets        :  1
[02/01 12:36:51    206s]     #routed clock nets :  1
[02/01 12:36:51    206s] #################################################################################
[02/01 12:36:51    206s] # Design Stage: PostRoute
[02/01 12:36:51    206s] # Design Name: RISCV
[02/01 12:36:51    206s] # Design Mode: 90nm
[02/01 12:36:51    206s] # Analysis Mode: MMMC OCV 
[02/01 12:36:51    206s] # Parasitics Mode: SPEF/RCDB
[02/01 12:36:51    206s] # Signoff Settings: SI On 
[02/01 12:36:51    206s] #################################################################################
[02/01 12:36:51    206s] #spOpts: mergeVia=F 
[02/01 12:36:51    206s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:36:51    206s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:36:51    206s] *** Starting refinePlace (0:03:26 mem=1113.8M) ***
[02/01 12:36:51    206s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:36:51    206s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:36:51    206s] Starting refinePlace ...
[02/01 12:36:52    206s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:36:52    206s] Density distribution unevenness ratio = 6.232%
[02/01 12:36:52    206s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:36:52    206s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1113.8MB) @(0:03:26 - 0:03:26).
[02/01 12:36:52    206s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:36:52    206s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:36:53    206s] Move report: legalization moves 1 insts, mean move: 1.40 um, max move: 1.40 um
[02/01 12:36:53    206s] 	Max move on inst (FE_OFC39_PCSrc_MEM_out): (62.89, 20.44) --> (62.89, 19.04)
[02/01 12:36:53    206s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1113.8MB) @(0:03:26 - 0:03:26).
[02/01 12:36:53    206s] Move report: Detail placement moves 1 insts, mean move: 1.40 um, max move: 1.40 um
[02/01 12:36:53    206s] 	Max move on inst (FE_OFC39_PCSrc_MEM_out): (62.89, 20.44) --> (62.89, 19.04)
[02/01 12:36:53    206s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1113.8MB
[02/01 12:36:53    206s] Statistics of distance of Instance movement in refine placement:
[02/01 12:36:53    206s]   maximum (X+Y) =         1.40 um
[02/01 12:36:53    206s]   inst (FE_OFC39_PCSrc_MEM_out) with max move: (62.89, 20.44) -> (62.89, 19.04)
[02/01 12:36:53    206s]   mean    (X+Y) =         1.40 um
[02/01 12:36:53    206s] Summary Report:
[02/01 12:36:53    206s] Instances move: 1 (out of 6552 movable)
[02/01 12:36:53    206s] Instances flipped: 0
[02/01 12:36:53    206s] Mean displacement: 1.40 um
[02/01 12:36:53    206s] Max displacement: 1.40 um (Instance: FE_OFC39_PCSrc_MEM_out) (62.89, 20.44) -> (62.89, 19.04)
[02/01 12:36:53    206s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[02/01 12:36:53    206s] Total instances moved : 1
[02/01 12:36:53    206s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:36:53    206s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1113.8MB
[02/01 12:36:53    206s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1113.8MB) @(0:03:26 - 0:03:26).
[02/01 12:36:53    206s] *** Finished refinePlace (0:03:26 mem=1113.8M) ***
[02/01 12:36:53    206s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_29_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:36:55    206s] Resize reg_ALUout_MEM_WB_q_reg_29_ (DFFR_X1) to DFFR_X2.
[02/01 12:36:59    206s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_11_
[02/01 12:37:20    207s] <CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_11_ -cell SDFFR_X2
[02/01 12:37:20    207s] Design State:
[02/01 12:37:20    207s]     #signal nets       :  7080
[02/01 12:37:20    207s]     #routed signal nets:  7009
[02/01 12:37:20    207s]     #clock nets        :  1
[02/01 12:37:20    207s]     #routed clock nets :  1
[02/01 12:37:20    207s] #################################################################################
[02/01 12:37:20    207s] # Design Stage: PostRoute
[02/01 12:37:20    207s] # Design Name: RISCV
[02/01 12:37:20    207s] # Design Mode: 90nm
[02/01 12:37:20    207s] # Analysis Mode: MMMC OCV 
[02/01 12:37:20    207s] # Parasitics Mode: SPEF/RCDB
[02/01 12:37:20    207s] # Signoff Settings: SI On 
[02/01 12:37:20    207s] #################################################################################
[02/01 12:37:20    207s] #spOpts: mergeVia=F 
[02/01 12:37:20    207s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:37:20    207s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:37:20    207s] *** Starting refinePlace (0:03:27 mem=1132.9M) ***
[02/01 12:37:20    207s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:37:21    207s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:37:21    207s] Starting refinePlace ...
[02/01 12:37:21    207s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:37:21    207s] Density distribution unevenness ratio = 6.231%
[02/01 12:37:21    207s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:37:21    207s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1132.9MB) @(0:03:27 - 0:03:27).
[02/01 12:37:21    207s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:37:21    207s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:37:22    207s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:37:22    207s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1132.9MB) @(0:03:27 - 0:03:28).
[02/01 12:37:22    207s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:37:22    207s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1132.9MB
[02/01 12:37:22    207s] Statistics of distance of Instance movement in refine placement:
[02/01 12:37:22    207s]   maximum (X+Y) =         0.00 um
[02/01 12:37:22    207s]   mean    (X+Y) =         0.00 um
[02/01 12:37:22    207s] Summary Report:
[02/01 12:37:22    207s] Instances move: 0 (out of 6552 movable)
[02/01 12:37:22    207s] Instances flipped: 0
[02/01 12:37:22    207s] Mean displacement: 0.00 um
[02/01 12:37:22    207s] Max displacement: 0.00 um 
[02/01 12:37:22    207s] Total instances moved : 0
[02/01 12:37:22    207s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:37:22    207s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1132.9MB
[02/01 12:37:22    207s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1132.9MB) @(0:03:27 - 0:03:28).
[02/01 12:37:22    207s] *** Finished refinePlace (0:03:28 mem=1132.9M) ***
[02/01 12:37:22    207s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_11_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:37:24    207s] Resize reg_ALUout_EX_MEM_q_reg_11_ (SDFFR_X1) to SDFFR_X2.
[02/01 12:37:35    208s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_20_
[02/01 12:37:35    208s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_20_
[02/01 12:38:34    210s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_15_
[02/01 12:38:34    210s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_15_
[02/01 12:39:26    212s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_20_ -cell DFFR_X2
[02/01 12:39:26    212s] Design State:
[02/01 12:39:26    212s]     #signal nets       :  7080
[02/01 12:39:26    212s]     #routed signal nets:  7009
[02/01 12:39:26    212s]     #clock nets        :  1
[02/01 12:39:26    212s]     #routed clock nets :  1
[02/01 12:39:26    212s] #################################################################################
[02/01 12:39:26    212s] # Design Stage: PostRoute
[02/01 12:39:26    212s] # Design Name: RISCV
[02/01 12:39:26    212s] # Design Mode: 90nm
[02/01 12:39:26    212s] # Analysis Mode: MMMC OCV 
[02/01 12:39:26    212s] # Parasitics Mode: SPEF/RCDB
[02/01 12:39:26    212s] # Signoff Settings: SI On 
[02/01 12:39:26    212s] #################################################################################
[02/01 12:39:26    212s] #spOpts: mergeVia=F 
[02/01 12:39:26    212s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:39:26    212s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:39:27    212s] *** Starting refinePlace (0:03:32 mem=1132.9M) ***
[02/01 12:39:27    212s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:39:27    212s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:39:27    212s] Starting refinePlace ...
[02/01 12:39:27    212s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:39:27    212s] Density distribution unevenness ratio = 6.229%
[02/01 12:39:27    212s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:39:27    212s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1132.9MB) @(0:03:32 - 0:03:32).
[02/01 12:39:27    212s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:39:27    212s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:39:28    212s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:39:28    212s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1132.9MB) @(0:03:32 - 0:03:32).
[02/01 12:39:28    212s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:39:28    212s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1132.9MB
[02/01 12:39:28    212s] Statistics of distance of Instance movement in refine placement:
[02/01 12:39:28    212s]   maximum (X+Y) =         0.00 um
[02/01 12:39:28    212s]   mean    (X+Y) =         0.00 um
[02/01 12:39:28    212s] Summary Report:
[02/01 12:39:28    212s] Instances move: 0 (out of 6552 movable)
[02/01 12:39:28    212s] Instances flipped: 0
[02/01 12:39:28    212s] Mean displacement: 0.00 um
[02/01 12:39:28    212s] Max displacement: 0.00 um 
[02/01 12:39:28    212s] Total instances moved : 0
[02/01 12:39:28    212s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:39:28    212s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1132.9MB
[02/01 12:39:28    212s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1132.9MB) @(0:03:32 - 0:03:32).
[02/01 12:39:28    212s] *** Finished refinePlace (0:03:32 mem=1132.9M) ***
[02/01 12:39:28    212s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_20_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:39:30    212s] Resize reg_ALUout_MEM_WB_q_reg_20_ (DFFR_X1) to DFFR_X2.
[02/01 12:39:33    212s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_15_
[02/01 12:39:56    213s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_24_ -cell DFFR_X2
[02/01 12:39:56    213s] Design State:
[02/01 12:39:56    213s]     #signal nets       :  7080
[02/01 12:39:56    213s]     #routed signal nets:  7009
[02/01 12:39:56    213s]     #clock nets        :  1
[02/01 12:39:56    213s]     #routed clock nets :  1
[02/01 12:39:56    213s] #################################################################################
[02/01 12:39:56    213s] # Design Stage: PostRoute
[02/01 12:39:56    213s] # Design Name: RISCV
[02/01 12:39:56    213s] # Design Mode: 90nm
[02/01 12:39:56    213s] # Analysis Mode: MMMC OCV 
[02/01 12:39:56    213s] # Parasitics Mode: SPEF/RCDB
[02/01 12:39:56    213s] # Signoff Settings: SI On 
[02/01 12:39:56    213s] #################################################################################
[02/01 12:39:56    213s] #spOpts: mergeVia=F 
[02/01 12:39:56    213s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:39:56    213s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:39:56    213s] *** Starting refinePlace (0:03:34 mem=1113.8M) ***
[02/01 12:39:56    213s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:39:57    213s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:39:57    213s] Starting refinePlace ...
[02/01 12:39:57    213s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:39:57    213s] Density distribution unevenness ratio = 6.227%
[02/01 12:39:57    213s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:39:57    213s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1113.8MB) @(0:03:34 - 0:03:34).
[02/01 12:39:57    213s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:39:57    213s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:39:58    213s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:39:58    213s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1113.8MB) @(0:03:34 - 0:03:34).
[02/01 12:39:58    213s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:39:58    213s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1113.8MB
[02/01 12:39:58    213s] Statistics of distance of Instance movement in refine placement:
[02/01 12:39:58    213s]   maximum (X+Y) =         0.00 um
[02/01 12:39:58    213s]   mean    (X+Y) =         0.00 um
[02/01 12:39:58    213s] Summary Report:
[02/01 12:39:58    213s] Instances move: 0 (out of 6552 movable)
[02/01 12:39:58    213s] Instances flipped: 0
[02/01 12:39:58    213s] Mean displacement: 0.00 um
[02/01 12:39:58    213s] Max displacement: 0.00 um 
[02/01 12:39:58    213s] Total instances moved : 0
[02/01 12:39:58    213s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:39:58    213s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1113.8MB
[02/01 12:39:58    213s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1113.8MB) @(0:03:34 - 0:03:34).
[02/01 12:39:58    213s] *** Finished refinePlace (0:03:34 mem=1113.8M) ***
[02/01 12:39:58    213s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_24_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:40:00    213s] Resize reg_ALUout_MEM_WB_q_reg_24_ (DFFR_X1) to DFFR_X2.
[02/01 12:40:03    214s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_15_
[02/01 12:40:19    214s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_15_ -cell DFFR_X2
[02/01 12:40:19    214s] Design State:
[02/01 12:40:19    214s]     #signal nets       :  7080
[02/01 12:40:19    214s]     #routed signal nets:  7009
[02/01 12:40:19    214s]     #clock nets        :  1
[02/01 12:40:19    214s]     #routed clock nets :  1
[02/01 12:40:19    214s] #################################################################################
[02/01 12:40:19    214s] # Design Stage: PostRoute
[02/01 12:40:19    214s] # Design Name: RISCV
[02/01 12:40:19    214s] # Design Mode: 90nm
[02/01 12:40:19    214s] # Analysis Mode: MMMC OCV 
[02/01 12:40:19    214s] # Parasitics Mode: SPEF/RCDB
[02/01 12:40:19    214s] # Signoff Settings: SI On 
[02/01 12:40:19    214s] #################################################################################
[02/01 12:40:19    214s] #spOpts: mergeVia=F 
[02/01 12:40:20    214s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:40:20    214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:40:20    214s] *** Starting refinePlace (0:03:35 mem=1113.8M) ***
[02/01 12:40:20    214s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:40:20    214s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:40:20    214s] Starting refinePlace ...
[02/01 12:40:20    214s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:40:20    214s] Density distribution unevenness ratio = 6.229%
[02/01 12:40:20    214s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:40:20    214s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1113.8MB) @(0:03:35 - 0:03:35).
[02/01 12:40:20    214s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:40:20    214s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:40:22    214s] Move report: legalization moves 1 insts, mean move: 1.97 um, max move: 1.97 um
[02/01 12:40:22    214s] 	Max move on inst (FE_OFC29_FE_DBTN49_rst): (52.44, 93.24) --> (51.87, 94.64)
[02/01 12:40:22    214s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:02.0, mem=1113.8MB) @(0:03:35 - 0:03:35).
[02/01 12:40:22    214s] Move report: Detail placement moves 1 insts, mean move: 1.97 um, max move: 1.97 um
[02/01 12:40:22    214s] 	Max move on inst (FE_OFC29_FE_DBTN49_rst): (52.44, 93.24) --> (51.87, 94.64)
[02/01 12:40:22    214s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1113.8MB
[02/01 12:40:22    214s] Statistics of distance of Instance movement in refine placement:
[02/01 12:40:22    214s]   maximum (X+Y) =         1.97 um
[02/01 12:40:22    214s]   inst (FE_OFC29_FE_DBTN49_rst) with max move: (52.44, 93.24) -> (51.87, 94.64)
[02/01 12:40:22    214s]   mean    (X+Y) =         1.97 um
[02/01 12:40:22    214s] Summary Report:
[02/01 12:40:22    214s] Instances move: 1 (out of 6552 movable)
[02/01 12:40:22    214s] Instances flipped: 0
[02/01 12:40:22    214s] Mean displacement: 1.97 um
[02/01 12:40:22    214s] Max displacement: 1.97 um (Instance: FE_OFC29_FE_DBTN49_rst) (52.44, 93.24) -> (51.87, 94.64)
[02/01 12:40:22    214s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[02/01 12:40:22    214s] Total instances moved : 1
[02/01 12:40:22    214s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:40:22    214s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1113.8MB
[02/01 12:40:22    214s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1113.8MB) @(0:03:35 - 0:03:35).
[02/01 12:40:22    214s] *** Finished refinePlace (0:03:35 mem=1113.8M) ***
[02/01 12:40:22    214s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_15_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:40:23    214s] Resize reg_ALUout_MEM_WB_q_reg_15_ (DFFR_X1) to DFFR_X2.
[02/01 12:40:39    215s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_17_ -cell DFFR_X2
[02/01 12:40:39    215s] Design State:
[02/01 12:40:39    215s]     #signal nets       :  7080
[02/01 12:40:39    215s]     #routed signal nets:  7009
[02/01 12:40:39    215s]     #clock nets        :  1
[02/01 12:40:39    215s]     #routed clock nets :  1
[02/01 12:40:39    215s] #################################################################################
[02/01 12:40:39    215s] # Design Stage: PostRoute
[02/01 12:40:39    215s] # Design Name: RISCV
[02/01 12:40:39    215s] # Design Mode: 90nm
[02/01 12:40:39    215s] # Analysis Mode: MMMC OCV 
[02/01 12:40:39    215s] # Parasitics Mode: SPEF/RCDB
[02/01 12:40:39    215s] # Signoff Settings: SI On 
[02/01 12:40:39    215s] #################################################################################
[02/01 12:40:39    215s] #spOpts: mergeVia=F 
[02/01 12:40:39    215s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:40:40    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:40:40    215s] *** Starting refinePlace (0:03:36 mem=1132.9M) ***
[02/01 12:40:40    215s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:40:40    215s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:40:40    215s] Starting refinePlace ...
[02/01 12:40:40    215s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 12:40:40    215s] Density distribution unevenness ratio = 6.227%
[02/01 12:40:40    215s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 12:40:40    215s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1132.9MB) @(0:03:36 - 0:03:36).
[02/01 12:40:40    215s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:40:40    215s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 12:40:42    215s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:40:42    215s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:02.0, mem=1132.9MB) @(0:03:36 - 0:03:36).
[02/01 12:40:42    215s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 12:40:42    215s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1132.9MB
[02/01 12:40:42    215s] Statistics of distance of Instance movement in refine placement:
[02/01 12:40:42    215s]   maximum (X+Y) =         0.00 um
[02/01 12:40:42    215s]   mean    (X+Y) =         0.00 um
[02/01 12:40:42    215s] Summary Report:
[02/01 12:40:42    215s] Instances move: 0 (out of 6552 movable)
[02/01 12:40:42    215s] Instances flipped: 0
[02/01 12:40:42    215s] Mean displacement: 0.00 um
[02/01 12:40:42    215s] Max displacement: 0.00 um 
[02/01 12:40:42    215s] Total instances moved : 0
[02/01 12:40:42    215s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 12:40:42    215s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1132.9MB
[02/01 12:40:42    215s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1132.9MB) @(0:03:36 - 0:03:36).
[02/01 12:40:42    215s] *** Finished refinePlace (0:03:36 mem=1132.9M) ***
[02/01 12:40:42    215s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_17_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 12:40:43    215s] Resize reg_ALUout_MEM_WB_q_reg_17_ (DFFR_X1) to DFFR_X2.
[02/01 12:41:04    216s] <CMD> getFillerMode -quiet
[02/01 12:41:13    216s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[02/01 12:41:13    216s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/01 12:41:13    216s] Type 'man IMPSP-5217' for more detail.
[02/01 12:41:14    216s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 12:41:14    216s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 12:41:15    217s]   Signal wire search tree: 136429 elements. (cpu=0:00:00.1, mem=0.0M)
[02/01 12:41:31    218s] For 14416 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/01 12:41:32    218s] *INFO: Adding fillers to top-module.
[02/01 12:41:32    218s] *INFO:   Added 17 filler insts (cell FILLCELL_X32 / prefix FILLER).
[02/01 12:41:32    218s] *INFO:   Added 170 filler insts (cell FILLCELL_X16 / prefix FILLER).
[02/01 12:41:32    218s] *INFO:   Added 1862 filler insts (cell FILLCELL_X8 / prefix FILLER).
[02/01 12:41:32    218s] *INFO:   Added 3247 filler insts (cell FILLCELL_X4 / prefix FILLER).
[02/01 12:41:32    218s] *INFO:   Added 37 filler insts (cell FILLCELL_X2 / prefix FILLER).
[02/01 12:41:32    218s] *INFO:   Added 9106 filler insts (cell FILLCELL_X1 / prefix FILLER).
[02/01 12:41:32    218s] *INFO: Total 14439 filler insts added - prefix FILLER (CPU: 0:00:01.7).
[02/01 12:41:32    218s] For 23 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/01 12:42:10    219s] <CMD> get_time_unit
[02/01 12:42:10    219s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[02/01 12:42:11    219s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 12:42:13    220s] #################################################################################
[02/01 12:42:13    220s] # Design Stage: PostRoute
[02/01 12:42:13    220s] # Design Name: RISCV
[02/01 12:42:13    220s] # Design Mode: 90nm
[02/01 12:42:13    220s] # Analysis Mode: MMMC OCV 
[02/01 12:42:13    220s] # Parasitics Mode: SPEF/RCDB
[02/01 12:42:13    220s] # Signoff Settings: SI On 
[02/01 12:42:13    220s] #################################################################################
[02/01 12:42:19    220s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:42:19    220s] Setting infinite Tws ...
[02/01 12:42:19    220s] First Iteration Infinite Tw... 
[02/01 12:42:19    220s] Calculate late delays in OCV mode...
[02/01 12:42:19    220s] Calculate early delays in OCV mode...
[02/01 12:42:19    220s] Topological Sorting (REAL = 0:00:00.0, MEM = 1108.6M, InitMEM = 1108.6M)
[02/01 12:42:19    220s] Start delay calculation (fullDC) (1 T). (MEM=1108.61)
[02/01 12:42:22    220s] End AAE Lib Interpolated Model. (MEM=1124.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:43:30    227s] Total number of fetched objects 8172
[02/01 12:43:30    227s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 12:43:32    227s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:02.0)
[02/01 12:43:32    227s] End delay calculation. (MEM=1141.57 CPU=0:00:06.7 REAL=0:01:08)
[02/01 12:43:32    227s] End delay calculation (fullDC). (MEM=1141.57 CPU=0:00:07.1 REAL=0:01:13)
[02/01 12:43:32    227s] *** CDM Built up (cpu=0:00:07.7  real=0:01:19  mem= 1141.6M) ***
[02/01 12:43:38    228s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1141.6M)
[02/01 12:43:38    228s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 12:43:40    228s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:02.0, MEM = 1141.6M)
[02/01 12:43:40    228s] Starting SI iteration 2
[02/01 12:43:41    228s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:43:41    228s] Calculate late delays in OCV mode...
[02/01 12:43:41    228s] Calculate early delays in OCV mode...
[02/01 12:43:41    228s] Start delay calculation (fullDC) (1 T). (MEM=1149.61)
[02/01 12:43:42    228s] End AAE Lib Interpolated Model. (MEM=1149.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:43:44    228s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 12:43:44    228s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/01 12:43:44    228s] Total number of fetched objects 8172
[02/01 12:43:44    228s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 12:43:44    228s] End delay calculation. (MEM=1117.61 CPU=0:00:00.2 REAL=0:00:02.0)
[02/01 12:43:44    228s] End delay calculation (fullDC). (MEM=1117.61 CPU=0:00:00.3 REAL=0:00:03.0)
[02/01 12:43:44    228s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1117.6M) ***
[02/01 12:44:01    230s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[02/01 12:44:01    230s] Parsing file top.mtarpt...
[02/01 12:45:08    233s] <CMD> reset_parasitics
[02/01 12:45:08    233s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_23sjwq.rcdb.d'. 7080 times net's RC data read were performed.
[02/01 12:45:09    233s] Performing RC Extraction ...
[02/01 12:45:09    233s] <CMD> extractRC
[02/01 12:45:09    233s] Extraction called for design 'RISCV' of instances=20991 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/01 12:45:09    233s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/01 12:45:09    233s] Type 'man IMPEXT-3530' for more detail.
[02/01 12:45:09    233s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/01 12:45:09    233s] RC Extraction called in multi-corner(1) mode.
[02/01 12:45:09    233s] Process corner(s) are loaded.
[02/01 12:45:09    233s]  Corner: my_rc
[02/01 12:45:09    233s] extractDetailRC Option : -outfile /tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d -maxResLength 200  -extended
[02/01 12:45:09    233s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/01 12:45:09    233s]       RC Corner Indexes            0   
[02/01 12:45:09    233s] Capacitance Scaling Factor   : 1.00000 
[02/01 12:45:09    233s] Coupling Cap. Scaling Factor : 1.00000 
[02/01 12:45:09    233s] Resistance Scaling Factor    : 1.00000 
[02/01 12:45:09    233s] Clock Cap. Scaling Factor    : 1.00000 
[02/01 12:45:09    233s] Clock Res. Scaling Factor    : 1.00000 
[02/01 12:45:09    233s] Shrink Factor                : 1.00000
[02/01 12:45:10    234s] Initializing multi-corner capacitance tables ... 
[02/01 12:45:10    234s] Initializing multi-corner resistance tables ...
[02/01 12:45:11    234s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 990.0M)
[02/01 12:45:12    234s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d' for storing RC.
[02/01 12:45:13    234s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1066.1M)
[02/01 12:45:14    234s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1066.1M)
[02/01 12:45:14    234s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1066.1M)
[02/01 12:45:15    234s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1066.1M)
[02/01 12:45:16    234s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1066.1M)
[02/01 12:45:17    234s] Extracted 60.002% (CPU Time= 0:00:00.7  MEM= 1066.1M)
[02/01 12:45:19    234s] Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 1066.1M)
[02/01 12:45:20    234s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 1066.1M)
[02/01 12:45:22    235s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1066.1M)
[02/01 12:45:27    235s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1070.1M)
[02/01 12:45:27    235s] Number of Extracted Resistors     : 136595
[02/01 12:45:27    235s] Number of Extracted Ground Cap.   : 143437
[02/01 12:45:27    235s] Number of Extracted Coupling Cap. : 221220
[02/01 12:45:27    235s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d' for reading.
[02/01 12:45:27    235s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/01 12:45:27    235s]  Corner: my_rc
[02/01 12:45:28    235s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1054.1M)
[02/01 12:45:28    235s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb_Filter.rcdb.d' for storing RC.
[02/01 12:45:30    235s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d'. 7081 times net's RC data read were performed.
[02/01 12:45:31    235s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1054.066M)
[02/01 12:45:31    235s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d' for reading.
[02/01 12:45:31    235s] processing rcdb (/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d) for hinst (top) of cell (RISCV);
[02/01 12:45:32    235s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1054.066M)
[02/01 12:45:32    235s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:23.0  MEM: 1054.066M)
[02/01 12:46:03    237s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/01 12:46:03    237s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/01 12:46:04    237s]  Reset EOS DB
[02/01 12:46:04    237s] Ignoring AAE DB Resetting ...
[02/01 12:46:04    237s] Extraction called for design 'RISCV' of instances=20991 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/01 12:46:04    237s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/01 12:46:04    237s] Type 'man IMPEXT-3530' for more detail.
[02/01 12:46:04    237s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/01 12:46:04    237s] RC Extraction called in multi-corner(1) mode.
[02/01 12:46:04    237s] Process corner(s) are loaded.
[02/01 12:46:04    237s]  Corner: my_rc
[02/01 12:46:04    237s] extractDetailRC Option : -outfile /tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d -maxResLength 200  -extended
[02/01 12:46:04    237s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/01 12:46:04    237s]       RC Corner Indexes            0   
[02/01 12:46:04    237s] Capacitance Scaling Factor   : 1.00000 
[02/01 12:46:04    237s] Coupling Cap. Scaling Factor : 1.00000 
[02/01 12:46:04    237s] Resistance Scaling Factor    : 1.00000 
[02/01 12:46:04    237s] Clock Cap. Scaling Factor    : 1.00000 
[02/01 12:46:04    237s] Clock Res. Scaling Factor    : 1.00000 
[02/01 12:46:04    237s] Shrink Factor                : 1.00000
[02/01 12:46:05    237s] Initializing multi-corner capacitance tables ... 
[02/01 12:46:05    237s] Initializing multi-corner resistance tables ...
[02/01 12:46:06    237s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 983.4M)
[02/01 12:46:07    237s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d' for storing RC.
[02/01 12:46:09    237s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1033.5M)
[02/01 12:46:09    237s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1033.5M)
[02/01 12:46:10    237s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1033.5M)
[02/01 12:46:11    237s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1033.5M)
[02/01 12:46:12    237s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1033.5M)
[02/01 12:46:14    237s] Extracted 60.002% (CPU Time= 0:00:00.7  MEM= 1033.5M)
[02/01 12:46:15    237s] Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 1033.5M)
[02/01 12:46:16    238s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 1033.5M)
[02/01 12:46:19    238s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1033.5M)
[02/01 12:46:23    238s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1037.5M)
[02/01 12:46:24    238s] Number of Extracted Resistors     : 136595
[02/01 12:46:24    238s] Number of Extracted Ground Cap.   : 143437
[02/01 12:46:24    238s] Number of Extracted Coupling Cap. : 221220
[02/01 12:46:24    238s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d' for reading.
[02/01 12:46:24    238s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/01 12:46:24    238s]  Corner: my_rc
[02/01 12:46:25    238s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1021.4M)
[02/01 12:46:25    238s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb_Filter.rcdb.d' for storing RC.
[02/01 12:46:27    238s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d'. 7081 times net's RC data read were performed.
[02/01 12:46:28    239s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1021.438M)
[02/01 12:46:28    239s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d' for reading.
[02/01 12:46:28    239s] processing rcdb (/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d) for hinst (top) of cell (RISCV);
[02/01 12:46:29    239s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1021.438M)
[02/01 12:46:29    239s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:25.0  MEM: 1021.438M)
[02/01 12:46:30    239s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 12:46:31    239s] #################################################################################
[02/01 12:46:31    239s] # Design Stage: PostRoute
[02/01 12:46:31    239s] # Design Name: RISCV
[02/01 12:46:31    239s] # Design Mode: 90nm
[02/01 12:46:31    239s] # Analysis Mode: MMMC OCV 
[02/01 12:46:31    239s] # Parasitics Mode: SPEF/RCDB
[02/01 12:46:31    239s] # Signoff Settings: SI On 
[02/01 12:46:31    239s] #################################################################################
[02/01 12:46:36    239s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:46:36    239s] Setting infinite Tws ...
[02/01 12:46:36    239s] First Iteration Infinite Tw... 
[02/01 12:46:36    239s] Calculate early delays in OCV mode...
[02/01 12:46:36    239s] Calculate late delays in OCV mode...
[02/01 12:46:36    239s] Topological Sorting (REAL = 0:00:00.0, MEM = 1019.4M, InitMEM = 1019.4M)
[02/01 12:46:36    239s] Start delay calculation (fullDC) (1 T). (MEM=1019.44)
[02/01 12:46:36    239s] Initializing multi-corner capacitance tables ... 
[02/01 12:46:36    239s] Initializing multi-corner resistance tables ...
[02/01 12:46:41    240s] End AAE Lib Interpolated Model. (MEM=1035.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:46:41    240s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d' for reading.
[02/01 12:46:41    240s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1035.7M)
[02/01 12:46:41    240s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:47:58    247s] Total number of fetched objects 8172
[02/01 12:47:58    247s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 12:47:59    247s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[02/01 12:47:59    247s] End delay calculation. (MEM=1092.88 CPU=0:00:06.9 REAL=0:01:15)
[02/01 12:47:59    247s] End delay calculation (fullDC). (MEM=1092.88 CPU=0:00:07.5 REAL=0:01:23)
[02/01 12:47:59    247s] *** CDM Built up (cpu=0:00:08.0  real=0:01:28  mem= 1092.9M) ***
[02/01 12:48:08    248s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1092.9M)
[02/01 12:48:08    248s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 12:48:09    248s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1092.9M)
[02/01 12:48:09    248s] Starting SI iteration 2
[02/01 12:48:10    248s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:48:10    248s] Calculate early delays in OCV mode...
[02/01 12:48:10    248s] Calculate late delays in OCV mode...
[02/01 12:48:10    248s] Start delay calculation (fullDC) (1 T). (MEM=1100.93)
[02/01 12:48:11    248s] End AAE Lib Interpolated Model. (MEM=1100.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:48:13    248s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 12:48:13    248s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/01 12:48:13    248s] Total number of fetched objects 8172
[02/01 12:48:13    248s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 12:48:13    248s] End delay calculation. (MEM=1068.93 CPU=0:00:00.2 REAL=0:00:02.0)
[02/01 12:48:13    248s] End delay calculation (fullDC). (MEM=1068.93 CPU=0:00:00.3 REAL=0:00:03.0)
[02/01 12:48:13    248s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1068.9M) ***
[02/01 12:48:18    249s] Effort level <high> specified for reg2reg path_group
[02/01 12:48:20    249s] End AAE Lib Interpolated Model. (MEM=990.535 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:48:20    249s] Begin: glitch net info
[02/01 12:48:20    249s] glitch slack range: number of glitch nets
[02/01 12:48:20    249s] glitch slack < -0.32 : 0
[02/01 12:48:20    249s] -0.32 < glitch slack < -0.28 : 0
[02/01 12:48:20    249s] -0.28 < glitch slack < -0.24 : 0
[02/01 12:48:20    249s] -0.24 < glitch slack < -0.2 : 0
[02/01 12:48:20    249s] -0.2 < glitch slack < -0.16 : 0
[02/01 12:48:20    249s] -0.16 < glitch slack < -0.12 : 0
[02/01 12:48:20    249s] -0.12 < glitch slack < -0.08 : 0
[02/01 12:48:20    249s] -0.08 < glitch slack < -0.04 : 0
[02/01 12:48:20    249s] -0.04 < glitch slack : 0
[02/01 12:48:20    249s] End: glitch net info
[02/01 12:48:40    251s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.937  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.025%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[02/01 12:48:40    251s] Total CPU time: 14.17 sec
[02/01 12:48:40    251s] Total Real time: 156.0 sec
[02/01 12:48:40    251s] Total Memory Usage: 988.535156 Mbytes
[02/01 12:48:40    251s] Reset AAE Options
[02/01 12:49:42    253s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/01 12:49:42    253s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/01 12:49:42    253s]  Reset EOS DB
[02/01 12:49:42    253s] Ignoring AAE DB Resetting ...
[02/01 12:49:42    253s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d'. 7080 times net's RC data read were performed.
[02/01 12:49:42    253s] Extraction called for design 'RISCV' of instances=20991 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/01 12:49:42    253s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/01 12:49:42    253s] Type 'man IMPEXT-3530' for more detail.
[02/01 12:49:42    253s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/01 12:49:42    253s] RC Extraction called in multi-corner(1) mode.
[02/01 12:49:42    253s] Process corner(s) are loaded.
[02/01 12:49:42    253s]  Corner: my_rc
[02/01 12:49:42    253s] extractDetailRC Option : -outfile /tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d -maxResLength 200  -extended
[02/01 12:49:42    253s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/01 12:49:42    253s]       RC Corner Indexes            0   
[02/01 12:49:42    253s] Capacitance Scaling Factor   : 1.00000 
[02/01 12:49:42    253s] Coupling Cap. Scaling Factor : 1.00000 
[02/01 12:49:42    253s] Resistance Scaling Factor    : 1.00000 
[02/01 12:49:42    253s] Clock Cap. Scaling Factor    : 1.00000 
[02/01 12:49:42    253s] Clock Res. Scaling Factor    : 1.00000 
[02/01 12:49:42    253s] Shrink Factor                : 1.00000
[02/01 12:49:43    253s] Initializing multi-corner capacitance tables ... 
[02/01 12:49:43    253s] Initializing multi-corner resistance tables ...
[02/01 12:49:44    253s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 994.5M)
[02/01 12:49:46    253s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d' for storing RC.
[02/01 12:49:47    253s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1068.6M)
[02/01 12:49:48    253s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1068.6M)
[02/01 12:49:48    253s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1068.6M)
[02/01 12:49:49    253s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1068.6M)
[02/01 12:49:50    254s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1068.6M)
[02/01 12:49:52    254s] Extracted 60.002% (CPU Time= 0:00:00.7  MEM= 1068.6M)
[02/01 12:49:53    254s] Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 1068.6M)
[02/01 12:49:54    254s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 1068.6M)
[02/01 12:49:57    254s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1068.6M)
[02/01 12:50:00    255s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1072.6M)
[02/01 12:50:01    255s] Number of Extracted Resistors     : 136595
[02/01 12:50:01    255s] Number of Extracted Ground Cap.   : 143437
[02/01 12:50:01    255s] Number of Extracted Coupling Cap. : 221220
[02/01 12:50:01    255s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d' for reading.
[02/01 12:50:01    255s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/01 12:50:01    255s]  Corner: my_rc
[02/01 12:50:01    255s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1056.6M)
[02/01 12:50:02    255s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb_Filter.rcdb.d' for storing RC.
[02/01 12:50:03    255s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d'. 7081 times net's RC data read were performed.
[02/01 12:50:04    255s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1056.582M)
[02/01 12:50:04    255s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d' for reading.
[02/01 12:50:04    255s] processing rcdb (/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d) for hinst (top) of cell (RISCV);
[02/01 12:50:05    255s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1056.582M)
[02/01 12:50:05    255s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:23.0  MEM: 1056.582M)
[02/01 12:50:07    255s] Effort level <high> specified for reg2reg path_group
[02/01 12:50:12    256s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 12:50:14    256s] #################################################################################
[02/01 12:50:14    256s] # Design Stage: PostRoute
[02/01 12:50:14    256s] # Design Name: RISCV
[02/01 12:50:14    256s] # Design Mode: 90nm
[02/01 12:50:14    256s] # Analysis Mode: MMMC OCV 
[02/01 12:50:14    256s] # Parasitics Mode: SPEF/RCDB
[02/01 12:50:14    256s] # Signoff Settings: SI On 
[02/01 12:50:14    256s] #################################################################################
[02/01 12:50:15    256s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:50:15    256s] Setting infinite Tws ...
[02/01 12:50:15    256s] First Iteration Infinite Tw... 
[02/01 12:50:15    256s] Calculate late delays in OCV mode...
[02/01 12:50:15    256s] Calculate early delays in OCV mode...
[02/01 12:50:15    256s] Topological Sorting (REAL = 0:00:00.0, MEM = 994.8M, InitMEM = 994.8M)
[02/01 12:50:15    256s] Start delay calculation (fullDC) (1 T). (MEM=994.793)
[02/01 12:50:16    256s] Initializing multi-corner capacitance tables ... 
[02/01 12:50:16    256s] Initializing multi-corner resistance tables ...
[02/01 12:50:18    256s] End AAE Lib Interpolated Model. (MEM=1011.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:50:19    256s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d' for reading.
[02/01 12:50:19    256s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1011.0M)
[02/01 12:50:19    256s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:51:34    263s] Total number of fetched objects 8172
[02/01 12:51:34    263s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 12:51:35    263s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/01 12:51:35    263s] End delay calculation. (MEM=1077.78 CPU=0:00:06.9 REAL=0:01:14)
[02/01 12:51:35    263s] End delay calculation (fullDC). (MEM=1077.78 CPU=0:00:07.4 REAL=0:01:20)
[02/01 12:51:35    263s] *** CDM Built up (cpu=0:00:07.5  real=0:01:21  mem= 1077.8M) ***
[02/01 12:51:43    264s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1077.8M)
[02/01 12:51:43    264s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 12:51:44    264s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1077.8M)
[02/01 12:51:44    264s] Starting SI iteration 2
[02/01 12:51:46    265s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:51:46    265s] Calculate late delays in OCV mode...
[02/01 12:51:46    265s] Calculate early delays in OCV mode...
[02/01 12:51:46    265s] Start delay calculation (fullDC) (1 T). (MEM=1085.82)
[02/01 12:51:47    265s] End AAE Lib Interpolated Model. (MEM=1085.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:51:49    265s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 12:51:49    265s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/01 12:51:49    265s] Total number of fetched objects 8172
[02/01 12:51:49    265s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 12:51:49    265s] End delay calculation. (MEM=1053.82 CPU=0:00:00.2 REAL=0:00:02.0)
[02/01 12:51:49    265s] End delay calculation (fullDC). (MEM=1053.82 CPU=0:00:00.3 REAL=0:00:03.0)
[02/01 12:51:49    265s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1053.8M) ***
[02/01 12:51:52    265s] *** Done Building Timing Graph (cpu=0:00:09.4 real=0:01:40 totSessionCpu=0:04:26 mem=1053.8M)
[02/01 12:51:56    266s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.025%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[02/01 12:51:57    266s] Total CPU time: 12.8 sec
[02/01 12:51:57    266s] Total Real time: 135.0 sec
[02/01 12:51:57    266s] Total Memory Usage: 959.257812 Mbytes
[02/01 12:51:57    266s] Reset AAE Options
[02/01 12:52:51    267s] <CMD> get_time_unit
[02/01 12:52:51    267s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[02/01 12:52:51    267s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 12:52:53    268s] #################################################################################
[02/01 12:52:53    268s] # Design Stage: PostRoute
[02/01 12:52:53    268s] # Design Name: RISCV
[02/01 12:52:53    268s] # Design Mode: 90nm
[02/01 12:52:53    268s] # Analysis Mode: MMMC OCV 
[02/01 12:52:53    268s] # Parasitics Mode: SPEF/RCDB
[02/01 12:52:53    268s] # Signoff Settings: SI On 
[02/01 12:52:53    268s] #################################################################################
[02/01 12:52:58    268s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:52:58    268s] Setting infinite Tws ...
[02/01 12:52:58    268s] First Iteration Infinite Tw... 
[02/01 12:52:58    268s] Calculate late delays in OCV mode...
[02/01 12:52:58    268s] Calculate early delays in OCV mode...
[02/01 12:52:59    268s] Topological Sorting (REAL = 0:00:01.0, MEM = 962.8M, InitMEM = 962.8M)
[02/01 12:52:59    268s] Start delay calculation (fullDC) (1 T). (MEM=962.777)
[02/01 12:53:01    268s] End AAE Lib Interpolated Model. (MEM=979 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:54:12    275s] Total number of fetched objects 8172
[02/01 12:54:12    275s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 12:54:13    275s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/01 12:54:13    275s] End delay calculation. (MEM=1077.78 CPU=0:00:06.6 REAL=0:01:09)
[02/01 12:54:13    275s] End delay calculation (fullDC). (MEM=1077.78 CPU=0:00:07.1 REAL=0:01:14)
[02/01 12:54:13    275s] *** CDM Built up (cpu=0:00:07.7  real=0:01:20  mem= 1077.8M) ***
[02/01 12:54:20    276s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1077.8M)
[02/01 12:54:20    276s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 12:54:21    276s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1077.8M)
[02/01 12:54:21    276s] Starting SI iteration 2
[02/01 12:54:22    276s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:54:23    276s] Calculate late delays in OCV mode...
[02/01 12:54:23    276s] Calculate early delays in OCV mode...
[02/01 12:54:23    276s] Start delay calculation (fullDC) (1 T). (MEM=1085.82)
[02/01 12:54:23    276s] End AAE Lib Interpolated Model. (MEM=1085.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 12:54:26    276s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 12:54:26    276s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/01 12:54:26    276s] Total number of fetched objects 8172
[02/01 12:54:26    276s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 12:54:26    276s] End delay calculation. (MEM=1053.82 CPU=0:00:00.2 REAL=0:00:03.0)
[02/01 12:54:26    276s] End delay calculation (fullDC). (MEM=1053.82 CPU=0:00:00.3 REAL=0:00:03.0)
[02/01 12:54:26    276s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1053.8M) ***
[02/01 12:54:43    278s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[02/01 12:54:43    278s] Parsing file top.mtarpt...
[02/01 12:55:59    282s] <CMD> deleteFiller -cell LOGIC1_X1 LOGIC0_X1 FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1
[02/01 12:55:59    282s] Deleted 0 physical inst  (cell LOGIC1_X1 / prefix -).
[02/01 12:55:59    282s] Deleted 0 physical inst  (cell LOGIC0_X1 / prefix -).
[02/01 12:55:59    282s] Deleted 1862 physical insts (cell FILLCELL_X8 / prefix -).
[02/01 12:55:59    282s] Deleted 3247 physical insts (cell FILLCELL_X4 / prefix -).
[02/01 12:55:59    282s] Deleted 17 physical insts (cell FILLCELL_X32 / prefix -).
[02/01 12:55:59    282s] Deleted 37 physical insts (cell FILLCELL_X2 / prefix -).
[02/01 12:55:59    282s] Deleted 170 physical insts (cell FILLCELL_X16 / prefix -).
[02/01 12:55:59    282s] Deleted 9106 physical insts (cell FILLCELL_X1 / prefix -).
[02/01 12:56:00    282s] Total physical insts deleted = 14439.
[02/01 12:56:37    283s] <CMD> saveDesign RISCV_2path.enc
[02/01 12:56:37    283s] The in-memory database contained RC information but was not saved. To save 
[02/01 12:56:37    283s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/01 12:56:37    283s] so it should only be saved when it is really desired.
[02/01 12:56:37    283s] #% Begin save design ... (date=02/01 12:56:37, mem=826.4M)
[02/01 12:56:38    283s] % Begin Save netlist data ... (date=02/01 12:56:37, mem=827.1M)
[02/01 12:56:38    283s] Writing Binary DB to RISCV_2path.enc.dat/RISCV.v.bin in single-threaded mode...
[02/01 12:56:39    283s] % End Save netlist data ... (date=02/01 12:56:38, total cpu=0:00:00.1, real=0:00:01.0, peak res=827.4M, current mem=827.4M)
[02/01 12:56:39    284s] % Begin Save AAE data ... (date=02/01 12:56:39, mem=827.4M)
[02/01 12:56:39    284s] Saving AAE Data ...
[02/01 12:56:40    284s] % End Save AAE data ... (date=02/01 12:56:39, total cpu=0:00:00.0, real=0:00:01.0, peak res=827.4M, current mem=827.4M)
[02/01 12:56:40    284s] % Begin Save clock tree data ... (date=02/01 12:56:40, mem=828.3M)
[02/01 12:56:41    284s] % End Save clock tree data ... (date=02/01 12:56:40, total cpu=0:00:00.0, real=0:00:01.0, peak res=828.3M, current mem=828.3M)
[02/01 12:56:41    284s] Saving preference file RISCV_2path.enc.dat/gui.pref.tcl ...
[02/01 12:56:41    284s] Saving mode setting ...
[02/01 12:56:41    284s] Saving global file ...
[02/01 12:56:42    284s] % Begin Save floorplan data ... (date=02/01 12:56:42, mem=828.8M)
[02/01 12:56:42    284s] Saving floorplan file ...
[02/01 12:56:43    284s] % End Save floorplan data ... (date=02/01 12:56:43, total cpu=0:00:00.1, real=0:00:01.0, peak res=829.0M, current mem=829.0M)
[02/01 12:56:44    284s] Saving Drc markers ...
[02/01 12:56:44    284s] ... No Drc file written since there is no markers found.
[02/01 12:56:44    284s] % Begin Save placement data ... (date=02/01 12:56:44, mem=829.0M)
[02/01 12:56:44    284s] ** Saving stdCellPlacement_binary (version# 1) ...
[02/01 12:56:44    284s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1053.8M) ***
[02/01 12:56:44    284s] % End Save placement data ... (date=02/01 12:56:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.1M, current mem=829.1M)
[02/01 12:56:44    284s] % Begin Save routing data ... (date=02/01 12:56:44, mem=829.1M)
[02/01 12:56:44    284s] Saving route file ...
[02/01 12:56:50    284s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:06.0 mem=1053.8M) ***
[02/01 12:56:50    284s] % End Save routing data ... (date=02/01 12:56:50, total cpu=0:00:00.2, real=0:00:06.0, peak res=830.1M, current mem=830.1M)
[02/01 12:56:50    284s] Saving property file RISCV_2path.enc.dat/RISCV.prop
[02/01 12:56:50    284s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1053.8M) ***
[02/01 12:56:50    284s] % Begin Save power constraints data ... (date=02/01 12:56:50, mem=830.3M)
[02/01 12:56:51    284s] % End Save power constraints data ... (date=02/01 12:56:50, total cpu=0:00:00.0, real=0:00:01.0, peak res=830.3M, current mem=830.3M)
[02/01 12:56:54    284s] Generated self-contained design RISCV_2path.enc.dat
[02/01 12:56:55    284s] #% End save design ... (date=02/01 12:56:54, total cpu=0:00:01.1, real=0:00:18.0, peak res=830.3M, current mem=820.2M)
[02/01 12:56:55    284s] *** Message Summary: 0 warning(s), 0 error(s)
[02/01 12:56:55    284s] 
[02/01 12:57:34    286s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_14_
[02/01 12:57:34    286s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_14_
[02/01 12:57:34    286s] <CMD> selectObject Pin reg_ALUout_MEM_WB_q_reg_14_/QN
[02/01 12:57:35    286s] <CMD> deselectObject Pin reg_ALUout_MEM_WB_q_reg_14_/QN
[02/01 12:57:35    286s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_14_
[02/01 12:57:35    286s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_14_
[02/01 12:58:02    287s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_18_
[02/01 12:58:02    287s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_18_
[02/01 12:58:39    288s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_14_ -cell DFFR_X2
[02/01 12:58:40    288s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 12:58:43    288s] #################################################################################
[02/01 12:58:43    288s] # Design Stage: PostRoute
[02/01 12:58:43    288s] # Design Name: RISCV
[02/01 12:58:43    288s] # Design Mode: 90nm
[02/01 12:58:43    288s] # Analysis Mode: MMMC OCV 
[02/01 12:58:43    288s] # Parasitics Mode: SPEF/RCDB
[02/01 12:58:43    288s] # Signoff Settings: SI On 
[02/01 12:58:43    288s] #################################################################################
[02/01 12:58:47    289s] AAE_INFO: 1 threads acquired from CTE.
[02/01 12:58:47    289s] Setting infinite Tws ...
[02/01 12:58:47    289s] First Iteration Infinite Tw... 
[02/01 12:58:47    289s] Calculate early delays in OCV mode...
[02/01 12:58:47    289s] Calculate late delays in OCV mode...
[02/01 12:58:47    289s] Topological Sorting (REAL = 0:00:00.0, MEM = 981.9M, InitMEM = 981.9M)
[02/01 12:58:47    289s] Start delay calculation (fullDC) (1 T). (MEM=981.938)
[02/01 12:58:50    289s] End AAE Lib Interpolated Model. (MEM=998.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 13:00:02    296s] Total number of fetched objects 8172
[02/01 13:00:02    296s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 13:00:03    296s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/01 13:00:03    296s] End delay calculation. (MEM=1096.94 CPU=0:00:06.6 REAL=0:01:10)
[02/01 13:00:03    296s] End delay calculation (fullDC). (MEM=1096.94 CPU=0:00:07.1 REAL=0:01:16)
[02/01 13:00:03    296s] *** CDM Built up (cpu=0:00:07.7  real=0:01:20  mem= 1096.9M) ***
[02/01 13:00:12    297s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1096.9M)
[02/01 13:00:12    297s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 13:00:12    297s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1096.9M)
[02/01 13:00:12    297s] Starting SI iteration 2
[02/01 13:00:14    297s] AAE_INFO: 1 threads acquired from CTE.
[02/01 13:00:14    297s] Calculate early delays in OCV mode...
[02/01 13:00:14    297s] Calculate late delays in OCV mode...
[02/01 13:00:14    297s] Start delay calculation (fullDC) (1 T). (MEM=1104.98)
[02/01 13:00:15    297s] End AAE Lib Interpolated Model. (MEM=1104.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 13:00:18    297s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 13:00:18    297s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/01 13:00:18    297s] Total number of fetched objects 8172
[02/01 13:00:18    297s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 13:00:18    297s] End delay calculation. (MEM=1072.98 CPU=0:00:00.2 REAL=0:00:03.0)
[02/01 13:00:18    297s] End delay calculation (fullDC). (MEM=1072.98 CPU=0:00:00.3 REAL=0:00:04.0)
[02/01 13:00:18    297s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1073.0M) ***
[02/01 13:00:21    298s] Design State:
[02/01 13:00:21    298s]     #signal nets       :  7080
[02/01 13:00:21    298s]     #routed signal nets:  7009
[02/01 13:00:21    298s]     #clock nets        :  1
[02/01 13:00:21    298s]     #routed clock nets :  1
[02/01 13:00:21    298s] #################################################################################
[02/01 13:00:21    298s] # Design Stage: PostRoute
[02/01 13:00:21    298s] # Design Name: RISCV
[02/01 13:00:21    298s] # Design Mode: 90nm
[02/01 13:00:21    298s] # Analysis Mode: MMMC OCV 
[02/01 13:00:21    298s] # Parasitics Mode: SPEF/RCDB
[02/01 13:00:21    298s] # Signoff Settings: SI On 
[02/01 13:00:21    298s] #################################################################################
[02/01 13:00:22    298s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 13:00:22    298s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 13:00:22    298s] *** Starting refinePlace (0:04:58 mem=1073.0M) ***
[02/01 13:00:22    298s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 13:00:22    298s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 13:00:22    298s] Starting refinePlace ...
[02/01 13:00:22    298s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 13:00:22    298s] Density distribution unevenness ratio = 6.228%
[02/01 13:00:22    298s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 13:00:22    298s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1073.0MB) @(0:04:58 - 0:04:58).
[02/01 13:00:22    298s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 13:00:23    298s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 13:00:23    298s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 13:00:23    298s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1073.0MB) @(0:04:58 - 0:04:58).
[02/01 13:00:23    298s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 13:00:23    298s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1073.0MB
[02/01 13:00:23    298s] Statistics of distance of Instance movement in refine placement:
[02/01 13:00:23    298s]   maximum (X+Y) =         0.00 um
[02/01 13:00:23    298s]   mean    (X+Y) =         0.00 um
[02/01 13:00:23    298s] Summary Report:
[02/01 13:00:23    298s] Instances move: 0 (out of 6552 movable)
[02/01 13:00:23    298s] Instances flipped: 0
[02/01 13:00:23    298s] Mean displacement: 0.00 um
[02/01 13:00:23    298s] Max displacement: 0.00 um 
[02/01 13:00:23    298s] Total instances moved : 0
[02/01 13:00:24    298s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 13:00:24    298s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1073.0MB
[02/01 13:00:24    298s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1073.0MB) @(0:04:58 - 0:04:58).
[02/01 13:00:24    298s] *** Finished refinePlace (0:04:58 mem=1073.0M) ***
[02/01 13:00:24    298s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_14_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 13:00:25    298s] Resize reg_ALUout_MEM_WB_q_reg_14_ (DFFR_X1) to DFFR_X2.
[02/01 13:00:29    298s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_18_
[02/01 13:00:40    299s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_18_ -cell DFFR_X2
[02/01 13:00:40    299s] Design State:
[02/01 13:00:40    299s]     #signal nets       :  7080
[02/01 13:00:40    299s]     #routed signal nets:  7009
[02/01 13:00:40    299s]     #clock nets        :  1
[02/01 13:00:40    299s]     #routed clock nets :  1
[02/01 13:00:40    299s] #################################################################################
[02/01 13:00:40    299s] # Design Stage: PostRoute
[02/01 13:00:40    299s] # Design Name: RISCV
[02/01 13:00:40    299s] # Design Mode: 90nm
[02/01 13:00:40    299s] # Analysis Mode: MMMC OCV 
[02/01 13:00:40    299s] # Parasitics Mode: SPEF/RCDB
[02/01 13:00:40    299s] # Signoff Settings: SI On 
[02/01 13:00:40    299s] #################################################################################
[02/01 13:00:40    299s] #spOpts: mergeVia=F 
[02/01 13:00:40    299s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 13:00:40    299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 13:00:40    299s] *** Starting refinePlace (0:04:59 mem=1145.5M) ***
[02/01 13:00:40    299s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 13:00:40    299s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 13:00:40    299s] Starting refinePlace ...
[02/01 13:00:41    299s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/01 13:00:41    299s] Density distribution unevenness ratio = 6.227%
[02/01 13:00:41    299s]   Spread Effort: high, post-route mode, useDDP on.
[02/01 13:00:41    299s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1145.5MB) @(0:04:59 - 0:04:59).
[02/01 13:00:41    299s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/01 13:00:41    299s] wireLenOptFixPriorityInst 0 inst fixed
[02/01 13:00:42    299s] Move report: legalization moves 1 insts, mean move: 0.38 um, max move: 0.38 um
[02/01 13:00:42    299s] 	Max move on inst (reg_JAL_MEM_WB_q_reg_18_): (53.20, 80.64) --> (53.58, 80.64)
[02/01 13:00:42    299s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1145.5MB) @(0:04:59 - 0:04:59).
[02/01 13:00:42    299s] Move report: Detail placement moves 1 insts, mean move: 0.38 um, max move: 0.38 um
[02/01 13:00:42    299s] 	Max move on inst (reg_JAL_MEM_WB_q_reg_18_): (53.20, 80.64) --> (53.58, 80.64)
[02/01 13:00:42    299s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1145.5MB
[02/01 13:00:42    299s] Statistics of distance of Instance movement in refine placement:
[02/01 13:00:42    299s]   maximum (X+Y) =         0.38 um
[02/01 13:00:42    299s]   inst (reg_JAL_MEM_WB_q_reg_18_) with max move: (53.2, 80.64) -> (53.58, 80.64)
[02/01 13:00:42    299s]   mean    (X+Y) =         0.38 um
[02/01 13:00:42    299s] Summary Report:
[02/01 13:00:42    299s] Instances move: 1 (out of 6552 movable)
[02/01 13:00:42    299s] Instances flipped: 0
[02/01 13:00:42    299s] Mean displacement: 0.38 um
[02/01 13:00:42    299s] Max displacement: 0.38 um (Instance: reg_JAL_MEM_WB_q_reg_18_) (53.2, 80.64) -> (53.58, 80.64)
[02/01 13:00:42    299s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[02/01 13:00:42    299s] Total instances moved : 1
[02/01 13:00:42    299s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/01 13:00:42    299s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1145.5MB
[02/01 13:00:42    299s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1145.5MB) @(0:04:59 - 0:04:59).
[02/01 13:00:42    299s] *** Finished refinePlace (0:04:59 mem=1145.5M) ***
[02/01 13:00:42    299s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_18_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[02/01 13:00:44    299s] Resize reg_ALUout_MEM_WB_q_reg_18_ (DFFR_X1) to DFFR_X2.
[02/01 13:00:54    299s] <CMD> getFillerMode -quiet
[02/01 13:00:57    299s] **ERROR: (IMPSYT-16284):	Enter a filler cell name.
[02/01 13:01:09    300s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[02/01 13:01:09    300s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/01 13:01:09    300s] Type 'man IMPSP-5217' for more detail.
[02/01 13:01:09    300s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/01 13:01:09    300s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/01 13:01:11    300s]   Signal wire search tree: 136429 elements. (cpu=0:00:00.1, mem=0.0M)
[02/01 13:01:29    301s] For 14436 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/01 13:01:29    301s] *INFO: Adding fillers to top-module.
[02/01 13:01:29    301s] *INFO:   Added 17 filler insts (cell FILLCELL_X32 / prefix FILLER).
[02/01 13:01:29    301s] *INFO:   Added 170 filler insts (cell FILLCELL_X16 / prefix FILLER).
[02/01 13:01:29    301s] *INFO:   Added 1862 filler insts (cell FILLCELL_X8 / prefix FILLER).
[02/01 13:01:29    301s] *INFO:   Added 3246 filler insts (cell FILLCELL_X4 / prefix FILLER).
[02/01 13:01:29    301s] *INFO:   Added 39 filler insts (cell FILLCELL_X2 / prefix FILLER).
[02/01 13:01:29    301s] *INFO:   Added 9104 filler insts (cell FILLCELL_X1 / prefix FILLER).
[02/01 13:01:29    301s] *INFO: Total 14438 filler insts added - prefix FILLER (CPU: 0:00:01.7).
[02/01 13:01:29    301s] For 2 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/01 13:02:08    303s] <CMD> reset_parasitics
[02/01 13:02:08    303s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_D48m4X.rcdb.d'. 7080 times net's RC data read were performed.
[02/01 13:02:09    303s] Performing RC Extraction ...
[02/01 13:02:09    303s] <CMD> extractRC
[02/01 13:02:09    303s] Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/01 13:02:09    303s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/01 13:02:09    303s] Type 'man IMPEXT-3530' for more detail.
[02/01 13:02:09    303s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/01 13:02:09    303s] RC Extraction called in multi-corner(1) mode.
[02/01 13:02:09    303s] Process corner(s) are loaded.
[02/01 13:02:09    303s]  Corner: my_rc
[02/01 13:02:09    303s] extractDetailRC Option : -outfile /tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d -maxResLength 200  -extended
[02/01 13:02:09    303s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/01 13:02:09    303s]       RC Corner Indexes            0   
[02/01 13:02:09    303s] Capacitance Scaling Factor   : 1.00000 
[02/01 13:02:09    303s] Coupling Cap. Scaling Factor : 1.00000 
[02/01 13:02:09    303s] Resistance Scaling Factor    : 1.00000 
[02/01 13:02:09    303s] Clock Cap. Scaling Factor    : 1.00000 
[02/01 13:02:09    303s] Clock Res. Scaling Factor    : 1.00000 
[02/01 13:02:09    303s] Shrink Factor                : 1.00000
[02/01 13:02:10    303s] Initializing multi-corner capacitance tables ... 
[02/01 13:02:11    303s] Initializing multi-corner resistance tables ...
[02/01 13:02:11    303s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1029.0M)
[02/01 13:02:12    303s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d' for storing RC.
[02/01 13:02:13    303s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1104.1M)
[02/01 13:02:14    303s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1104.1M)
[02/01 13:02:15    303s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1104.1M)
[02/01 13:02:16    303s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1104.1M)
[02/01 13:02:18    303s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1104.1M)
[02/01 13:02:19    304s] Extracted 60.002% (CPU Time= 0:00:00.7  MEM= 1104.1M)
[02/01 13:02:20    304s] Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 1104.1M)
[02/01 13:02:22    304s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 1104.1M)
[02/01 13:02:24    304s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1104.1M)
[02/01 13:02:28    304s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1108.1M)
[02/01 13:02:29    304s] Number of Extracted Resistors     : 136595
[02/01 13:02:29    304s] Number of Extracted Ground Cap.   : 143437
[02/01 13:02:29    304s] Number of Extracted Coupling Cap. : 221220
[02/01 13:02:29    304s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d' for reading.
[02/01 13:02:29    304s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/01 13:02:29    304s]  Corner: my_rc
[02/01 13:02:29    304s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1084.8M)
[02/01 13:02:30    305s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb_Filter.rcdb.d' for storing RC.
[02/01 13:02:31    305s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d'. 7081 times net's RC data read were performed.
[02/01 13:02:33    305s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1084.801M)
[02/01 13:02:33    305s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d' for reading.
[02/01 13:02:33    305s] processing rcdb (/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d) for hinst (top) of cell (RISCV);
[02/01 13:02:34    305s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1084.801M)
[02/01 13:02:34    305s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:25.0  MEM: 1084.801M)
[02/01 13:03:19    306s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/01 13:03:19    306s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/01 13:03:19    306s]  Reset EOS DB
[02/01 13:03:19    306s] Ignoring AAE DB Resetting ...
[02/01 13:03:19    306s] Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/01 13:03:19    306s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/01 13:03:19    306s] Type 'man IMPEXT-3530' for more detail.
[02/01 13:03:19    306s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/01 13:03:19    306s] RC Extraction called in multi-corner(1) mode.
[02/01 13:03:19    306s] Process corner(s) are loaded.
[02/01 13:03:19    306s]  Corner: my_rc
[02/01 13:03:19    306s] extractDetailRC Option : -outfile /tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d -maxResLength 200  -extended
[02/01 13:03:19    306s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/01 13:03:19    306s]       RC Corner Indexes            0   
[02/01 13:03:19    306s] Capacitance Scaling Factor   : 1.00000 
[02/01 13:03:19    306s] Coupling Cap. Scaling Factor : 1.00000 
[02/01 13:03:19    306s] Resistance Scaling Factor    : 1.00000 
[02/01 13:03:19    306s] Clock Cap. Scaling Factor    : 1.00000 
[02/01 13:03:19    306s] Clock Res. Scaling Factor    : 1.00000 
[02/01 13:03:19    306s] Shrink Factor                : 1.00000
[02/01 13:03:20    306s] Initializing multi-corner capacitance tables ... 
[02/01 13:03:20    306s] Initializing multi-corner resistance tables ...
[02/01 13:03:21    307s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1017.0M)
[02/01 13:03:23    307s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d' for storing RC.
[02/01 13:03:24    307s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1067.0M)
[02/01 13:03:26    307s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1067.0M)
[02/01 13:03:26    307s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1067.0M)
[02/01 13:03:27    307s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1067.0M)
[02/01 13:03:28    307s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1067.0M)
[02/01 13:03:30    307s] Extracted 60.002% (CPU Time= 0:00:00.8  MEM= 1067.0M)
[02/01 13:03:31    307s] Extracted 70.0012% (CPU Time= 0:00:00.9  MEM= 1067.0M)
[02/01 13:03:33    307s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 1067.0M)
[02/01 13:03:35    308s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1067.0M)
[02/01 13:03:39    308s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1071.0M)
[02/01 13:03:40    308s] Number of Extracted Resistors     : 136595
[02/01 13:03:40    308s] Number of Extracted Ground Cap.   : 143437
[02/01 13:03:40    308s] Number of Extracted Coupling Cap. : 221220
[02/01 13:03:40    308s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d' for reading.
[02/01 13:03:40    308s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/01 13:03:40    308s]  Corner: my_rc
[02/01 13:03:40    308s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1055.0M)
[02/01 13:03:41    308s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb_Filter.rcdb.d' for storing RC.
[02/01 13:03:43    308s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d'. 7081 times net's RC data read were performed.
[02/01 13:03:44    308s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1055.016M)
[02/01 13:03:44    308s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d' for reading.
[02/01 13:03:44    308s] processing rcdb (/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d) for hinst (top) of cell (RISCV);
[02/01 13:03:45    308s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1055.016M)
[02/01 13:03:45    308s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:26.0  MEM: 1055.016M)
[02/01 13:03:45    309s] Effort level <high> specified for reg2reg path_group
[02/01 13:03:51    309s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 13:03:54    309s] #################################################################################
[02/01 13:03:54    309s] # Design Stage: PostRoute
[02/01 13:03:54    309s] # Design Name: RISCV
[02/01 13:03:54    309s] # Design Mode: 90nm
[02/01 13:03:54    309s] # Analysis Mode: MMMC OCV 
[02/01 13:03:54    309s] # Parasitics Mode: SPEF/RCDB
[02/01 13:03:54    309s] # Signoff Settings: SI On 
[02/01 13:03:54    309s] #################################################################################
[02/01 13:03:54    309s] AAE_INFO: 1 threads acquired from CTE.
[02/01 13:03:54    309s] Setting infinite Tws ...
[02/01 13:03:54    309s] First Iteration Infinite Tw... 
[02/01 13:03:54    309s] Calculate late delays in OCV mode...
[02/01 13:03:54    309s] Calculate early delays in OCV mode...
[02/01 13:03:54    309s] Topological Sorting (REAL = 0:00:00.0, MEM = 1021.5M, InitMEM = 1021.5M)
[02/01 13:03:54    309s] Start delay calculation (fullDC) (1 T). (MEM=1021.5)
[02/01 13:03:54    309s] Initializing multi-corner capacitance tables ... 
[02/01 13:03:54    309s] Initializing multi-corner resistance tables ...
[02/01 13:03:58    310s] End AAE Lib Interpolated Model. (MEM=1037.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 13:03:58    310s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d' for reading.
[02/01 13:03:58    310s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1037.7M)
[02/01 13:03:58    310s] AAE_INFO: 1 threads acquired from CTE.
[02/01 13:05:11    317s] Total number of fetched objects 8172
[02/01 13:05:11    317s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 13:05:12    317s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/01 13:05:12    317s] End delay calculation. (MEM=1104.48 CPU=0:00:06.8 REAL=0:01:11)
[02/01 13:05:12    317s] End delay calculation (fullDC). (MEM=1104.48 CPU=0:00:07.4 REAL=0:01:18)
[02/01 13:05:12    317s] *** CDM Built up (cpu=0:00:07.5  real=0:01:18  mem= 1104.5M) ***
[02/01 13:05:20    318s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1104.5M)
[02/01 13:05:20    318s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 13:05:21    318s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1104.5M)
[02/01 13:05:21    318s] Starting SI iteration 2
[02/01 13:05:23    318s] AAE_INFO: 1 threads acquired from CTE.
[02/01 13:05:23    318s] Calculate late delays in OCV mode...
[02/01 13:05:23    318s] Calculate early delays in OCV mode...
[02/01 13:05:23    318s] Start delay calculation (fullDC) (1 T). (MEM=1112.53)
[02/01 13:05:23    318s] End AAE Lib Interpolated Model. (MEM=1112.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 13:05:25    318s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 13:05:25    318s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/01 13:05:25    318s] Total number of fetched objects 8172
[02/01 13:05:25    318s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 13:05:25    318s] End delay calculation. (MEM=1071.49 CPU=0:00:00.2 REAL=0:00:01.0)
[02/01 13:05:25    318s] End delay calculation (fullDC). (MEM=1071.49 CPU=0:00:00.3 REAL=0:00:02.0)
[02/01 13:05:25    318s] *** CDM Built up (cpu=0:00:00.3  real=0:00:02.0  mem= 1071.5M) ***
[02/01 13:05:29    319s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:01:38 totSessionCpu=0:05:19 mem=1071.5M)
[02/01 13:05:33    319s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.029%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[02/01 13:05:34    319s] Total CPU time: 12.69 sec
[02/01 13:05:34    319s] Total Real time: 135.0 sec
[02/01 13:05:34    319s] Total Memory Usage: 986.46875 Mbytes
[02/01 13:05:34    319s] Reset AAE Options
[02/01 13:06:25    321s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/01 13:06:25    321s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/01 13:06:25    321s]  Reset EOS DB
[02/01 13:06:25    321s] Ignoring AAE DB Resetting ...
[02/01 13:06:25    321s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d'. 7080 times net's RC data read were performed.
[02/01 13:06:25    321s] Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/01 13:06:25    321s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/01 13:06:25    321s] Type 'man IMPEXT-3530' for more detail.
[02/01 13:06:25    321s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/01 13:06:25    321s] RC Extraction called in multi-corner(1) mode.
[02/01 13:06:26    321s] Process corner(s) are loaded.
[02/01 13:06:26    321s]  Corner: my_rc
[02/01 13:06:26    321s] extractDetailRC Option : -outfile /tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d -maxResLength 200  -extended
[02/01 13:06:26    321s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/01 13:06:26    321s]       RC Corner Indexes            0   
[02/01 13:06:26    321s] Capacitance Scaling Factor   : 1.00000 
[02/01 13:06:26    321s] Coupling Cap. Scaling Factor : 1.00000 
[02/01 13:06:26    321s] Resistance Scaling Factor    : 1.00000 
[02/01 13:06:26    321s] Clock Cap. Scaling Factor    : 1.00000 
[02/01 13:06:26    321s] Clock Res. Scaling Factor    : 1.00000 
[02/01 13:06:26    321s] Shrink Factor                : 1.00000
[02/01 13:06:26    321s] Initializing multi-corner capacitance tables ... 
[02/01 13:06:27    321s] Initializing multi-corner resistance tables ...
[02/01 13:06:27    321s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 992.5M)
[02/01 13:06:29    321s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d' for storing RC.
[02/01 13:06:30    321s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1066.5M)
[02/01 13:06:31    321s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1066.5M)
[02/01 13:06:32    321s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1066.5M)
[02/01 13:06:33    321s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1066.5M)
[02/01 13:06:34    321s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1066.5M)
[02/01 13:06:36    321s] Extracted 60.002% (CPU Time= 0:00:00.7  MEM= 1066.5M)
[02/01 13:06:36    322s] Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 1066.5M)
[02/01 13:06:38    322s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 1066.5M)
[02/01 13:06:41    322s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1066.5M)
[02/01 13:06:46    322s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1070.5M)
[02/01 13:06:46    322s] Number of Extracted Resistors     : 136595
[02/01 13:06:46    322s] Number of Extracted Ground Cap.   : 143437
[02/01 13:06:46    322s] Number of Extracted Coupling Cap. : 221220
[02/01 13:06:46    322s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d' for reading.
[02/01 13:06:46    322s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/01 13:06:46    322s]  Corner: my_rc
[02/01 13:06:47    322s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1054.5M)
[02/01 13:06:47    322s] Creating parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb_Filter.rcdb.d' for storing RC.
[02/01 13:06:49    323s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d'. 7081 times net's RC data read were performed.
[02/01 13:06:50    323s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1054.516M)
[02/01 13:06:50    323s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d' for reading.
[02/01 13:06:50    323s] processing rcdb (/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d) for hinst (top) of cell (RISCV);
[02/01 13:06:51    323s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1054.516M)
[02/01 13:06:51    323s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:26.0  MEM: 1054.516M)
[02/01 13:06:51    323s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 13:06:53    323s] #################################################################################
[02/01 13:06:53    323s] # Design Stage: PostRoute
[02/01 13:06:53    323s] # Design Name: RISCV
[02/01 13:06:53    323s] # Design Mode: 90nm
[02/01 13:06:53    323s] # Analysis Mode: MMMC OCV 
[02/01 13:06:53    323s] # Parasitics Mode: SPEF/RCDB
[02/01 13:06:53    323s] # Signoff Settings: SI On 
[02/01 13:06:53    323s] #################################################################################
[02/01 13:06:57    323s] AAE_INFO: 1 threads acquired from CTE.
[02/01 13:06:57    323s] Setting infinite Tws ...
[02/01 13:06:57    323s] First Iteration Infinite Tw... 
[02/01 13:06:57    323s] Calculate early delays in OCV mode...
[02/01 13:06:57    323s] Calculate late delays in OCV mode...
[02/01 13:06:57    323s] Topological Sorting (REAL = 0:00:00.0, MEM = 1052.5M, InitMEM = 1052.5M)
[02/01 13:06:57    323s] Start delay calculation (fullDC) (1 T). (MEM=1052.52)
[02/01 13:06:59    323s] Initializing multi-corner capacitance tables ... 
[02/01 13:06:59    324s] Initializing multi-corner resistance tables ...
[02/01 13:07:01    324s] End AAE Lib Interpolated Model. (MEM=1068.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 13:07:02    324s] Opening parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d' for reading.
[02/01 13:07:02    324s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1068.7M)
[02/01 13:07:02    324s] AAE_INFO: 1 threads acquired from CTE.
[02/01 13:08:14    331s] Total number of fetched objects 8172
[02/01 13:08:14    331s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 13:08:15    331s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/01 13:08:15    331s] End delay calculation. (MEM=1106.88 CPU=0:00:06.9 REAL=0:01:11)
[02/01 13:08:15    331s] End delay calculation (fullDC). (MEM=1106.88 CPU=0:00:07.4 REAL=0:01:18)
[02/01 13:08:15    331s] *** CDM Built up (cpu=0:00:08.0  real=0:01:22  mem= 1106.9M) ***
[02/01 13:08:23    332s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1106.9M)
[02/01 13:08:23    332s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 13:08:23    332s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1106.9M)
[02/01 13:08:23    332s] Starting SI iteration 2
[02/01 13:08:25    332s] AAE_INFO: 1 threads acquired from CTE.
[02/01 13:08:25    332s] Calculate early delays in OCV mode...
[02/01 13:08:25    332s] Calculate late delays in OCV mode...
[02/01 13:08:25    332s] Start delay calculation (fullDC) (1 T). (MEM=1114.93)
[02/01 13:08:26    332s] End AAE Lib Interpolated Model. (MEM=1114.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 13:08:28    332s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 13:08:28    332s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/01 13:08:28    332s] Total number of fetched objects 8172
[02/01 13:08:28    332s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 13:08:28    332s] End delay calculation. (MEM=1082.93 CPU=0:00:00.2 REAL=0:00:02.0)
[02/01 13:08:28    332s] End delay calculation (fullDC). (MEM=1082.93 CPU=0:00:00.3 REAL=0:00:03.0)
[02/01 13:08:28    332s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1082.9M) ***
[02/01 13:08:32    333s] Effort level <high> specified for reg2reg path_group
[02/01 13:08:35    333s] End AAE Lib Interpolated Model. (MEM=1020.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 13:08:35    333s] Begin: glitch net info
[02/01 13:08:36    333s] glitch slack range: number of glitch nets
[02/01 13:08:36    333s] glitch slack < -0.32 : 0
[02/01 13:08:36    333s] -0.32 < glitch slack < -0.28 : 0
[02/01 13:08:36    333s] -0.28 < glitch slack < -0.24 : 0
[02/01 13:08:36    333s] -0.24 < glitch slack < -0.2 : 0
[02/01 13:08:36    333s] -0.2 < glitch slack < -0.16 : 0
[02/01 13:08:36    333s] -0.16 < glitch slack < -0.12 : 0
[02/01 13:08:36    333s] -0.12 < glitch slack < -0.08 : 0
[02/01 13:08:36    333s] -0.08 < glitch slack < -0.04 : 0
[02/01 13:08:36    333s] -0.04 < glitch slack : 0
[02/01 13:08:36    333s] End: glitch net info
[02/01 13:08:56    335s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.937  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[02/01 13:08:57    335s] Total CPU time: 14.08 sec
[02/01 13:08:57    335s] Total Real time: 152.0 sec
[02/01 13:08:57    335s] Total Memory Usage: 1018.738281 Mbytes
[02/01 13:08:57    335s] Reset AAE Options
[02/01 13:11:30    339s] <CMD> saveDesign RISCV_HOLDFIX.enc
[02/01 13:11:30    339s] The in-memory database contained RC information but was not saved. To save 
[02/01 13:11:30    339s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/01 13:11:30    339s] so it should only be saved when it is really desired.
[02/01 13:11:30    339s] #% Begin save design ... (date=02/01 13:11:30, mem=829.2M)
[02/01 13:11:31    339s] % Begin Save netlist data ... (date=02/01 13:11:30, mem=829.4M)
[02/01 13:11:31    339s] Writing Binary DB to RISCV_HOLDFIX.enc.dat/RISCV.v.bin in single-threaded mode...
[02/01 13:11:31    339s] % End Save netlist data ... (date=02/01 13:11:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=830.1M, current mem=830.1M)
[02/01 13:11:32    339s] % Begin Save AAE data ... (date=02/01 13:11:31, mem=830.1M)
[02/01 13:11:32    339s] Saving AAE Data ...
[02/01 13:11:32    340s] % End Save AAE data ... (date=02/01 13:11:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.1M, current mem=830.1M)
[02/01 13:11:33    340s] % Begin Save clock tree data ... (date=02/01 13:11:32, mem=830.7M)
[02/01 13:11:33    340s] % End Save clock tree data ... (date=02/01 13:11:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.7M, current mem=830.7M)
[02/01 13:11:33    340s] Saving preference file RISCV_HOLDFIX.enc.dat/gui.pref.tcl ...
[02/01 13:11:34    340s] Saving mode setting ...
[02/01 13:11:34    340s] Saving global file ...
[02/01 13:11:35    340s] % Begin Save floorplan data ... (date=02/01 13:11:34, mem=831.0M)
[02/01 13:11:35    340s] Saving floorplan file ...
[02/01 13:11:36    340s] % End Save floorplan data ... (date=02/01 13:11:36, total cpu=0:00:00.1, real=0:00:01.0, peak res=831.0M, current mem=831.0M)
[02/01 13:11:36    340s] Saving Drc markers ...
[02/01 13:11:36    340s] ... No Drc file written since there is no markers found.
[02/01 13:11:37    340s] % Begin Save placement data ... (date=02/01 13:11:36, mem=831.0M)
[02/01 13:11:37    340s] ** Saving stdCellPlacement_binary (version# 1) ...
[02/01 13:11:37    340s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1025.8M) ***
[02/01 13:11:37    340s] % End Save placement data ... (date=02/01 13:11:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=831.3M, current mem=831.3M)
[02/01 13:11:38    340s] % Begin Save routing data ... (date=02/01 13:11:37, mem=831.3M)
[02/01 13:11:38    340s] Saving route file ...
[02/01 13:11:43    340s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:05.0 mem=1025.8M) ***
[02/01 13:11:44    340s] % End Save routing data ... (date=02/01 13:11:43, total cpu=0:00:00.3, real=0:00:06.0, peak res=832.1M, current mem=832.1M)
[02/01 13:11:44    340s] Saving property file RISCV_HOLDFIX.enc.dat/RISCV.prop
[02/01 13:11:44    340s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1025.8M) ***
[02/01 13:11:45    340s] % Begin Save power constraints data ... (date=02/01 13:11:44, mem=832.1M)
[02/01 13:11:45    340s] % End Save power constraints data ... (date=02/01 13:11:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=832.1M, current mem=832.1M)
[02/01 13:11:49    341s] Generated self-contained design RISCV_HOLDFIX.enc.dat
[02/01 13:11:50    341s] #% End save design ... (date=02/01 13:11:49, total cpu=0:00:01.2, real=0:00:20.0, peak res=832.1M, current mem=830.3M)
[02/01 13:11:50    341s] *** Message Summary: 0 warning(s), 0 error(s)
[02/01 13:11:50    341s] 
[02/01 13:12:35    342s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/01 13:12:35    342s] VERIFY_CONNECTIVITY use new engine.
[02/01 13:12:35    342s] 
[02/01 13:12:35    342s] ******** Start: VERIFY CONNECTIVITY ********
[02/01 13:12:35    342s] Start Time: Mon Feb  1 13:12:35 2021
[02/01 13:12:35    342s] 
[02/01 13:12:35    342s] Design Name: RISCV
[02/01 13:12:35    342s] Database Units: 2000
[02/01 13:12:35    342s] Design Boundary: (0.0000, 0.0000) (170.2400, 169.6800)
[02/01 13:12:35    342s] Error Limit = 1000; Warning Limit = 50
[02/01 13:12:35    342s] Check all nets
[02/01 13:12:36    342s] Net clk: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:36    342s] Net PCSrc_MEM_out: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:36    342s] Net FE_OFN50_n5473: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:36    342s] Net FE_OFN49_n5473: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:36    342s] Net FE_OFN39_PCSrc_MEM_out: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:36    342s] Net FE_OFN31_FE_DBTN49_rst: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:36    342s] Net FE_OFN29_FE_DBTN49_rst: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:36    342s] Net FE_OFN25_FE_DBTN49_rst: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:37    342s] Net FE_DBTN49_rst: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:38    342s] Net n1412: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:38    342s] Net n1444: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:38    342s] Net n1565: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:38    342s] Net n1570: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:38    342s] Net n1572: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:38    342s] Net n1575: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:38    342s] Net n1581: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:38    342s] Net n1589: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:38    342s] Net n1590: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:40    343s] Net n4024: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:40    343s] Net n4056: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:41    343s] Net n4739: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:41    343s] Net n5414: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:41    343s] Net n5474: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:42    343s] Net n6201: dangling Wire.
[02/01 13:12:42    343s] **** 13:12:42 **** Processed 5000 nets.
[02/01 13:12:43    343s] Net Read_data1_EX_in_s[17]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:43    343s] Net ALU_backward_MEM_out_s[31]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:43    343s] Net ALU_backward_MEM_out_s[30]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:43    343s] Net ALU_backward_MEM_out_s[24]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:43    343s] Net ALU_backward_MEM_out_s[22]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:43    343s] Net ALU_backward_MEM_out_s[20]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:43    343s] Net ALU_backward_MEM_out_s[19]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALU_backward_MEM_out_s[17]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALU_backward_MEM_out_s[16]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALU_backward_MEM_out_s[13]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALU_backward_MEM_out_s[11]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALU_backward_MEM_out_s[10]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALU_backward_MEM_out_s[6]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net JAL_PC_4_MEM_out_s[18]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net immediate_MEM_out_s[31]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net JAL_PC_4_WB_in_s[18]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[31]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[30]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[29]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[24]: dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[20]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[18]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[17]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[16]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[15]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[14]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[11]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net ALUout_WB_in_s[10]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:44    343s] Net immediate_WB_in_s[31]: has an unconnected terminal, has regular routing with opens, dangling Wire.
[02/01 13:12:56    344s] 
[02/01 13:12:56    344s] Begin Summary 
[02/01 13:12:56    344s]     74 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[02/01 13:12:56    344s]     51 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[02/01 13:12:56    344s]     76 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[02/01 13:12:56    344s]     201 total info(s) created.
[02/01 13:12:56    344s] End Summary
[02/01 13:12:56    344s] 
[02/01 13:12:56    344s] End Time: Mon Feb  1 13:12:56 2021
[02/01 13:12:56    344s] Time Elapsed: 0:00:21.0
[02/01 13:12:56    344s] 
[02/01 13:12:56    344s] ******** End: VERIFY CONNECTIVITY ********
[02/01 13:12:56    344s]   Verification Complete : 201 Viols.  0 Wrngs.
[02/01 13:12:56    344s]   (CPU Time: 0:00:01.6  MEM: 0.000M)
[02/01 13:12:56    344s] 
[02/01 13:13:43    345s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[02/01 13:13:43    345s] <CMD> verifyGeometry
[02/01 13:13:43    345s]  *** Starting Verify Geometry (MEM: 1124.4) ***
[02/01 13:13:43    345s] 
[02/01 13:13:43    345s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[02/01 13:13:43    345s]   VERIFY GEOMETRY ...... Starting Verification
[02/01 13:13:43    345s]   VERIFY GEOMETRY ...... Initializing
[02/01 13:13:43    345s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/01 13:13:43    345s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/01 13:13:43    345s]                   ...... bin size: 2160
[02/01 13:13:43    345s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/01 13:14:42    350s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/01 13:14:42    350s]   VERIFY GEOMETRY ...... SameNet        :  38 Viols.
[02/01 13:14:42    350s]   VERIFY GEOMETRY ...... Wiring         :  84 Viols.
[02/01 13:14:42    350s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/01 13:14:43    350s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 122 Viols. 0 Wrngs.
[02/01 13:14:43    350s] VG: elapsed time: 60.00
[02/01 13:14:43    350s] Begin Summary ...
[02/01 13:14:43    350s]   Cells       : 0
[02/01 13:14:43    350s]   SameNet     : 38
[02/01 13:14:43    350s]   Wiring      : 9
[02/01 13:14:43    350s]   Antenna     : 0
[02/01 13:14:43    350s]   Short       : 75
[02/01 13:14:43    350s]   Overlap     : 0
[02/01 13:14:43    350s] End Summary
[02/01 13:14:43    350s] 
[02/01 13:14:43    350s]   Verification Complete : 122 Viols.  0 Wrngs.
[02/01 13:14:43    350s] 
[02/01 13:14:43    350s] **********End: VERIFY GEOMETRY**********
[02/01 13:14:43    350s]  *** verify geometry (CPU: 0:00:05.2  MEM: 228.6M)
[02/01 13:14:43    350s] 
[02/01 13:14:43    350s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[02/01 13:15:44    353s] <CMD> saveNetlist RISCV.v
[02/01 13:15:44    353s] Writing Netlist "RISCV.v" ...
[02/01 13:16:54    355s] <CMD> selectMarker 9.4850 5.6700 164.9350 163.8700 -1 3 7
[02/01 13:17:00    355s] <CMD> deselectAll
[02/01 13:17:00    355s] <CMD> selectMarker 9.4850 5.6700 164.9350 163.8700 -1 3 7
[02/01 13:17:05    355s] <CMD> deselectAll
[02/01 13:17:16    356s] <CMD> all_hold_analysis_views 
[02/01 13:17:16    356s] <CMD> all_setup_analysis_views 
[02/01 13:17:21    356s] <CMD> write_sdf  -ideal_clock_network RISCV.sdf
[02/01 13:17:22    356s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[02/01 13:17:22    356s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 13:17:24    356s] #################################################################################
[02/01 13:17:24    356s] # Design Stage: PostRoute
[02/01 13:17:24    356s] # Design Name: RISCV
[02/01 13:17:24    356s] # Design Mode: 90nm
[02/01 13:17:24    356s] # Analysis Mode: MMMC OCV 
[02/01 13:17:24    356s] # Parasitics Mode: SPEF/RCDB
[02/01 13:17:24    356s] # Signoff Settings: SI On 
[02/01 13:17:24    356s] #################################################################################
[02/01 13:17:30    357s] AAE_INFO: 1 threads acquired from CTE.
[02/01 13:17:30    357s] Setting infinite Tws ...
[02/01 13:17:30    357s] First Iteration Infinite Tw... 
[02/01 13:17:31    357s] Topological Sorting (REAL = 0:00:01.0, MEM = 1328.8M, InitMEM = 1328.8M)
[02/01 13:17:31    357s] Start delay calculation (fullDC) (1 T). (MEM=1328.76)
[02/01 13:17:33    357s] End AAE Lib Interpolated Model. (MEM=1336.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 13:18:47    364s] Total number of fetched objects 8172
[02/01 13:18:47    364s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 13:18:49    364s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:02.0)
[02/01 13:18:49    364s] End delay calculation. (MEM=1387.91 CPU=0:00:06.8 REAL=0:01:13)
[02/01 13:18:49    364s] End delay calculation (fullDC). (MEM=1387.91 CPU=0:00:07.2 REAL=0:01:18)
[02/01 13:18:49    364s] *** CDM Built up (cpu=0:00:07.8  real=0:01:25  mem= 1387.9M) ***
[02/01 13:18:57    365s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1387.9M)
[02/01 13:18:57    365s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 13:18:58    365s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1387.9M)
[02/01 13:18:58    365s] Starting SI iteration 2
[02/01 13:18:58    365s] AAE_INFO: 1 threads acquired from CTE.
[02/01 13:18:58    365s] Start delay calculation (fullDC) (1 T). (MEM=1387.91)
[02/01 13:18:58    365s] End AAE Lib Interpolated Model. (MEM=1387.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 13:19:00    365s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 13:19:00    365s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/01 13:19:00    365s] Total number of fetched objects 8172
[02/01 13:19:00    365s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 13:19:00    365s] End delay calculation. (MEM=1355.91 CPU=0:00:00.2 REAL=0:00:01.0)
[02/01 13:19:00    365s] End delay calculation (fullDC). (MEM=1355.91 CPU=0:00:00.3 REAL=0:00:02.0)
[02/01 13:19:00    365s] *** CDM Built up (cpu=0:00:00.3  real=0:00:02.0  mem= 1355.9M) ***
[02/01 13:27:11    381s] <CMD> selectMarker 9.4850 5.6700 164.9350 163.8700 -1 3 7
[02/01 13:27:16    381s] <CMD> deselectAll
[02/01 13:27:35    382s] <CMD> set_power_analysis_mode -reset
[02/01 13:27:35    382s] <CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[02/01 13:28:45    385s] <CMD> set_power_output_dir -reset
[02/01 13:28:45    385s] <CMD> set_power_output_dir ./
[02/01 13:28:45    385s] <CMD> set_default_switching_activity -reset
[02/01 13:28:45    385s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[02/01 13:28:45    385s] <CMD> read_activity_file -reset
[02/01 13:28:45    385s] <CMD> read_activity_file -format VCD -scope /tb_riscv/riscv_comp -start {} -end {} -block {} ../vcd/design.vcd
[02/01 13:28:45    385s] <CMD> set_power -reset
[02/01 13:28:45    385s] <CMD> set_powerup_analysis -reset
[02/01 13:28:45    385s] <CMD> set_dynamic_power_simulation -reset
[02/01 13:28:45    385s] <CMD> report_power -rail_analysis_format VS -outfile .//RISCV.rpt
[02/01 13:28:45    385s] 
[02/01 13:28:45    385s] Power Net Detected:
[02/01 13:28:45    385s]     Voltage	    Name
[02/01 13:28:45    385s]     0.00V	    VSS
[02/01 13:28:45    385s]     1.10V	    VDD
[02/01 13:28:45    385s] Starting SI iteration 1 using Infinite Timing Windows
[02/01 13:28:47    385s] #################################################################################
[02/01 13:28:47    385s] # Design Stage: PostRoute
[02/01 13:28:47    385s] # Design Name: RISCV
[02/01 13:28:47    385s] # Design Mode: 90nm
[02/01 13:28:47    385s] # Analysis Mode: MMMC OCV 
[02/01 13:28:47    385s] # Parasitics Mode: SPEF/RCDB
[02/01 13:28:47    385s] # Signoff Settings: SI On 
[02/01 13:28:47    385s] #################################################################################
[02/01 13:28:51    386s] AAE_INFO: 1 threads acquired from CTE.
[02/01 13:28:52    386s] Setting infinite Tws ...
[02/01 13:28:52    386s] First Iteration Infinite Tw... 
[02/01 13:28:52    386s] Calculate early delays in OCV mode...
[02/01 13:28:52    386s] Calculate late delays in OCV mode...
[02/01 13:28:52    386s] Topological Sorting (REAL = 0:00:00.0, MEM = 1363.8M, InitMEM = 1363.8M)
[02/01 13:28:52    386s] Start delay calculation (fullDC) (1 T). (MEM=1363.84)
[02/01 13:28:54    386s] End AAE Lib Interpolated Model. (MEM=1380.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 13:30:10    393s] Total number of fetched objects 8172
[02/01 13:30:10    393s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/01 13:30:11    393s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/01 13:30:11    393s] End delay calculation. (MEM=1396.06 CPU=0:00:06.7 REAL=0:01:14)
[02/01 13:30:11    393s] End delay calculation (fullDC). (MEM=1396.06 CPU=0:00:07.3 REAL=0:01:19)
[02/01 13:30:11    393s] *** CDM Built up (cpu=0:00:07.8  real=0:01:24  mem= 1396.1M) ***
[02/01 13:30:19    394s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1396.1M)
[02/01 13:30:19    394s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/01 13:30:20    394s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1396.1M)
[02/01 13:30:20    394s] Starting SI iteration 2
[02/01 13:30:22    394s] AAE_INFO: 1 threads acquired from CTE.
[02/01 13:30:22    394s] Calculate early delays in OCV mode...
[02/01 13:30:22    394s] Calculate late delays in OCV mode...
[02/01 13:30:22    394s] Start delay calculation (fullDC) (1 T). (MEM=1404.11)
[02/01 13:30:23    394s] End AAE Lib Interpolated Model. (MEM=1404.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/01 13:30:25    394s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/01 13:30:25    394s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/01 13:30:25    394s] Total number of fetched objects 8172
[02/01 13:30:25    394s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/01 13:30:25    394s] End delay calculation. (MEM=1372.11 CPU=0:00:00.2 REAL=0:00:02.0)
[02/01 13:30:25    394s] End delay calculation (fullDC). (MEM=1372.11 CPU=0:00:00.3 REAL=0:00:03.0)
[02/01 13:30:25    394s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1372.1M) ***
[02/01 13:30:28    395s] 
[02/01 13:30:29    395s] Begin Power Analysis
[02/01 13:30:29    395s] 
[02/01 13:30:29    395s]     0.00V	    VSS
[02/01 13:30:29    395s]     1.10V	    VDD
[02/01 13:30:29    395s] Begin Processing Timing Library for Power Calculation
[02/01 13:30:29    395s] 
[02/01 13:30:29    395s] Begin Processing Timing Library for Power Calculation
[02/01 13:30:29    395s] 
[02/01 13:30:29    395s] 
[02/01 13:30:29    395s] 
[02/01 13:30:29    395s] Begin Processing Power Net/Grid for Power Calculation
[02/01 13:30:29    395s] 
[02/01 13:30:29    395s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1171.78MB/1171.78MB)
[02/01 13:30:29    395s] 
[02/01 13:30:29    395s] Begin Processing Timing Window Data for Power Calculation
[02/01 13:30:29    395s] 
[02/01 13:30:29    395s] MY_CLK(357.143MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:01, mem(process/total)=1172.03MB/1172.03MB)
[02/01 13:30:30    395s] 
[02/01 13:30:31    395s] Begin Processing User Attributes
[02/01 13:30:31    395s] 
[02/01 13:30:31    395s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1173.36MB/1173.36MB)
[02/01 13:30:31    395s] 
[02/01 13:30:31    395s] Begin Processing Signal Activity
[02/01 13:30:31    395s] 
[02/01 13:30:45    396s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:14, mem(process/total)=1173.55MB/1173.55MB)
[02/01 13:30:45    396s] 
[02/01 13:30:45    396s] Begin Power Computation
[02/01 13:30:45    396s] 
[02/01 13:30:45    396s]       ----------------------------------------------------------
[02/01 13:30:45    396s]       # of cell(s) missing both power/leakage table: 0
[02/01 13:30:45    396s]       # of cell(s) missing power table: 0
[02/01 13:30:45    396s]       # of cell(s) missing leakage table: 0
[02/01 13:30:45    396s]       # of MSMV cell(s) missing power_level: 0
[02/01 13:30:45    396s]       ----------------------------------------------------------
[02/01 13:30:45    396s] 
[02/01 13:30:45    396s] 
[02/01 13:31:34    401s] Ended Power Computation: (cpu=0:00:04, real=0:00:48, mem(process/total)=1174.15MB/1174.15MB)
[02/01 13:31:34    401s] 
[02/01 13:31:34    401s] Begin Processing User Attributes
[02/01 13:31:34    401s] 
[02/01 13:31:34    401s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1174.15MB/1174.15MB)
[02/01 13:31:34    401s] 
[02/01 13:31:34    401s] Ended Power Analysis: (cpu=0:00:06, real=0:01:05, mem(process/total)=1174.20MB/1174.20MB)
[02/01 13:31:34    401s] 
[02/01 13:32:29    404s] <CMD> report_power -sort { total }
[02/01 13:37:31    414s] <CMD> set sprCreateIeRingOffset 1.0
[02/01 13:37:31    414s] <CMD> set sprCreateIeRingThreshold 1.0
[02/01 13:37:31    414s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/01 13:37:31    414s] <CMD> set sprCreateIeRingLayers {}
[02/01 13:37:31    414s] <CMD> set sprCreateIeRingOffset 1.0
[02/01 13:37:31    414s] <CMD> set sprCreateIeRingThreshold 1.0
[02/01 13:37:31    414s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/01 13:37:31    414s] <CMD> set sprCreateIeRingLayers {}
[02/01 13:37:32    414s] <CMD> set sprCreateIeStripeWidth 10.0
[02/01 13:37:32    414s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/01 13:37:32    414s] <CMD> set sprCreateIeStripeWidth 10.0
[02/01 13:37:32    414s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/01 13:37:32    414s] <CMD> set sprCreateIeRingOffset 1.0
[02/01 13:37:32    414s] <CMD> set sprCreateIeRingThreshold 1.0
[02/01 13:37:32    414s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/01 13:37:32    414s] <CMD> set sprCreateIeRingLayers {}
[02/01 13:37:34    414s] <CMD> set sprCreateIeStripeWidth 10.0
[02/01 13:37:34    414s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/01 13:38:50    416s] <CMD> set_power_output_dir -reset
[02/01 13:38:50    416s] <CMD> set_power_output_dir ./
[02/01 13:38:50    416s] <CMD> set_default_switching_activity -reset
[02/01 13:38:50    416s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[02/01 13:38:50    416s] <CMD> read_activity_file -reset
[02/01 13:38:50    416s] <CMD> read_activity_file -format VCD -scope tb_riscv/riscv_comp -start {} -end {} -block {} ../vcd/design.vcd
[02/01 13:38:50    416s] <CMD> set_power -reset
[02/01 13:38:50    416s] <CMD> set_powerup_analysis -reset
[02/01 13:38:50    416s] <CMD> set_dynamic_power_simulation -reset
[02/01 13:38:50    416s] <CMD> report_power -rail_analysis_format VS -outfile .//RISCV.rpt
[02/01 13:38:50    416s] 
[02/01 13:38:50    416s] Begin Power Analysis
[02/01 13:38:50    416s] 
[02/01 13:38:50    416s]     0.00V	    VSS
[02/01 13:38:50    416s]     1.10V	    VDD
[02/01 13:38:50    416s] Begin Processing Timing Library for Power Calculation
[02/01 13:38:50    416s] 
[02/01 13:38:51    416s] Begin Processing Timing Library for Power Calculation
[02/01 13:38:51    416s] 
[02/01 13:38:51    416s] 
[02/01 13:38:51    416s] 
[02/01 13:38:51    416s] Begin Processing Power Net/Grid for Power Calculation
[02/01 13:38:51    416s] 
[02/01 13:38:51    416s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1175.05MB/1175.05MB)
[02/01 13:38:51    416s] 
[02/01 13:38:51    416s] Begin Processing Timing Window Data for Power Calculation
[02/01 13:38:51    416s] 
[02/01 13:38:52    416s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1175.05MB/1175.05MB)
[02/01 13:38:52    416s] 
[02/01 13:38:53    417s] Begin Processing User Attributes
[02/01 13:38:53    417s] 
[02/01 13:38:53    417s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1175.11MB/1175.11MB)
[02/01 13:38:53    417s] 
[02/01 13:38:53    417s] Begin Processing Signal Activity
[02/01 13:38:53    417s] 
[02/01 13:39:02    417s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:08, mem(process/total)=1175.11MB/1175.11MB)
[02/01 13:39:02    417s] 
[02/01 13:39:02    417s] Begin Power Computation
[02/01 13:39:02    417s] 
[02/01 13:39:02    417s]       ----------------------------------------------------------
[02/01 13:39:02    417s]       # of cell(s) missing both power/leakage table: 0
[02/01 13:39:02    417s]       # of cell(s) missing power table: 0
[02/01 13:39:02    417s]       # of cell(s) missing leakage table: 0
[02/01 13:39:02    417s]       # of MSMV cell(s) missing power_level: 0
[02/01 13:39:02    417s]       ----------------------------------------------------------
[02/01 13:39:02    417s] 
[02/01 13:39:02    417s] 
[02/01 13:39:50    422s] Ended Power Computation: (cpu=0:00:05, real=0:00:48, mem(process/total)=1175.11MB/1175.11MB)
[02/01 13:39:50    422s] 
[02/01 13:39:50    422s] Begin Processing User Attributes
[02/01 13:39:50    422s] 
[02/01 13:39:50    422s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1175.11MB/1175.11MB)
[02/01 13:39:50    422s] 
[02/01 13:39:50    422s] Ended Power Analysis: (cpu=0:00:06, real=0:01:00, mem(process/total)=1175.11MB/1175.11MB)
[02/01 13:39:50    422s] 
[02/01 13:40:26    424s] <CMD> report_power -outfile report_power.txt -sort { total }
[02/01 13:41:58    427s] <CMD> saveDesign RISCV_HOLDFIX.enc
[02/01 13:41:58    427s] The in-memory database contained RC information but was not saved. To save 
[02/01 13:41:58    427s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/01 13:41:58    427s] so it should only be saved when it is really desired.
[02/01 13:41:59    427s] #% Begin save design ... (date=02/01 13:41:58, mem=1175.1M)
[02/01 13:42:00    427s] % Begin Save netlist data ... (date=02/01 13:41:59, mem=1175.1M)
[02/01 13:42:00    427s] Writing Binary DB to RISCV_HOLDFIX.enc.dat.tmp/RISCV.v.bin in single-threaded mode...
[02/01 13:42:01    427s] % End Save netlist data ... (date=02/01 13:42:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=1175.1M, current mem=1174.7M)
[02/01 13:42:01    427s] % Begin Save AAE data ... (date=02/01 13:42:01, mem=1174.7M)
[02/01 13:42:01    427s] Saving AAE Data ...
[02/01 13:42:02    427s] % End Save AAE data ... (date=02/01 13:42:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=1174.7M, current mem=1174.7M)
[02/01 13:42:02    427s] % Begin Save clock tree data ... (date=02/01 13:42:02, mem=1175.2M)
[02/01 13:42:03    427s] % End Save clock tree data ... (date=02/01 13:42:02, total cpu=0:00:00.1, real=0:00:01.0, peak res=1175.2M, current mem=1175.2M)
[02/01 13:42:03    427s] Saving preference file RISCV_HOLDFIX.enc.dat.tmp/gui.pref.tcl ...
[02/01 13:42:03    427s] Saving mode setting ...
[02/01 13:42:03    427s] Saving global file ...
[02/01 13:42:05    427s] % Begin Save floorplan data ... (date=02/01 13:42:05, mem=1175.2M)
[02/01 13:42:05    427s] Saving floorplan file ...
[02/01 13:42:06    428s] % End Save floorplan data ... (date=02/01 13:42:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=1175.2M, current mem=1175.2M)
[02/01 13:42:06    428s] Saving Drc markers ...
[02/01 13:42:07    428s] ... 323 markers are saved ...
[02/01 13:42:07    428s] ... 122 geometry drc markers are saved ...
[02/01 13:42:07    428s] ... 0 antenna drc markers are saved ...
[02/01 13:42:07    428s] % Begin Save placement data ... (date=02/01 13:42:07, mem=1175.2M)
[02/01 13:42:07    428s] ** Saving stdCellPlacement_binary (version# 1) ...
[02/01 13:42:07    428s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1376.1M) ***
[02/01 13:42:08    428s] % End Save placement data ... (date=02/01 13:42:07, total cpu=0:00:00.1, real=0:00:01.0, peak res=1175.2M, current mem=1175.2M)
[02/01 13:42:09    428s] % Begin Save routing data ... (date=02/01 13:42:08, mem=1175.2M)
[02/01 13:42:09    428s] Saving route file ...
[02/01 13:42:14    428s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:05.0 mem=1376.1M) ***
[02/01 13:42:14    428s] % End Save routing data ... (date=02/01 13:42:14, total cpu=0:00:00.3, real=0:00:05.0, peak res=1175.2M, current mem=1175.2M)
[02/01 13:42:14    428s] Saving property file RISCV_HOLDFIX.enc.dat.tmp/RISCV.prop
[02/01 13:42:15    428s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1376.1M) ***
[02/01 13:42:16    428s] % Begin Save power constraints data ... (date=02/01 13:42:15, mem=1175.2M)
[02/01 13:42:16    428s] % End Save power constraints data ... (date=02/01 13:42:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1175.2M, current mem=1175.2M)
[02/01 13:42:21    428s] Generated self-contained design RISCV_HOLDFIX.enc.dat.tmp
[02/01 13:42:21    428s] Closing parasitic data file '/tmp/innovus_temp_20711_localhost.localdomain_isa30_PPo6Lp/RISCV_20711_6du92s.rcdb.d'. 7080 times net's RC data read were performed.
[02/01 13:42:22    428s] #% End save design ... (date=02/01 13:42:22, total cpu=0:00:01.5, real=0:00:23.0, peak res=1175.2M, current mem=931.0M)
[02/01 13:42:22    429s] *** Message Summary: 0 warning(s), 0 error(s)
[02/01 13:42:22    429s] 
[02/01 13:43:28    431s] 
[02/01 13:43:28    431s] *** Memory Usage v#1 (Current mem = 1207.637M, initial mem = 179.684M) ***
[02/01 13:43:28    431s] 
[02/01 13:43:28    431s] *** Summary of all messages that are not suppressed in this session:
[02/01 13:43:28    431s] Severity  ID               Count  Summary                                  
[02/01 13:43:28    431s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[02/01 13:43:28    431s] ERROR     IMPSYT-16284         2  Enter a filler cell name.                
[02/01 13:43:28    431s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[02/01 13:43:28    431s] WARNING   IMPSP-5217           4  addFiller command is running on a postRo...
[02/01 13:43:28    431s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[02/01 13:43:28    431s] WARNING   IMPOPT-3549         15  Timing updation on term %s will only hap...
[02/01 13:43:28    431s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[02/01 13:43:28    431s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/01 13:43:28    431s] WARNING   SDF-808              1  The software is currently operating in a...
[02/01 13:43:28    431s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[02/01 13:43:28    431s] *** Message Summary: 51 warning(s), 3 error(s)
[02/01 13:43:28    431s] 
[02/01 13:43:28    431s] --- Ending "Innovus" (totcpu=0:07:11, real=2:18:11, mem=1207.6M) ---
