
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 6.96

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_in[4] (input port clocked by core_clock)
Endpoint: zero_count[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ data_in[4] (in)
                                         data_in[4] (net)
                  0.00    0.00    0.20 ^ input27/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     3    0.04    0.18    0.19    0.39 ^ input27/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net27 (net)
                  0.18    0.00    0.39 ^ _119_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.12    0.10    0.49 v _119_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _060_ (net)
                  0.12    0.00    0.49 v _120_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.14    0.13    0.62 ^ _120_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         net35 (net)
                  0.14    0.00    0.62 ^ output35/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.56    1.17 ^ output35/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         zero_count[1] (net)
                  0.07    0.00    1.17 ^ zero_count[1] (out)
                                  1.17   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.37   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: data_in[3] (input port clocked by core_clock)
Endpoint: valid_input (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v data_in[3] (in)
                                         data_in[3] (net)
                  0.00    0.00    0.20 v input26/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.76    0.96 v input26/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net26 (net)
                  0.23    0.00    0.96 v _065_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     4    0.05    0.37    0.28    1.23 ^ _065_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _010_ (net)
                  0.37    0.00    1.24 ^ _068_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.15    0.29    1.52 ^ _068_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _013_ (net)
                  0.15    0.00    1.52 ^ _069_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    1.58 v _069_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _014_ (net)
                  0.06    0.00    1.58 v _070_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     3    0.03    0.14    0.31    1.89 v _070_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         net38 (net)
                  0.14    0.00    1.89 v _080_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.00    0.10    0.26    2.15 v _080_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         net33 (net)
                  0.10    0.00    2.15 v output33/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    2.84 v output33/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         valid_input (net)
                  0.14    0.00    2.84 v valid_input (out)
                                  2.84   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.84   data arrival time
-----------------------------------------------------------------------------
                                  6.96   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: data_in[3] (input port clocked by core_clock)
Endpoint: valid_input (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v data_in[3] (in)
                                         data_in[3] (net)
                  0.00    0.00    0.20 v input26/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.76    0.96 v input26/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net26 (net)
                  0.23    0.00    0.96 v _065_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     4    0.05    0.37    0.28    1.23 ^ _065_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _010_ (net)
                  0.37    0.00    1.24 ^ _068_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.15    0.29    1.52 ^ _068_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _013_ (net)
                  0.15    0.00    1.52 ^ _069_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    1.58 v _069_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _014_ (net)
                  0.06    0.00    1.58 v _070_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     3    0.03    0.14    0.31    1.89 v _070_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         net38 (net)
                  0.14    0.00    1.89 v _080_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.00    0.10    0.26    2.15 v _080_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         net33 (net)
                  0.10    0.00    2.15 v output33/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    2.84 v output33/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         valid_input (net)
                  0.14    0.00    2.84 v valid_input (out)
                                  2.84   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.84   data arrival time
-----------------------------------------------------------------------------
                                  6.96   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.3687405586242676

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8460

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.22002194821834564

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9862

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.8399

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
6.9601

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
245.082573

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          5.33e-04   3.23e-04   2.19e-08   8.56e-04 100.0%
Clock                  0.00e+00   0.00e+00   2.44e-08   2.44e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.33e-04   3.23e-04   4.63e-08   8.56e-04 100.0%
                          62.2%      37.8%       0.0%
