<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: -6 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/memories
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/memories/issue00335.v.html" target="file-frame">third_party/tools/yosys/tests/memories/issue00335.v</a>
defines: 
time_elapsed: 0.004s
ram usage: 9120 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tools/yosys/tests/memories/issue00335.v.html" target="file-frame">third_party/tools/yosys/tests/memories/issue00335.v</a>
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+22e69b13a
	Revision: v8.0.0-2253-g22e69b13a
	Compiled: 2020-07-29T16:22:29
	Compiler: GNU 7.5.0 on Linux-4.15.0-1077-gcp x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: issue00335.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tools/yosys/tests/memories/issue00335.v.html" target="file-frame">third_party/tools/yosys/tests/memories/issue00335.v</a> to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	ram2
==========================
Error::NETLIST issue00335.v:13 Odin doesn&#39;t support arrays declared [m:n] where m is less than n.
13:    reg [63:0] mem [0:(1 &lt;&lt; SIZE)-1];
     ^~~~
/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1596039504073/work/ODIN_II/SRC/netlist_create_from_ast.cpp:1068: nnet_t* define_nets_with_driver(ast_node_t*, char*): Fatal error

</pre>
</body>