```verilog
module top_module (
    input clk,
    input d,
    output reg q
);

    reg q_pos, q_neg;

    always @(posedge clk) begin
        q_pos <= d; // Positive edge triggered flip-flop
    end

    always @(negedge clk) begin
        q_neg <= d; // Negative edge triggered flip-flop
    end

    always @(*) begin
        q = clk ? q_pos : q_neg; // Multiplex between the two flip-flops
    end

endmodule
```