Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 26 14:12:00 2022
| Host         : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_enc_wrapper_timing_summary_routed.rpt -pb design_enc_wrapper_timing_summary_routed.pb -rpx design_enc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_enc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                  Violations  
------  --------  ---------------------------  ----------  
RTGT-1  Advisory  RAM retargeting possibility  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.121        0.000                      0                12542        0.008        0.000                      0                12542        3.750        0.000                       0                  6001  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.121        0.000                      0                12542        0.008        0.000                      0                12542        3.750        0.000                       0                  6001  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 2.006ns (21.944%)  route 7.136ns (78.056%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.669     2.963    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X38Y46         FDRE                                         r  design_enc_i/clefia_enc_0/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 f  design_enc_i/clefia_enc_0/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=103, routed)         1.212     4.693    design_enc_i/clefia_enc_0/inst/rk_U/Q[13]
    SLICE_X40Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1260/O
                         net (fo=1, routed)           0.876     5.693    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1260_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     5.817 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1257/O
                         net (fo=1, routed)           0.573     6.390    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1257_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.514 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1252/O
                         net (fo=1, routed)           0.299     6.813    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1252_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.937 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1245/O
                         net (fo=1, routed)           0.159     7.096    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1245_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.220 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1230/O
                         net (fo=1, routed)           0.580     7.799    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1230_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.923 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1210/O
                         net (fo=1, routed)           0.444     8.367    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1210_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.491 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1178/O
                         net (fo=1, routed)           0.669     9.160    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1178_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.284 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1042/O
                         net (fo=1, routed)           0.501     9.785    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1042_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124     9.909 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_633/O
                         net (fo=1, routed)           0.426    10.335    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_633_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.459 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_275/O
                         net (fo=1, routed)           0.149    10.608    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_275_n_0
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.732 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_103/O
                         net (fo=1, routed)           0.452    11.183    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_103_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.307 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_16/O
                         net (fo=1, routed)           0.797    12.105    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_16_n_0
    RAMB18_X2Y16         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.537    12.716    design_enc_i/clefia_enc_0/inst/rk_U/ap_clk
    RAMB18_X2Y16         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    12.945    
                         clock uncertainty           -0.154    12.791    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    12.225    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/ap_CS_fsm_reg[153]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 2.006ns (22.971%)  route 6.727ns (77.029%))
  Logic Levels:           12  (LUT2=1 LUT6=11)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.666     2.960    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X36Y38         FDRE                                         r  design_enc_i/clefia_enc_0/inst/ap_CS_fsm_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_enc_i/clefia_enc_0/inst/ap_CS_fsm_reg[153]/Q
                         net (fo=201, routed)         0.785     4.263    design_enc_i/clefia_enc_0/inst/rk_U/Q[118]
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.387 r  design_enc_i/clefia_enc_0/inst/rk_U/ap_CS_fsm[146]_i_30/O
                         net (fo=3, routed)           0.851     5.238    design_enc_i/clefia_enc_0/inst/rk_U/ap_CS_fsm_reg[154]
    SLICE_X36Y40         LUT6 (Prop_lut6_I2_O)        0.124     5.362 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1197/O
                         net (fo=1, routed)           0.446     5.808    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1197_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.932 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1160/O
                         net (fo=3, routed)           0.323     6.255    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1160_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.379 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1238/O
                         net (fo=1, routed)           0.351     6.731    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1238_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.855 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1224/O
                         net (fo=1, routed)           0.452     7.307    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1224_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.431 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1199/O
                         net (fo=1, routed)           0.623     8.054    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1199_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.178 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1161/O
                         net (fo=1, routed)           0.465     8.643    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1161_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.767 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_997/O
                         net (fo=1, routed)           0.407     9.174    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_997_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.298 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_558/O
                         net (fo=1, routed)           0.422     9.720    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_558_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.844 f  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_227/O
                         net (fo=1, routed)           0.607    10.451    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_227_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.575 f  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_76/O
                         net (fo=1, routed)           0.416    10.991    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_76_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.115 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_9/O
                         net (fo=1, routed)           0.578    11.693    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_9_n_0
    RAMB18_X2Y16         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.538    12.717    design_enc_i/clefia_enc_0/inst/rk_U/ap_clk
    RAMB18_X2Y16         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.226    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_495_reg_66758_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.139ns  (logic 2.578ns (28.210%)  route 6.561ns (71.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.753     3.047    design_enc_i/clefia_enc_0/inst/clefia_s0_U/ap_clk
    RAMB18_X3Y20         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.501 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/DOADO[0]
                         net (fo=144, routed)         6.561    12.062    design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg_0[0]
    SLICE_X54Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.186 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_495_reg_66758[1]_i_1/O
                         net (fo=1, routed)           0.000    12.186    design_enc_i/clefia_enc_0/inst/xor_ln117_495_fu_43706_p2[1]
    SLICE_X54Y40         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_495_reg_66758_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.551    12.731    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X54Y40         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_495_reg_66758_reg[1]/C
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.077    12.768    design_enc_i/clefia_enc_0/inst/xor_ln117_495_reg_66758_reg[1]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/ap_CS_fsm_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.649ns  (logic 2.234ns (25.829%)  route 6.415ns (74.171%))
  Logic Levels:           12  (LUT5=1 LUT6=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.669     2.963    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X36Y46         FDRE                                         r  design_enc_i/clefia_enc_0/inst/ap_CS_fsm_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  design_enc_i/clefia_enc_0/inst/ap_CS_fsm_reg[55]/Q
                         net (fo=22, routed)          1.131     4.612    design_enc_i/clefia_enc_0/inst/rk_U/Q[20]
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.736 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1258/O
                         net (fo=1, routed)           0.655     5.391    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1258_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.148     5.539 f  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1254/O
                         net (fo=1, routed)           0.452     5.991    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1254_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.328     6.319 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1248/O
                         net (fo=1, routed)           0.441     6.760    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1248_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.884 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1236/O
                         net (fo=1, routed)           0.554     7.438    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1236_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.562 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1217/O
                         net (fo=1, routed)           0.293     7.855    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1217_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.979 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1194/O
                         net (fo=1, routed)           0.304     8.283    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1194_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.407 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1156/O
                         net (fo=1, routed)           0.402     8.809    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_1156_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.933 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_988/O
                         net (fo=1, routed)           0.403     9.336    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_988_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.460 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_545/O
                         net (fo=1, routed)           0.263     9.723    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_545_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.847 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_214/O
                         net (fo=1, routed)           0.298    10.146    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_214_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.270 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_70/O
                         net (fo=1, routed)           0.305    10.575    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_70_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.699 r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_8/O
                         net (fo=1, routed)           0.913    11.612    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg_i_8_n_0
    RAMB18_X2Y16         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.538    12.717    design_enc_i/clefia_enc_0/inst/rk_U/ap_clk
    RAMB18_X2Y16         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.226    design_enc_i/clefia_enc_0/inst/rk_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s1_U/q2_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/x_assign_342_reg_68929_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 2.454ns (27.220%)  route 6.561ns (72.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.769     3.063    design_enc_i/clefia_enc_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y17         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q2_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.517 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q2_reg/DOBDO[7]
                         net (fo=394, routed)         6.561    12.079    design_enc_i/clefia_enc_0/inst/clefia_s1_q0[7]
    SLICE_X69Y38         FDRE                                         r  design_enc_i/clefia_enc_0/inst/x_assign_342_reg_68929_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.555    12.734    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X69Y38         FDRE                                         r  design_enc_i/clefia_enc_0/inst/x_assign_342_reg_68929_reg[0]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X69Y38         FDRE (Setup_fdre_C_D)       -0.093    12.717    design_enc_i/clefia_enc_0/inst/x_assign_342_reg_68929_reg[0]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_445_reg_66149_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 2.578ns (28.530%)  route 6.458ns (71.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.753     3.047    design_enc_i/clefia_enc_0/inst/clefia_s0_U/ap_clk
    RAMB18_X3Y20         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.501 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/DOADO[5]
                         net (fo=185, routed)         6.458    11.960    design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg_0[5]
    SLICE_X64Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.084 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_445_reg_66149[6]_i_1/O
                         net (fo=1, routed)           0.000    12.084    design_enc_i/clefia_enc_0/inst/xor_ln117_445_fu_39856_p2[6]
    SLICE_X64Y46         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_445_reg_66149_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.557    12.736    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X64Y46         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_445_reg_66149_reg[6]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X64Y46         FDRE (Setup_fdre_C_D)        0.029    12.726    design_enc_i/clefia_enc_0/inst/xor_ln117_445_reg_66149_reg[6]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/tmp_629_reg_65937_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.454ns (27.978%)  route 6.317ns (72.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.753     3.047    design_enc_i/clefia_enc_0/inst/clefia_s0_U/ap_clk
    RAMB18_X3Y20         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.501 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/DOADO[5]
                         net (fo=185, routed)         6.317    11.819    design_enc_i/clefia_enc_0/inst/clefia_s0_q1[5]
    SLICE_X58Y45         FDRE                                         r  design_enc_i/clefia_enc_0/inst/tmp_629_reg_65937_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.554    12.733    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X58Y45         FDRE                                         r  design_enc_i/clefia_enc_0/inst/tmp_629_reg_65937_reg[0]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)       -0.047    12.647    design_enc_i/clefia_enc_0/inst/tmp_629_reg_65937_reg[0]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s1_U/q2_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_69_reg_61295_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 2.820ns (32.947%)  route 5.739ns (67.053%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.769     3.063    design_enc_i/clefia_enc_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y17         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q2_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.517 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q2_reg/DOBDO[7]
                         net (fo=394, routed)         2.401     7.919    design_enc_i/clefia_enc_0/inst/clefia_s1_U/q2_reg_1[7]
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.043 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/x_assign_210_reg_66820[3]_i_1/O
                         net (fo=35, routed)          1.705     9.748    design_enc_i/clefia_enc_0/inst/clefia_s1_U/trunc_ln127_61_fu_33049_p3[1]
    SLICE_X54Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.872 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln117_85_reg_61926[4]_i_2/O
                         net (fo=10, routed)          0.760    10.632    design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln117_85_reg_61926[4]_i_2_n_0
    SLICE_X67Y51         LUT3 (Prop_lut3_I0_O)        0.118    10.750 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln117_69_reg_61295[4]_i_1/O
                         net (fo=1, routed)           0.873    11.623    design_enc_i/clefia_enc_0/inst/xor_ln117_69_fu_18167_p2[4]
    SLICE_X58Y55         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_69_reg_61295_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.537    12.716    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X58Y55         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_69_reg_61295_reg[4]/C
                         clock pessimism              0.115    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X58Y55         FDRE (Setup_fdre_C_D)       -0.218    12.459    design_enc_i/clefia_enc_0/inst/xor_ln117_69_reg_61295_reg[4]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_431_reg_65915_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 2.578ns (29.171%)  route 6.259ns (70.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.753     3.047    design_enc_i/clefia_enc_0/inst/clefia_s0_U/ap_clk
    RAMB18_X3Y20         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.501 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/DOADO[5]
                         net (fo=185, routed)         6.259    11.761    design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg_0[5]
    SLICE_X60Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.885 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_431_reg_65915[6]_i_1/O
                         net (fo=1, routed)           0.000    11.885    design_enc_i/clefia_enc_0/inst/xor_ln117_431_fu_38258_p2[6]
    SLICE_X60Y45         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_431_reg_65915_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.556    12.736    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X60Y45         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_431_reg_65915_reg[6]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X60Y45         FDRE (Setup_fdre_C_D)        0.029    12.725    design_enc_i/clefia_enc_0/inst/xor_ln117_431_reg_65915_reg[6]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_509_reg_66938_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 2.578ns (29.274%)  route 6.229ns (70.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.753     3.047    design_enc_i/clefia_enc_0/inst/clefia_s0_U/ap_clk
    RAMB18_X3Y20         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.501 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/DOADO[0]
                         net (fo=144, routed)         6.229    11.730    design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg_0[0]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.854 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_509_reg_66938[1]_i_1/O
                         net (fo=1, routed)           0.000    11.854    design_enc_i/clefia_enc_0/inst/xor_ln117_509_fu_44858_p2[1]
    SLICE_X65Y40         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_509_reg_66938_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.555    12.734    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X65Y40         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_509_reg_66938_reg[1]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X65Y40         FDRE (Setup_fdre_C_D)        0.029    12.724    design_enc_i/clefia_enc_0/inst/xor_ln117_509_reg_66938_reg[1]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -11.854    
  -------------------------------------------------------------------
                         slack                                  0.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln117_1129_reg_60444_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_1396_reg_60716_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.765%)  route 0.146ns (39.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.557     0.893    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X40Y50         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_1129_reg_60444_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_enc_i/clefia_enc_0/inst/xor_ln117_1129_reg_60444_reg[5]/Q
                         net (fo=1, routed)           0.146     1.167    design_enc_i/clefia_enc_0/inst/xor_ln117_1129_reg_60444[5]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.098     1.265 r  design_enc_i/clefia_enc_0/inst/xor_ln117_1396_reg_60716[5]_i_1/O
                         net (fo=1, routed)           0.000     1.265    design_enc_i/clefia_enc_0/inst/xor_ln117_1396_fu_14154_p2[5]
    SLICE_X39Y49         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_1396_reg_60716_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.830     1.196    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X39Y49         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_1396_reg_60716_reg[5]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.091     1.257    design_enc_i/clefia_enc_0/inst/xor_ln117_1396_reg_60716_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/pt_load_1_reg_65718_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_413_reg_65814_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.997%)  route 0.202ns (52.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.553     0.889    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X51Y51         FDRE                                         r  design_enc_i/clefia_enc_0/inst/pt_load_1_reg_65718_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_enc_i/clefia_enc_0/inst/pt_load_1_reg_65718_reg[7]/Q
                         net (fo=1, routed)           0.202     1.231    design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_413_reg_65814_reg[7]_0[5]
    SLICE_X52Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.276 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_413_reg_65814[7]_i_1/O
                         net (fo=1, routed)           0.000     1.276    design_enc_i/clefia_enc_0/inst/xor_ln117_413_fu_37653_p2[7]
    SLICE_X52Y49         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_413_reg_65814_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.826     1.192    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X52Y49         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_413_reg_65814_reg[7]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.091     1.253    design_enc_i/clefia_enc_0/inst/xor_ln117_413_reg_65814_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/x_assign_306_reg_68321_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_629_reg_68409_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.227ns (57.676%)  route 0.167ns (42.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.584     0.920    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X80Y51         FDRE                                         r  design_enc_i/clefia_enc_0/inst/x_assign_306_reg_68321_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y51         FDRE (Prop_fdre_C_Q)         0.128     1.048 r  design_enc_i/clefia_enc_0/inst/x_assign_306_reg_68321_reg[3]/Q
                         net (fo=2, routed)           0.167     1.214    design_enc_i/clefia_enc_0/inst/x_assign_306_reg_68321[3]
    SLICE_X79Y49         LUT6 (Prop_lut6_I4_O)        0.099     1.313 r  design_enc_i/clefia_enc_0/inst/xor_ln117_629_reg_68409[3]_i_1/O
                         net (fo=1, routed)           0.000     1.313    design_enc_i/clefia_enc_0/inst/xor_ln117_629_fu_54046_p2[3]
    SLICE_X79Y49         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_629_reg_68409_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.858     1.224    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X79Y49         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_629_reg_68409_reg[3]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X79Y49         FDRE (Hold_fdre_C_D)         0.092     1.286    design_enc_i/clefia_enc_0/inst/xor_ln117_629_reg_68409_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln117_118_reg_62807_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_158_reg_63029_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.836%)  route 0.211ns (53.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.550     0.886    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X52Y61         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_118_reg_62807_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_enc_i/clefia_enc_0/inst/xor_ln117_118_reg_62807_reg[6]/Q
                         net (fo=2, routed)           0.211     1.238    design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln117_158_reg_63029_reg[7][6]
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.283 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln117_158_reg_63029[6]_i_1/O
                         net (fo=1, routed)           0.000     1.283    design_enc_i/clefia_enc_0/inst/xor_ln117_158_fu_26844_p2[6]
    SLICE_X48Y60         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_158_reg_63029_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.822     1.188    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X48Y60         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_158_reg_63029_reg[6]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y60         FDRE (Hold_fdre_C_D)         0.092     1.245    design_enc_i/clefia_enc_0/inst/xor_ln117_158_reg_63029_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln117_143_reg_62750_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_396_reg_65199_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.750%)  route 0.221ns (54.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.551     0.887    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X51Y59         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_143_reg_62750_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_enc_i/clefia_enc_0/inst/xor_ln117_143_reg_62750_reg[4]/Q
                         net (fo=3, routed)           0.221     1.248    design_enc_i/clefia_enc_0/inst/xor_ln117_143_reg_62750[4]
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.293 r  design_enc_i/clefia_enc_0/inst/xor_ln117_396_reg_65199[5]_i_1/O
                         net (fo=1, routed)           0.000     1.293    design_enc_i/clefia_enc_0/inst/xor_ln117_396_fu_35770_p2[5]
    SLICE_X47Y59         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_396_reg_65199_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.823     1.189    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X47Y59         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_396_reg_65199_reg[5]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.092     1.246    design_enc_i/clefia_enc_0/inst/xor_ln117_396_reg_65199_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln117_615_reg_68239_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_639_reg_68495_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.860%)  route 0.248ns (57.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.554     0.890    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X51Y35         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_615_reg_68239_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_enc_i/clefia_enc_0/inst/xor_ln117_615_reg_68239_reg[7]/Q
                         net (fo=2, routed)           0.248     1.278    design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_639_reg_68495_reg[7][7]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.323 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_639_reg_68495[7]_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_enc_i/clefia_enc_0/inst/xor_ln117_639_fu_54688_p2[7]
    SLICE_X46Y33         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_639_reg_68495_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.822     1.188    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X46Y33         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_639_reg_68495_reg[7]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.121     1.274    design_enc_i/clefia_enc_0/inst/xor_ln117_639_reg_68495_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/trunc_ln127_1178_reg_68311_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_628_reg_68403_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.619%)  route 0.231ns (55.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.584     0.920    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X80Y51         FDRE                                         r  design_enc_i/clefia_enc_0/inst/trunc_ln127_1178_reg_68311_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y51         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_enc_i/clefia_enc_0/inst/trunc_ln127_1178_reg_68311_reg[2]/Q
                         net (fo=2, routed)           0.231     1.291    design_enc_i/clefia_enc_0/inst/or_ln127_203_fu_53974_p3[3]
    SLICE_X79Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.336 r  design_enc_i/clefia_enc_0/inst/xor_ln117_628_reg_68403[3]_i_1/O
                         net (fo=1, routed)           0.000     1.336    design_enc_i/clefia_enc_0/inst/xor_ln117_628_fu_54019_p2[3]
    SLICE_X79Y49         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_628_reg_68403_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.858     1.224    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X79Y49         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_628_reg_68403_reg[3]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X79Y49         FDRE (Hold_fdre_C_D)         0.091     1.285    design_enc_i/clefia_enc_0/inst/xor_ln117_628_reg_68403_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/control_s_axi_U/rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.556     0.892    design_enc_i/clefia_enc_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y93         FDRE                                         r  design_enc_i/clefia_enc_0/inst/control_s_axi_U/rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_enc_i/clefia_enc_0/inst/control_s_axi_U/rdata_reg[31]/Q
                         net (fo=1, routed)           0.134     1.167    design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y93         SRLC32E                                      r  design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.825     1.191    design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln117_623_reg_68397_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_663_reg_68757_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.226ns (53.443%)  route 0.197ns (46.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.580     0.916    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X67Y50         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_623_reg_68397_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_enc_i/clefia_enc_0/inst/xor_ln117_623_reg_68397_reg[3]/Q
                         net (fo=2, routed)           0.197     1.240    design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_663_reg_68757_reg[7]_0[3]
    SLICE_X65Y49         LUT6 (Prop_lut6_I4_O)        0.098     1.338 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_663_reg_68757[3]_i_1/O
                         net (fo=1, routed)           0.000     1.338    design_enc_i/clefia_enc_0/inst/xor_ln117_663_fu_56011_p2[3]
    SLICE_X65Y49         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_663_reg_68757_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.854     1.220    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X65Y49         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_663_reg_68757_reg[3]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.091     1.281    design_enc_i/clefia_enc_0/inst/xor_ln117_663_reg_68757_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln117_37_reg_60601_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln117_77_reg_61020_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.191%)  route 0.234ns (52.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.563     0.899    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X38Y49         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_37_reg_60601_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_enc_i/clefia_enc_0/inst/xor_ln117_37_reg_60601_reg[7]/Q
                         net (fo=2, routed)           0.234     1.296    design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_77_reg_61020_reg[7]_0[7]
    SLICE_X38Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.341 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln117_77_reg_61020[7]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_enc_i/clefia_enc_0/inst/xor_ln117_77_fu_15067_p2[7]
    SLICE_X38Y51         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_77_reg_61020_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.825     1.191    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X38Y51         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln117_77_reg_61020_reg[7]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.120     1.281    design_enc_i/clefia_enc_0/inst/xor_ln117_77_reg_61020_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y16  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y16  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y18  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y18  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y17  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y17  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q2_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y86  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y86  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y86  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y86  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y86  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y86  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y86  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y86  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_enc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.473ns  (logic 0.124ns (8.417%)  route 1.349ns (91.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_enc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.349     1.349    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.473 r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.473    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y82         FDRE                                         r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        1.517     2.696    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y82         FDRE                                         r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_enc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.045ns (8.455%)  route 0.487ns (91.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_enc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.487     0.487    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.532 r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.532    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y82         FDRE                                         r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6001, routed)        0.836     1.202    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y82         FDRE                                         r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





