Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 12 10:25:03 2025
| Host         : 25STC151L19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_timing_summary_routed.rpt -pb traffic_light_timing_summary_routed.pb -rpx traffic_light_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    13          
LUTAR-1    Warning           LUT drives async reset alert   3           
TIMING-18  Warning           Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clk_1Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.837        0.000                      0                   34        0.219        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.837        0.000                      0                   34        0.219        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 2.134ns (41.317%)  route 3.031ns (58.682%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  count_reg[18]/Q
                         net (fo=4, routed)           1.455     7.059    count_reg[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.183 r  clk_1Hz_i_2/O
                         net (fo=27, routed)          1.387     8.570    clk_1Hz_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.694 r  count[0]_i_2/O
                         net (fo=1, routed)           0.189     8.883    count[0]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.409 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    count_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    count_reg[20]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.313 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.313    count_reg[24]_i_1_n_6
    SLICE_X1Y20          FDCE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  count_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDCE (Setup_fdce_C_D)        0.062    15.150    count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 2.023ns (40.029%)  route 3.031ns (59.971%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  count_reg[18]/Q
                         net (fo=4, routed)           1.455     7.059    count_reg[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.183 r  clk_1Hz_i_2/O
                         net (fo=27, routed)          1.387     8.570    clk_1Hz_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.694 r  count[0]_i_2/O
                         net (fo=1, routed)           0.189     8.883    count[0]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.409 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    count_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.979    count_reg[20]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.202 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.202    count_reg[24]_i_1_n_7
    SLICE_X1Y20          FDCE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  count_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDCE (Setup_fdce_C_D)        0.062    15.150    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 2.020ns (39.993%)  route 3.031ns (60.007%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  count_reg[18]/Q
                         net (fo=4, routed)           1.455     7.059    count_reg[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.183 r  clk_1Hz_i_2/O
                         net (fo=27, routed)          1.387     8.570    clk_1Hz_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.694 r  count[0]_i_2/O
                         net (fo=1, routed)           0.189     8.883    count[0]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.409 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    count_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.199    count_reg[20]_i_1_n_6
    SLICE_X1Y19          FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  count_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.999ns (39.742%)  route 3.031ns (60.258%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  count_reg[18]/Q
                         net (fo=4, routed)           1.455     7.059    count_reg[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.183 r  clk_1Hz_i_2/O
                         net (fo=27, routed)          1.387     8.570    clk_1Hz_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.694 r  count[0]_i_2/O
                         net (fo=1, routed)           0.189     8.883    count[0]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.409 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    count_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.178 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.178    count_reg[20]_i_1_n_4
    SLICE_X1Y19          FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  count_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.925ns (38.843%)  route 3.031ns (61.157%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  count_reg[18]/Q
                         net (fo=4, routed)           1.455     7.059    count_reg[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.183 r  clk_1Hz_i_2/O
                         net (fo=27, routed)          1.387     8.570    clk_1Hz_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.694 r  count[0]_i_2/O
                         net (fo=1, routed)           0.189     8.883    count[0]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.409 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    count_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.104 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.104    count_reg[20]_i_1_n_5
    SLICE_X1Y19          FDCE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  count_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.909ns (38.645%)  route 3.031ns (61.355%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  count_reg[18]/Q
                         net (fo=4, routed)           1.455     7.059    count_reg[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.183 r  clk_1Hz_i_2/O
                         net (fo=27, routed)          1.387     8.570    clk_1Hz_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.694 r  count[0]_i_2/O
                         net (fo=1, routed)           0.189     8.883    count[0]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.409 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.865    count_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.088 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.088    count_reg[20]_i_1_n_7
    SLICE_X1Y19          FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  count_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.906ns (38.607%)  route 3.031ns (61.393%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  count_reg[18]/Q
                         net (fo=4, routed)           1.455     7.059    count_reg[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.183 r  clk_1Hz_i_2/O
                         net (fo=27, routed)          1.387     8.570    clk_1Hz_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.694 r  count[0]_i_2/O
                         net (fo=1, routed)           0.189     8.883    count[0]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.409 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.085 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.085    count_reg[16]_i_1_n_6
    SLICE_X1Y18          FDCE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[17]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y18          FDCE (Setup_fdce_C_D)        0.062    15.175    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.885ns (38.345%)  route 3.031ns (61.655%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  count_reg[18]/Q
                         net (fo=4, routed)           1.455     7.059    count_reg[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.183 r  clk_1Hz_i_2/O
                         net (fo=27, routed)          1.387     8.570    clk_1Hz_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.694 r  count[0]_i_2/O
                         net (fo=1, routed)           0.189     8.883    count[0]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.409 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.064 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.064    count_reg[16]_i_1_n_4
    SLICE_X1Y18          FDCE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[19]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y18          FDCE (Setup_fdce_C_D)        0.062    15.175    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.792ns (37.156%)  route 3.031ns (62.844%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  count_reg[18]/Q
                         net (fo=4, routed)           1.455     7.059    count_reg[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.183 r  clk_1Hz_i_2/O
                         net (fo=27, routed)          1.387     8.570    clk_1Hz_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.694 r  count[0]_i_2/O
                         net (fo=1, routed)           0.189     8.883    count[0]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.409 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.971 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.971    count_reg[12]_i_1_n_6
    SLICE_X1Y17          FDCE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  count_reg[13]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.811ns (37.403%)  route 3.031ns (62.597%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  count_reg[18]/Q
                         net (fo=4, routed)           1.455     7.059    count_reg[18]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.183 r  clk_1Hz_i_2/O
                         net (fo=27, routed)          1.387     8.570    clk_1Hz_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.694 r  count[0]_i_2/O
                         net (fo=1, routed)           0.189     8.883    count[0]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.409 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.409    count_reg[0]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.523    count_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.637 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    count_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    count_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.990 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.990    count_reg[16]_i_1_n_5
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y18          FDCE (Setup_fdce_C_D)        0.062    15.175    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  5.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_tm10_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.279%)  route 0.151ns (51.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           0.151     1.763    led_OBUF[3]
    SLICE_X2Y18          FDRE                                         r  start_tm10_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  start_tm10_dly_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.060     1.544    start_tm10_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           0.185     1.799    led_OBUF[1]
    SLICE_X0Y16          LUT4 (Prop_lut4_I1_O)        0.045     1.844 r  FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X0Y16          FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.091     1.564    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.814%)  route 0.152ns (37.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  count_reg[25]/Q
                         net (fo=28, routed)          0.152     1.762    count_reg[25]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  count[20]_i_5/O
                         net (fo=1, routed)           0.000     1.807    count[20]_i_5_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.877 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    count_reg[20]_i_1_n_7
    SLICE_X1Y19          FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  count_reg[20]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDCE (Hold_fdce_C_D)         0.105     1.589    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_1Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  clk_1Hz_reg/Q
                         net (fo=14, routed)          0.197     1.810    clk_1Hz_reg_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     1.855    clk_1Hz_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  clk_1Hz_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.091     1.563    clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.526%)  route 0.169ns (40.474%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  count_reg[25]/Q
                         net (fo=28, routed)          0.169     1.779    count_reg[25]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.824 r  count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.824    count[20]_i_2_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    count_reg[20]_i_1_n_4
    SLICE_X1Y19          FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  count_reg[23]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDCE (Hold_fdce_C_D)         0.105     1.589    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  count_reg[3]/Q
                         net (fo=1, routed)           0.158     1.773    count_reg_n_0_[3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.818    count[0]_i_3_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.881 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    count_reg[0]_i_1_n_4
    SLICE_X1Y14          FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  count_reg[4]/Q
                         net (fo=1, routed)           0.156     1.771    count_reg_n_0_[4]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.816    count[4]_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    count_reg[4]_i_1_n_7
    SLICE_X1Y15          FDCE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  count_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.839%)  route 0.230ns (55.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           0.230     1.842    led_OBUF[3]
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.046     1.888 r  FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.107     1.578    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.783    count_reg[11]
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.828    count[8]_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.891 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    count_reg[8]_i_1_n_4
    SLICE_X1Y16          FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  count_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  count_reg[15]/Q
                         net (fo=2, routed)           0.169     1.782    count_reg[15]
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.827    count[12]_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    count_reg[12]_i_1_n_4
    SLICE_X1Y17          FDCE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  count_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    clk_1Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    count_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clk_1Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clk_1Hz_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clk_1Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    clk_1Hz_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cnt_10sec_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.067ns  (logic 1.591ns (39.131%)  route 2.475ns (60.869%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.933     3.375    btnC_IBUF
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     3.525 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.542     4.067    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cnt_10sec_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.067ns  (logic 1.591ns (39.131%)  route 2.475ns (60.869%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.933     3.375    btnC_IBUF
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     3.525 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.542     4.067    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cnt_10sec_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.067ns  (logic 1.591ns (39.131%)  route 2.475ns (60.869%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.933     3.375    btnC_IBUF
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     3.525 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.542     4.067    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cnt_10sec_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.067ns  (logic 1.591ns (39.131%)  route 2.475ns (60.869%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.933     3.375    btnC_IBUF
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     3.525 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.542     4.067    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tm10_done_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.067ns  (logic 1.591ns (39.131%)  route 2.475ns (60.869%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.933     3.375    btnC_IBUF
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     3.525 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.542     4.067    cnt_10sec0
    SLICE_X3Y17          FDCE                                         f  tm10_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cnt_15sec_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.988ns  (logic 1.565ns (39.247%)  route 2.423ns (60.753%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.933     3.375    btnC_IBUF
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.124     3.499 f  cnt_15sec[3]_i_3/O
                         net (fo=5, routed)           0.490     3.988    cnt_15sec0
    SLICE_X0Y19          FDCE                                         f  cnt_15sec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cnt_15sec_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.988ns  (logic 1.565ns (39.247%)  route 2.423ns (60.753%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.933     3.375    btnC_IBUF
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.124     3.499 f  cnt_15sec[3]_i_3/O
                         net (fo=5, routed)           0.490     3.988    cnt_15sec0
    SLICE_X0Y19          FDCE                                         f  cnt_15sec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cnt_15sec_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.988ns  (logic 1.565ns (39.247%)  route 2.423ns (60.753%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.933     3.375    btnC_IBUF
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.124     3.499 f  cnt_15sec[3]_i_3/O
                         net (fo=5, routed)           0.490     3.988    cnt_15sec0
    SLICE_X0Y19          FDCE                                         f  cnt_15sec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cnt_15sec_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.988ns  (logic 1.565ns (39.247%)  route 2.423ns (60.753%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.933     3.375    btnC_IBUF
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.124     3.499 f  cnt_15sec[3]_i_3/O
                         net (fo=5, routed)           0.490     3.988    cnt_15sec0
    SLICE_X0Y19          FDCE                                         f  cnt_15sec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tm15_done_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.846ns  (logic 1.565ns (40.694%)  route 2.281ns (59.306%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.933     3.375    btnC_IBUF
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.124     3.499 f  cnt_15sec[3]_i_3/O
                         net (fo=5, routed)           0.348     3.846    cnt_15sec0
    SLICE_X0Y18          FDCE                                         f  tm15_done_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_3sec_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tm3_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE                         0.000     0.000 r  cnt_3sec_reg[1]/C
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnt_3sec_reg[1]/Q
                         net (fo=3, routed)           0.075     0.203    cnt_3sec[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.099     0.302 r  tm3_done_i_1/O
                         net (fo=1, routed)           0.000     0.302    tm3_done_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  tm3_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_10sec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tm10_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.209ns (60.506%)  route 0.136ns (39.494%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  cnt_10sec_reg[0]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_10sec_reg[0]/Q
                         net (fo=6, routed)           0.136     0.300    cnt_10sec_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.045     0.345 r  tm10_done_i_1/O
                         net (fo=1, routed)           0.000     0.345    tm10_done_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  tm10_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_3sec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_3sec_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE                         0.000     0.000 r  cnt_3sec_reg[0]/C
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_3sec_reg[0]/Q
                         net (fo=2, routed)           0.173     0.314    cnt_3sec[0]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.042     0.356 r  cnt_3sec[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    cnt_3sec[1]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  cnt_3sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_15sec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_15sec_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  cnt_15sec_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_15sec_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    cnt_15sec_reg_n_0_[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I2_O)        0.043     0.357 r  cnt_15sec[3]_i_2/O
                         net (fo=1, routed)           0.000     0.357    p_0_in[3]
    SLICE_X0Y19          FDCE                                         r  cnt_15sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_3sec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_3sec_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE                         0.000     0.000 r  cnt_3sec_reg[0]/C
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_3sec_reg[0]/Q
                         net (fo=2, routed)           0.173     0.314    cnt_3sec[0]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  cnt_3sec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    cnt_3sec[0]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  cnt_3sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_15sec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_15sec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  cnt_15sec_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_15sec_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    cnt_15sec_reg_n_0_[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.359 r  cnt_15sec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    p_0_in[2]
    SLICE_X0Y19          FDCE                                         r  cnt_15sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_15sec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_15sec_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  cnt_15sec_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_15sec_reg[0]/Q
                         net (fo=4, routed)           0.184     0.325    cnt_15sec_reg_n_0_[0]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.042     0.367 r  cnt_15sec[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    p_0_in[1]
    SLICE_X0Y19          FDCE                                         r  cnt_15sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_15sec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_15sec_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  cnt_15sec_reg[0]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_15sec_reg[0]/Q
                         net (fo=4, routed)           0.184     0.325    cnt_15sec_reg_n_0_[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  cnt_15sec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    p_0_in[0]
    SLICE_X0Y19          FDCE                                         r  cnt_15sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_10sec_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_10sec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  cnt_10sec_reg[2]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_10sec_reg[2]/Q
                         net (fo=4, routed)           0.174     0.338    cnt_10sec_reg[2]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.383 r  cnt_10sec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    p_0_in__0[2]
    SLICE_X2Y17          FDCE                                         r  cnt_10sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_10sec_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_10sec_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  cnt_10sec_reg[2]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_10sec_reg[2]/Q
                         net (fo=4, routed)           0.174     0.338    cnt_10sec_reg[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I0_O)        0.048     0.386 r  cnt_10sec[3]_i_2/O
                         net (fo=1, routed)           0.000     0.386    p_0_in__0[3]
    SLICE_X2Y17          FDCE                                         r  cnt_10sec_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 4.462ns (60.126%)  route 2.959ns (39.874%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDPE (Prop_fdpe_C_Q)         0.419     5.569 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=6, routed)           0.878     6.447    led_OBUF[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.327     6.774 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.081     8.856    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716    12.572 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.572    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 3.986ns (56.240%)  route 3.101ns (43.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           3.101     8.709    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.238 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.238    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 4.219ns (62.469%)  route 2.535ns (37.531%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           0.864     6.431    led_OBUF[4]
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.299     6.730 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.401    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.902 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.902    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 4.099ns (65.393%)  route 2.169ns (34.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDPE (Prop_fdpe_C_Q)         0.419     5.569 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=6, routed)           2.169     7.738    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.680    11.418 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.418    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.103ns (68.857%)  route 1.856ns (31.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           1.856     7.423    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.684    11.106 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.106    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 3.965ns (68.513%)  route 1.822ns (31.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           1.822     7.426    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.935 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.935    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_10sec_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.233ns  (logic 0.608ns (27.223%)  route 1.625ns (72.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           1.084     6.688    led_OBUF[3]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.152     6.840 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.542     7.382    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_10sec_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.233ns  (logic 0.608ns (27.223%)  route 1.625ns (72.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           1.084     6.688    led_OBUF[3]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.152     6.840 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.542     7.382    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_10sec_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.233ns  (logic 0.608ns (27.223%)  route 1.625ns (72.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           1.084     6.688    led_OBUF[3]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.152     6.840 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.542     7.382    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_10sec_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.233ns  (logic 0.608ns (27.223%)  route 1.625ns (72.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           1.084     6.688    led_OBUF[3]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.152     6.840 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.542     7.382    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_tm15_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm15_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.209ns (37.945%)  route 0.342ns (62.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  start_tm15_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  start_tm15_dly_reg/Q
                         net (fo=1, routed)           0.221     1.856    start_tm15_dly
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.045     1.901 f  cnt_15sec[3]_i_3/O
                         net (fo=5, routed)           0.121     2.022    cnt_15sec0
    SLICE_X0Y18          FDCE                                         f  tm15_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_10sec_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.249ns (42.386%)  route 0.338ns (57.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.152     1.771    start_tm10_dly
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.101     1.872 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.187     2.059    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_10sec_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.249ns (42.386%)  route 0.338ns (57.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.152     1.771    start_tm10_dly
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.101     1.872 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.187     2.059    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_10sec_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.249ns (42.386%)  route 0.338ns (57.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.152     1.771    start_tm10_dly
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.101     1.872 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.187     2.059    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_10sec_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.249ns (42.386%)  route 0.338ns (57.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.152     1.771    start_tm10_dly
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.101     1.872 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.187     2.059    cnt_10sec0
    SLICE_X2Y17          FDCE                                         f  cnt_10sec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm10_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm10_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.249ns (42.386%)  route 0.338ns (57.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  start_tm10_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 r  start_tm10_dly_reg/Q
                         net (fo=1, routed)           0.152     1.771    start_tm10_dly
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.101     1.872 f  cnt_10sec[3]_i_3/O
                         net (fo=5, routed)           0.187     2.059    cnt_10sec0
    SLICE_X3Y17          FDCE                                         f  tm10_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm3_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_3sec_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.209ns (34.671%)  route 0.394ns (65.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  start_tm3_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  start_tm3_dly_reg/Q
                         net (fo=1, routed)           0.216     1.851    start_tm3_dly
    SLICE_X2Y18          LUT4 (Prop_lut4_I0_O)        0.045     1.896 f  cnt_3sec[1]_i_2/O
                         net (fo=3, routed)           0.178     2.074    cnt_3sec0
    SLICE_X4Y18          FDCE                                         f  cnt_3sec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm3_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_3sec_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.209ns (34.671%)  route 0.394ns (65.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  start_tm3_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  start_tm3_dly_reg/Q
                         net (fo=1, routed)           0.216     1.851    start_tm3_dly
    SLICE_X2Y18          LUT4 (Prop_lut4_I0_O)        0.045     1.896 f  cnt_3sec[1]_i_2/O
                         net (fo=3, routed)           0.178     2.074    cnt_3sec0
    SLICE_X4Y18          FDCE                                         f  cnt_3sec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm3_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm3_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.209ns (34.671%)  route 0.394ns (65.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  start_tm3_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  start_tm3_dly_reg/Q
                         net (fo=1, routed)           0.216     1.851    start_tm3_dly
    SLICE_X2Y18          LUT4 (Prop_lut4_I0_O)        0.045     1.896 f  cnt_3sec[1]_i_2/O
                         net (fo=3, routed)           0.178     2.074    cnt_3sec0
    SLICE_X4Y18          FDCE                                         f  tm3_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_tm15_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_15sec_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.209ns (34.450%)  route 0.398ns (65.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  start_tm15_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  start_tm15_dly_reg/Q
                         net (fo=1, routed)           0.221     1.856    start_tm15_dly
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.045     1.901 f  cnt_15sec[3]_i_3/O
                         net (fo=5, routed)           0.177     2.078    cnt_15sec0
    SLICE_X0Y19          FDCE                                         f  cnt_15sec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.403ns  (logic 1.441ns (42.350%)  route 1.962ns (57.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.962     3.403    btnC_IBUF
    SLICE_X1Y20          FDCE                                         f  count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  count_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.403ns  (logic 1.441ns (42.350%)  route 1.962ns (57.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.962     3.403    btnC_IBUF
    SLICE_X1Y20          FDCE                                         f  count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  count_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.265ns  (logic 1.441ns (44.145%)  route 1.824ns (55.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.824     3.265    btnC_IBUF
    SLICE_X1Y19          FDCE                                         f  count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  count_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.265ns  (logic 1.441ns (44.145%)  route 1.824ns (55.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.824     3.265    btnC_IBUF
    SLICE_X1Y19          FDCE                                         f  count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  count_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.265ns  (logic 1.441ns (44.145%)  route 1.824ns (55.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.824     3.265    btnC_IBUF
    SLICE_X1Y19          FDCE                                         f  count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  count_reg[22]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.265ns  (logic 1.441ns (44.145%)  route 1.824ns (55.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.824     3.265    btnC_IBUF
    SLICE_X1Y19          FDCE                                         f  count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  count_reg[23]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.441ns (46.245%)  route 1.675ns (53.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.675     3.117    btnC_IBUF
    SLICE_X1Y18          FDCE                                         f  count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.441ns (46.245%)  route 1.675ns (53.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.675     3.117    btnC_IBUF
    SLICE_X1Y18          FDCE                                         f  count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.441ns (46.245%)  route 1.675ns (53.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.675     3.117    btnC_IBUF
    SLICE_X1Y18          FDCE                                         f  count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.441ns (46.245%)  route 1.675ns (53.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.675     3.117    btnC_IBUF
    SLICE_X1Y18          FDCE                                         f  count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  count_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tm10_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.477%)  route 0.149ns (44.523%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE                         0.000     0.000 r  tm10_done_reg/C
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  tm10_done_reg/Q
                         net (fo=3, routed)           0.149     0.290    tm10_done
    SLICE_X3Y18          LUT4 (Prop_lut4_I0_O)        0.045     0.335 r  FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.335    FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 tm10_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.872%)  route 0.149ns (44.128%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE                         0.000     0.000 r  tm10_done_reg/C
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tm10_done_reg/Q
                         net (fo=3, routed)           0.149     0.290    tm10_done
    SLICE_X3Y18          LUT4 (Prop_lut4_I2_O)        0.048     0.338 r  FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 tm15_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.656%)  route 0.231ns (55.344%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  tm15_done_reg/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tm15_done_reg/Q
                         net (fo=3, routed)           0.231     0.372    tm15_done
    SLICE_X0Y16          LUT4 (Prop_lut4_I2_O)        0.045     0.417 r  FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.417    FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X0Y16          FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 tm3_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.187ns (30.809%)  route 0.420ns (69.191%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE                         0.000     0.000 r  tm3_done_reg/C
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tm3_done_reg/Q
                         net (fo=5, routed)           0.242     0.383    tm3_done
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.046     0.429 r  FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.178     0.607    FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y17          FDPE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDPE                                         r  FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.210ns (33.684%)  route 0.413ns (66.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.413     0.622    btnC_IBUF
    SLICE_X1Y14          FDCE                                         f  count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.210ns (33.684%)  route 0.413ns (66.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.413     0.622    btnC_IBUF
    SLICE_X1Y14          FDCE                                         f  count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.210ns (33.684%)  route 0.413ns (66.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.413     0.622    btnC_IBUF
    SLICE_X1Y14          FDCE                                         f  count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.210ns (33.684%)  route 0.413ns (66.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.413     0.622    btnC_IBUF
    SLICE_X1Y14          FDCE                                         f  count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.210ns (30.573%)  route 0.476ns (69.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.476     0.685    btnC_IBUF
    SLICE_X1Y15          FDCE                                         f  count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.210ns (30.573%)  route 0.476ns (69.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.476     0.685    btnC_IBUF
    SLICE_X1Y15          FDCE                                         f  count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  count_reg[5]/C





